Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Nov 25 01:26:35 2025
| Host         : unnath-popos running 64-bit Pop!_OS 24.04 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   156 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2801 |          772 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             501 |          150 |
| Yes          | No                    | No                     |             723 |          223 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             283 |           93 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                           Enable Signal                                                                           |                                                                                                                                   Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                                                   | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fmul_32ns_32ns_32_4_max_dsp_1_U27/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_2_in10_out                                                            |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/flow_control_loop_pipe_sequential_init_U/i_fu_420                                            |                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/E[0]                                                                                         |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/max_idx_fu_38[3]_i_2_n_3                                                                     | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                                                                                                             |                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  ap_clk      |                                                                                                                                                                   | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/trunc_ln255_reg_1177[5]_i_1_n_3                                                                                                                                              |                3 |              5 |         1.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/ap_enable_reg_pp0_iter5                                                      |                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state3                                                                                                          | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state3                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state6                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/resultf_3_reg_72[31]_i_2_n_3                                                              | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/resultf_3_reg_72[31]_i_1_n_3                                                                                                                                                                                |                2 |              8 |         4.00 |
|  ap_clk      |                                                                                                                                                                   | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/faddfsub_32ns_32ns_32_7_full_dsp_1_U26/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                               |                2 |              8 |         4.00 |
|  ap_clk      |                                                                                                                                                                   | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/i_2_reg_122[9]_i_1_n_3                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/flow_control_loop_pipe_sequential_init_U/i_fu_340                                            |                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U/j_fu_540                                            |                                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_720               |                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/B1_ce0_local                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_state42                                                                         |                                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/ap_enable_reg_pp0_iter1                                                      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                          |                3 |             11 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state2                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/flow_control_loop_pipe_sequential_init_U/E[0]                                                |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  ap_clk      |                                                                                                                                                                   | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/dadd_64ns_64ns_64_8_full_dsp_1_U32/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_i_1_0                    |                8 |             16 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state14                                                                                                         | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/select_ln22_3_reg_698[15]_i_1_n_3                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  ap_clk      |                                                                                                                                                                   | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/dadd_64ns_64ns_64_8_full_dsp_1_U32/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[1]                                                 |               10 |             16 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_my_tanh_fu_184_ap_ready                                                                                               | ap_rst                                                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                                                             |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  ap_clk      |                                                                                                                                                                   | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/dadd_64ns_64ns_64_8_full_dsp_1_U32/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1_n_3 |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/ap_enable_reg_pp0_iter4                                                                      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                                          |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state11                                                                                                                            |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165_output_r_ce0 | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                          |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/p_0_in                                                                       |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/E[0]                                                                         |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/dcmp_64ns_64ns_1_2_no_dsp_1_U42/E[0]                                                                                      |                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state5                                                                                                          |                                                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state4                                                                                                                             |                                                                                                                                                                                                                                                                                     |                4 |             18 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state1                                                                                                          |                                                                                                                                                                                                                                                                                     |                5 |             18 |         3.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm[4]                                                                                                                                 | bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_3_[0]                                                                                                                                                                                                                                          |                5 |             19 |         3.80 |
|  ap_clk      |                                                                                                                                                                   | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fmul_32ns_32ns_32_4_max_dsp_1_U27/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0                                           |                7 |             22 |         3.14 |
|  ap_clk      |                                                                                                                                                                   | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/faddfsub_32ns_32ns_32_7_full_dsp_1_U26/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/op_state[0]  |                8 |             22 |         2.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/resultf_3_reg_72[31]_i_2_n_3                                                              | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_NS_fsm15_out                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  ap_clk      |                                                                                                                                                                   | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fdiv_32ns_32ns_32_16_no_dsp_1_U28/din0_buf1[31]_i_1_n_3                                                                                                                                                     |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state7                                                                                                          |                                                                                                                                                                                                                                                                                     |               12 |             31 |         2.58 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state8                                                                                                          | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_NS_fsm14_out                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/expx_reg_58[31]_i_2_n_3                                                                   | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/expx_reg_58                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_state10                                                                         |                                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_state110                                                                        |                                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_generic_tanh_float_s_fu_151_ap_ready                                                  | ap_rst                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/reg_1330                                                                                  |                                                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/reg_1400                                                                                  |                                                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/E[0]                                                                                      |                                                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state3                                                                                                          |                                                                                                                                                                                                                                                                                     |               15 |             34 |         2.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_state12                                                                         |                                                                                                                                                                                                                                                                                     |                8 |             35 |         4.38 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/fpext_32ns_64_2_no_dsp_1_U41/ce_r                                                                                         |                                                                                                                                                                                                                                                                                     |               11 |             35 |         3.18 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state11                                                                                                         |                                                                                                                                                                                                                                                                                     |               11 |             35 |         3.18 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state4                                                                                                          |                                                                                                                                                                                                                                                                                     |               11 |             35 |         3.18 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_state1                                                                          |                                                                                                                                                                                                                                                                                     |               12 |             36 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/ap_CS_fsm_state12                                                                                                         |                                                                                                                                                                                                                                                                                     |               15 |             37 |         2.47 |
|  ap_clk      |                                                                                                                                                                   | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/dadd_64ns_64ns_64_8_full_dsp_1_U32/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                            |                9 |             51 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_state42                                                                         | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/x_is_NaN_reg_1109_pp0_iter27_reg_reg[0]__0_0                                                                                                                                 |               17 |             52 |         3.06 |
|  ap_clk      |                                                                                                                                                                   | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/shl_ln230_reg_1182[63]_i_1_n_3                                                                                                                                               |               23 |             64 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/ap_CS_fsm_state50                                                                         |                                                                                                                                                                                                                                                                                     |               14 |             64 |         4.57 |
|  ap_clk      |                                                                                                                                                                   | ap_rst                                                                                                                                                                                                                                                                              |               64 |            241 |         3.77 |
|  ap_clk      |                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |              772 |           3165 |         4.10 |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


