Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec 19 20:50:51 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3632 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.849    -3086.129                   2608                14529        0.034        0.000                      0                14529        1.250        0.000                       0                  3638  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -2.849    -3086.129                   2608                14466        0.102        0.000                      0                14466        1.250        0.000                       0                  3634  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -2.848    -3084.208                   2608                14466        0.102        0.000                      0                14466        1.250        0.000                       0                  3634  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -2.849    -3086.129                   2608                14466        0.034        0.000                      0                14466  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -2.849    -3086.129                   2608                14466        0.034        0.000                      0                14466  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          0.643        0.000                      0                   63        0.494        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.643        0.000                      0                   63        0.427        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.643        0.000                      0                   63        0.427        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        0.643        0.000                      0                   63        0.494        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         2608  Failing Endpoints,  Worst Slack       -2.849ns,  Total Violation    -3086.129ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 1.862ns (24.242%)  route 5.819ns (75.758%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 3.081 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 f  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 f  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         1.191     4.293    cpu0/id_ex0/ex_ctrlsel_reg[3]_0
    SLICE_X41Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  cpu0/id_ex0/ex_reg2[2]_i_1/O
                         net (fo=3, routed)           0.966     5.383    cpu0/id_ex0/ex_reg2[2]_i_1_n_0
    SLICE_X44Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.594     3.081    cpu0/id_ex0/clk_out1
    SLICE_X44Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/C
                         clock pessimism             -0.418     2.662    
                         clock uncertainty           -0.067     2.595    
    SLICE_X44Y126        FDRE (Setup_fdre_C_D)       -0.061     2.534    cpu0/id_ex0/ex_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.802ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 2.431ns (31.248%)  route 5.349ns (68.752%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 3.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.294    -0.485    cpu0/id_ex0/ex_reg2[4]
    SLICE_X51Y123        LUT5 (Prop_lut5_I2_O)        0.124    -0.361 f  cpu0/id_ex0/mem_rd_data[3]_i_7/O
                         net (fo=6, routed)           0.848     0.486    cpu0/id_ex0/mem_rd_data[3]_i_7_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.610 f  cpu0/id_ex0/mem_rd_data[9]_i_10/O
                         net (fo=2, routed)           0.444     1.055    cpu0/id_ex0/mem_rd_data[9]_i_10_n_0
    SLICE_X51Y122        LUT4 (Prop_lut4_I0_O)        0.124     1.179 r  cpu0/id_ex0/mem_rd_data[8]_i_7/O
                         net (fo=2, routed)           0.844     2.023    cpu0/id_ex0/mem_rd_data[8]_i_7_n_0
    SLICE_X48Y123        LUT6 (Prop_lut6_I1_O)        0.124     2.147 r  cpu0/id_ex0/ex_reg1[8]_i_5/O
                         net (fo=1, routed)           0.788     2.934    cpu0/if_id0/ex_reg1_reg[8]
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.124     3.058 r  cpu0/if_id0/ex_reg1[8]_i_2/O
                         net (fo=2, routed)           0.550     3.609    cpu0/if_id0/wb_rd_data_reg[31][7]
    SLICE_X41Y131        LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  cpu0/if_id0/ex_jmp_addr[11]_i_12/O
                         net (fo=1, routed)           0.000     3.733    cpu0/if_id0/ex_jmp_addr[11]_i_12_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.265 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.265    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.599 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[1]
                         net (fo=1, routed)           0.581     5.179    cpu0/if_id0/id0/jmp_addr1[13]
    SLICE_X42Y130        LUT6 (Prop_lut6_I3_O)        0.303     5.482 r  cpu0/if_id0/ex_jmp_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     5.482    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[13]
    SLICE_X42Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.598     3.085    cpu0/id_ex0/clk_out1
    SLICE_X42Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/C
                         clock pessimism             -0.418     2.666    
                         clock uncertainty           -0.067     2.599    
    SLICE_X42Y130        FDRE (Setup_fdre_C_D)        0.081     2.680    cpu0/id_ex0/ex_jmp_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          2.680    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                 -2.802    

Slack (VIOLATED) :        -2.708ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 2.413ns (31.605%)  route 5.222ns (68.395%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 3.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.294    -0.485    cpu0/id_ex0/ex_reg2[4]
    SLICE_X51Y123        LUT5 (Prop_lut5_I2_O)        0.124    -0.361 f  cpu0/id_ex0/mem_rd_data[3]_i_7/O
                         net (fo=6, routed)           0.848     0.486    cpu0/id_ex0/mem_rd_data[3]_i_7_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.610 f  cpu0/id_ex0/mem_rd_data[9]_i_10/O
                         net (fo=2, routed)           0.444     1.055    cpu0/id_ex0/mem_rd_data[9]_i_10_n_0
    SLICE_X51Y122        LUT4 (Prop_lut4_I0_O)        0.124     1.179 r  cpu0/id_ex0/mem_rd_data[8]_i_7/O
                         net (fo=2, routed)           0.844     2.023    cpu0/id_ex0/mem_rd_data[8]_i_7_n_0
    SLICE_X48Y123        LUT6 (Prop_lut6_I1_O)        0.124     2.147 r  cpu0/id_ex0/ex_reg1[8]_i_5/O
                         net (fo=1, routed)           0.788     2.934    cpu0/if_id0/ex_reg1_reg[8]
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.124     3.058 r  cpu0/if_id0/ex_reg1[8]_i_2/O
                         net (fo=2, routed)           0.550     3.609    cpu0/if_id0/wb_rd_data_reg[31][7]
    SLICE_X41Y131        LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  cpu0/if_id0/ex_jmp_addr[11]_i_12/O
                         net (fo=1, routed)           0.000     3.733    cpu0/if_id0/ex_jmp_addr[11]_i_12_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.265 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.265    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.578 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[3]
                         net (fo=1, routed)           0.454     5.031    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X39Y130        LUT6 (Prop_lut6_I3_O)        0.306     5.337 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.337    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[15]
    SLICE_X39Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.597     3.084    cpu0/id_ex0/clk_out1
    SLICE_X39Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.418     2.665    
                         clock uncertainty           -0.067     2.598    
    SLICE_X39Y130        FDRE (Setup_fdre_C_D)        0.031     2.629    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          2.629    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                 -2.708    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[1]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 1.986ns (26.042%)  route 5.640ns (73.958%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 3.081 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         1.152     4.254    cpu0/id_ex0/ex_ctrlsel_reg[3]_0
    SLICE_X40Y124        LUT5 (Prop_lut5_I3_O)        0.124     4.378 f  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           0.826     5.205    cpu0/id_ex0/p_2_in[1]
    SLICE_X43Y126        LUT4 (Prop_lut4_I0_O)        0.124     5.329 r  cpu0/id_ex0/ex_reg2[1]_fret_i_1/O
                         net (fo=1, routed)           0.000     5.329    cpu0/id_ex0/ex_reg2[1]_fret_i_1_n_0
    SLICE_X43Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.594     3.081    cpu0/id_ex0/clk_out1
    SLICE_X43Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/C
                         clock pessimism             -0.418     2.662    
                         clock uncertainty           -0.067     2.595    
    SLICE_X43Y126        FDRE (Setup_fdre_C_D)        0.031     2.626    cpu0/id_ex0/ex_reg2_reg[1]_fret
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 -2.703    

Slack (VIOLATED) :        -2.685ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.862ns (24.655%)  route 5.690ns (75.345%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 3.087 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 f  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.418     3.087    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X35Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.211 f  cpu0/id_ex0/npc[24]_bret__30_i_3/O
                         net (fo=212, routed)         1.368     4.579    cpu0/id_ex0/jmp_enable
    SLICE_X50Y130        LUT5 (Prop_lut5_I3_O)        0.124     4.703 r  cpu0/id_ex0/ex_reg1[14]_i_1/O
                         net (fo=1, routed)           0.552     5.255    cpu0/id_ex0/p_2_in[14]
    SLICE_X50Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.600     3.087    cpu0/id_ex0/clk_out1
    SLICE_X50Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[14]/C
                         clock pessimism             -0.404     2.682    
                         clock uncertainty           -0.067     2.615    
    SLICE_X50Y128        FDRE (Setup_fdre_C_D)       -0.045     2.570    cpu0/id_ex0/ex_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                 -2.685    

Slack (VIOLATED) :        -2.681ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 3.032ns (39.882%)  route 4.570ns (60.118%))
  Logic Levels:           12  (CARRY4=6 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 3.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.724    -2.295    cpu0/id_ex0/clk_out1
    SLICE_X50Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.777 r  cpu0/id_ex0/ex_reg1_reg[15]_replica/Q
                         net (fo=18, routed)          1.279    -0.497    cpu0/id_ex0/ex_reg1[15]_repN
    SLICE_X44Y134        LUT4 (Prop_lut4_I0_O)        0.124    -0.373 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_89/O
                         net (fo=1, routed)           0.000    -0.373    cpu0/id_ex0/npc[24]_bret_bret__2_i_89_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.028 r  cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.028    cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_53_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.142 r  cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.142    cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_25_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.256 r  cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_9/CO[3]
                         net (fo=6, routed)           1.282     1.538    cpu0/id_ex0/ex0/p_2_in
    SLICE_X46Y126        LUT6 (Prop_lut6_I1_O)        0.124     1.662 f  cpu0/id_ex0/mem_rd_data[0]_i_7/O
                         net (fo=2, routed)           0.425     2.087    cpu0/id_ex0/mem_rd_data[0]_i_7_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I5_O)        0.124     2.211 f  cpu0/id_ex0/mem_rd_data[0]_i_2/O
                         net (fo=3, routed)           0.333     2.544    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I0_O)        0.124     2.668 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=2, routed)           0.691     3.360    cpu0/if_id0/ex_reg2_reg[31][0]
    SLICE_X41Y129        LUT6 (Prop_lut6_I1_O)        0.124     3.484 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.484    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.016 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.016    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.130 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.130    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.443 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.559     5.002    cpu0/if_id0/id0/jmp_addr1[11]
    SLICE_X39Y129        LUT6 (Prop_lut6_I3_O)        0.306     5.308 r  cpu0/if_id0/ex_jmp_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.308    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[11]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.597     3.084    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[11]/C
                         clock pessimism             -0.418     2.665    
                         clock uncertainty           -0.067     2.598    
    SLICE_X39Y129        FDRE (Setup_fdre_C_D)        0.029     2.627    cpu0/id_ex0/ex_jmp_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          2.627    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                 -2.681    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__74/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__74/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__74/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret__74
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__75/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__75/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__75/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret__75
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__78/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__78/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__78/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret__78
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.644    -0.485    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/Q
                         net (fo=3, routed)           0.124    -0.220    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/DIA0
    SLICE_X12Y111        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X12Y111        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.219    -0.469    
    SLICE_X12Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.322    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.643    -0.486    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.221    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIC0
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.219    -0.471    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.327    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/mem_ctrl0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.863%)  route 0.136ns (49.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.638    -0.491    cpu0/mem_ctrl0/clk_out1
    SLICE_X33Y116        FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  cpu0/mem_ctrl0/data_out_reg[1]/Q
                         net (fo=10, routed)          0.136    -0.214    cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/D
    SLICE_X30Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.909    -0.259    cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/WCLK
    SLICE_X30Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.218    -0.477    
    SLICE_X30Y116        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.333    cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.149%)  route 0.119ns (45.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.644    -0.485    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/Q
                         net (fo=3, routed)           0.119    -0.224    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA1
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.471    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.351    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.643    -0.486    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/Q
                         net (fo=3, routed)           0.125    -0.220    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIB1
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.219    -0.471    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.347    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.953%)  route 0.125ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.643    -0.486    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/Q
                         net (fo=3, routed)           0.125    -0.220    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIC1
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.219    -0.471    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.357    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.128%)  route 0.179ns (55.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X13Y109        FDRE                                         r  hci0/q_io_in_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[6]/Q
                         net (fo=32, routed)          0.179    -0.164    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/D
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/CLK
                         clock pessimism             -0.199    -0.447    
    SLICE_X10Y109        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.303    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.061%)  route 0.186ns (56.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X16Y107        FDRE                                         r  hci0/q_io_in_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[5]/Q
                         net (fo=16, routed)          0.186    -0.156    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/DIC
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism             -0.199    -0.447    
    SLICE_X14Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.303    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.342%)  route 0.192ns (57.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X13Y109        FDRE                                         r  hci0/q_io_in_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[7]/Q
                         net (fo=32, routed)          0.192    -0.151    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/D
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism             -0.199    -0.447    
    SLICE_X10Y109        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.301    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.131%)  route 0.194ns (57.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X16Y107        FDRE                                         r  hci0/q_io_in_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[3]/Q
                         net (fo=16, routed)          0.194    -0.149    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/DIA
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism             -0.199    -0.447    
    SLICE_X14Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.300    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y12    ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y28    ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y13    ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y25    ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y16    ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y26    ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y17    ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y19    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y17    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y127   cpu0/mem_ctrl0/cache1/entry_reg_0_255_28_28/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y127   cpu0/mem_ctrl0/cache1/entry_reg_0_255_28_28/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y120   cpu0/mem_ctrl0/cache1/entry_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y120   cpu0/mem_ctrl0/cache1/entry_reg_0_255_5_5/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y120   cpu0/mem_ctrl0/cache1/entry_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y120   cpu0/mem_ctrl0/cache1/entry_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y124   cpu0/mem_ctrl0/cache1/entry_reg_0_255_8_8/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y124   cpu0/mem_ctrl0/cache1/entry_reg_0_255_8_8/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y124   cpu0/mem_ctrl0/cache1/entry_reg_0_255_8_8/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y124   cpu0/mem_ctrl0/cache1/entry_reg_0_255_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X10Y132   cpu0/mem_ctrl0/cache1/entry_reg_0_255_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X10Y132   cpu0/mem_ctrl0/cache1/entry_reg_0_255_7_7/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X10Y132   cpu0/mem_ctrl0/cache1/entry_reg_0_255_7_7/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X10Y132   cpu0/mem_ctrl0/cache1/entry_reg_0_255_7_7/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y121   cpu0/mem_ctrl0/cache0/entry_reg_0_255_19_19/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y121   cpu0/mem_ctrl0/cache0/entry_reg_0_255_19_19/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y121   cpu0/mem_ctrl0/cache0/entry_reg_0_255_19_19/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y121   cpu0/mem_ctrl0/cache0/entry_reg_0_255_19_19/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y128   cpu0/bp0/tag_reg_0_63_3_3/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y128   cpu0/bp0/tag_reg_0_63_3_3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         2608  Failing Endpoints,  Worst Slack       -2.848ns,  Total Violation    -3084.208ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.848ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 1.862ns (24.242%)  route 5.819ns (75.758%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 3.081 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 f  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 f  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         1.191     4.293    cpu0/id_ex0/ex_ctrlsel_reg[3]_0
    SLICE_X41Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  cpu0/id_ex0/ex_reg2[2]_i_1/O
                         net (fo=3, routed)           0.966     5.383    cpu0/id_ex0/ex_reg2[2]_i_1_n_0
    SLICE_X44Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.594     3.081    cpu0/id_ex0/clk_out1
    SLICE_X44Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/C
                         clock pessimism             -0.418     2.662    
                         clock uncertainty           -0.067     2.596    
    SLICE_X44Y126        FDRE (Setup_fdre_C_D)       -0.061     2.535    cpu0/id_ex0/ex_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 -2.848    

Slack (VIOLATED) :        -2.801ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 2.431ns (31.248%)  route 5.349ns (68.752%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 3.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.294    -0.485    cpu0/id_ex0/ex_reg2[4]
    SLICE_X51Y123        LUT5 (Prop_lut5_I2_O)        0.124    -0.361 f  cpu0/id_ex0/mem_rd_data[3]_i_7/O
                         net (fo=6, routed)           0.848     0.486    cpu0/id_ex0/mem_rd_data[3]_i_7_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.610 f  cpu0/id_ex0/mem_rd_data[9]_i_10/O
                         net (fo=2, routed)           0.444     1.055    cpu0/id_ex0/mem_rd_data[9]_i_10_n_0
    SLICE_X51Y122        LUT4 (Prop_lut4_I0_O)        0.124     1.179 r  cpu0/id_ex0/mem_rd_data[8]_i_7/O
                         net (fo=2, routed)           0.844     2.023    cpu0/id_ex0/mem_rd_data[8]_i_7_n_0
    SLICE_X48Y123        LUT6 (Prop_lut6_I1_O)        0.124     2.147 r  cpu0/id_ex0/ex_reg1[8]_i_5/O
                         net (fo=1, routed)           0.788     2.934    cpu0/if_id0/ex_reg1_reg[8]
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.124     3.058 r  cpu0/if_id0/ex_reg1[8]_i_2/O
                         net (fo=2, routed)           0.550     3.609    cpu0/if_id0/wb_rd_data_reg[31][7]
    SLICE_X41Y131        LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  cpu0/if_id0/ex_jmp_addr[11]_i_12/O
                         net (fo=1, routed)           0.000     3.733    cpu0/if_id0/ex_jmp_addr[11]_i_12_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.265 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.265    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.599 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[1]
                         net (fo=1, routed)           0.581     5.179    cpu0/if_id0/id0/jmp_addr1[13]
    SLICE_X42Y130        LUT6 (Prop_lut6_I3_O)        0.303     5.482 r  cpu0/if_id0/ex_jmp_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     5.482    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[13]
    SLICE_X42Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.598     3.085    cpu0/id_ex0/clk_out1
    SLICE_X42Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/C
                         clock pessimism             -0.418     2.666    
                         clock uncertainty           -0.067     2.600    
    SLICE_X42Y130        FDRE (Setup_fdre_C_D)        0.081     2.681    cpu0/id_ex0/ex_jmp_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          2.681    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                 -2.801    

Slack (VIOLATED) :        -2.708ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 2.413ns (31.605%)  route 5.222ns (68.395%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 3.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.294    -0.485    cpu0/id_ex0/ex_reg2[4]
    SLICE_X51Y123        LUT5 (Prop_lut5_I2_O)        0.124    -0.361 f  cpu0/id_ex0/mem_rd_data[3]_i_7/O
                         net (fo=6, routed)           0.848     0.486    cpu0/id_ex0/mem_rd_data[3]_i_7_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.610 f  cpu0/id_ex0/mem_rd_data[9]_i_10/O
                         net (fo=2, routed)           0.444     1.055    cpu0/id_ex0/mem_rd_data[9]_i_10_n_0
    SLICE_X51Y122        LUT4 (Prop_lut4_I0_O)        0.124     1.179 r  cpu0/id_ex0/mem_rd_data[8]_i_7/O
                         net (fo=2, routed)           0.844     2.023    cpu0/id_ex0/mem_rd_data[8]_i_7_n_0
    SLICE_X48Y123        LUT6 (Prop_lut6_I1_O)        0.124     2.147 r  cpu0/id_ex0/ex_reg1[8]_i_5/O
                         net (fo=1, routed)           0.788     2.934    cpu0/if_id0/ex_reg1_reg[8]
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.124     3.058 r  cpu0/if_id0/ex_reg1[8]_i_2/O
                         net (fo=2, routed)           0.550     3.609    cpu0/if_id0/wb_rd_data_reg[31][7]
    SLICE_X41Y131        LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  cpu0/if_id0/ex_jmp_addr[11]_i_12/O
                         net (fo=1, routed)           0.000     3.733    cpu0/if_id0/ex_jmp_addr[11]_i_12_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.265 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.265    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.578 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[3]
                         net (fo=1, routed)           0.454     5.031    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X39Y130        LUT6 (Prop_lut6_I3_O)        0.306     5.337 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.337    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[15]
    SLICE_X39Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.597     3.084    cpu0/id_ex0/clk_out1
    SLICE_X39Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.418     2.665    
                         clock uncertainty           -0.067     2.599    
    SLICE_X39Y130        FDRE (Setup_fdre_C_D)        0.031     2.630    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          2.630    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                 -2.708    

Slack (VIOLATED) :        -2.702ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[1]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 1.986ns (26.042%)  route 5.640ns (73.958%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 3.081 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         1.152     4.254    cpu0/id_ex0/ex_ctrlsel_reg[3]_0
    SLICE_X40Y124        LUT5 (Prop_lut5_I3_O)        0.124     4.378 f  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           0.826     5.205    cpu0/id_ex0/p_2_in[1]
    SLICE_X43Y126        LUT4 (Prop_lut4_I0_O)        0.124     5.329 r  cpu0/id_ex0/ex_reg2[1]_fret_i_1/O
                         net (fo=1, routed)           0.000     5.329    cpu0/id_ex0/ex_reg2[1]_fret_i_1_n_0
    SLICE_X43Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.594     3.081    cpu0/id_ex0/clk_out1
    SLICE_X43Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/C
                         clock pessimism             -0.418     2.662    
                         clock uncertainty           -0.067     2.596    
    SLICE_X43Y126        FDRE (Setup_fdre_C_D)        0.031     2.627    cpu0/id_ex0/ex_reg2_reg[1]_fret
  -------------------------------------------------------------------
                         required time                          2.627    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 -2.702    

Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.862ns (24.655%)  route 5.690ns (75.345%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 3.087 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 f  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.418     3.087    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X35Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.211 f  cpu0/id_ex0/npc[24]_bret__30_i_3/O
                         net (fo=212, routed)         1.368     4.579    cpu0/id_ex0/jmp_enable
    SLICE_X50Y130        LUT5 (Prop_lut5_I3_O)        0.124     4.703 r  cpu0/id_ex0/ex_reg1[14]_i_1/O
                         net (fo=1, routed)           0.552     5.255    cpu0/id_ex0/p_2_in[14]
    SLICE_X50Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.600     3.087    cpu0/id_ex0/clk_out1
    SLICE_X50Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[14]/C
                         clock pessimism             -0.404     2.682    
                         clock uncertainty           -0.067     2.616    
    SLICE_X50Y128        FDRE (Setup_fdre_C_D)       -0.045     2.571    cpu0/id_ex0/ex_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.680ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 3.032ns (39.882%)  route 4.570ns (60.118%))
  Logic Levels:           12  (CARRY4=6 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 3.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.724    -2.295    cpu0/id_ex0/clk_out1
    SLICE_X50Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.777 r  cpu0/id_ex0/ex_reg1_reg[15]_replica/Q
                         net (fo=18, routed)          1.279    -0.497    cpu0/id_ex0/ex_reg1[15]_repN
    SLICE_X44Y134        LUT4 (Prop_lut4_I0_O)        0.124    -0.373 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_89/O
                         net (fo=1, routed)           0.000    -0.373    cpu0/id_ex0/npc[24]_bret_bret__2_i_89_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.028 r  cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.028    cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_53_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.142 r  cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.142    cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_25_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.256 r  cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_9/CO[3]
                         net (fo=6, routed)           1.282     1.538    cpu0/id_ex0/ex0/p_2_in
    SLICE_X46Y126        LUT6 (Prop_lut6_I1_O)        0.124     1.662 f  cpu0/id_ex0/mem_rd_data[0]_i_7/O
                         net (fo=2, routed)           0.425     2.087    cpu0/id_ex0/mem_rd_data[0]_i_7_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I5_O)        0.124     2.211 f  cpu0/id_ex0/mem_rd_data[0]_i_2/O
                         net (fo=3, routed)           0.333     2.544    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I0_O)        0.124     2.668 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=2, routed)           0.691     3.360    cpu0/if_id0/ex_reg2_reg[31][0]
    SLICE_X41Y129        LUT6 (Prop_lut6_I1_O)        0.124     3.484 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.484    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.016 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.016    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.130 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.130    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.443 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.559     5.002    cpu0/if_id0/id0/jmp_addr1[11]
    SLICE_X39Y129        LUT6 (Prop_lut6_I3_O)        0.306     5.308 r  cpu0/if_id0/ex_jmp_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.308    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[11]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.597     3.084    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[11]/C
                         clock pessimism             -0.418     2.665    
                         clock uncertainty           -0.067     2.599    
    SLICE_X39Y129        FDRE (Setup_fdre_C_D)        0.029     2.628    cpu0/id_ex0/ex_jmp_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                 -2.680    

Slack (VIOLATED) :        -2.654ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__74/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__74/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__74/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret__74
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.654    

Slack (VIOLATED) :        -2.654ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__75/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__75/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__75/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret__75
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.654    

Slack (VIOLATED) :        -2.654ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__78/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__78/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__78/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret__78
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.654    

Slack (VIOLATED) :        -2.654ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.644    -0.485    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/Q
                         net (fo=3, routed)           0.124    -0.220    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/DIA0
    SLICE_X12Y111        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X12Y111        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.219    -0.469    
    SLICE_X12Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.322    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.643    -0.486    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.221    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIC0
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.219    -0.471    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.327    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/mem_ctrl0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.863%)  route 0.136ns (49.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.638    -0.491    cpu0/mem_ctrl0/clk_out1
    SLICE_X33Y116        FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  cpu0/mem_ctrl0/data_out_reg[1]/Q
                         net (fo=10, routed)          0.136    -0.214    cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/D
    SLICE_X30Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.909    -0.259    cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/WCLK
    SLICE_X30Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.218    -0.477    
    SLICE_X30Y116        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.333    cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.149%)  route 0.119ns (45.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.644    -0.485    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/Q
                         net (fo=3, routed)           0.119    -0.224    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA1
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.471    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.351    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.643    -0.486    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/Q
                         net (fo=3, routed)           0.125    -0.220    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIB1
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.219    -0.471    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.347    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.953%)  route 0.125ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.643    -0.486    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/Q
                         net (fo=3, routed)           0.125    -0.220    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIC1
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.219    -0.471    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.357    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.128%)  route 0.179ns (55.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X13Y109        FDRE                                         r  hci0/q_io_in_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[6]/Q
                         net (fo=32, routed)          0.179    -0.164    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/D
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/CLK
                         clock pessimism             -0.199    -0.447    
    SLICE_X10Y109        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.303    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.061%)  route 0.186ns (56.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X16Y107        FDRE                                         r  hci0/q_io_in_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[5]/Q
                         net (fo=16, routed)          0.186    -0.156    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/DIC
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism             -0.199    -0.447    
    SLICE_X14Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.303    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.342%)  route 0.192ns (57.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X13Y109        FDRE                                         r  hci0/q_io_in_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[7]/Q
                         net (fo=32, routed)          0.192    -0.151    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/D
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism             -0.199    -0.447    
    SLICE_X10Y109        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.301    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.131%)  route 0.194ns (57.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X16Y107        FDRE                                         r  hci0/q_io_in_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[3]/Q
                         net (fo=16, routed)          0.194    -0.149    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/DIA
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism             -0.199    -0.447    
    SLICE_X14Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.300    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y12    ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y28    ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y13    ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y25    ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y16    ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y26    ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y17    ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y19    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y17    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y127   cpu0/mem_ctrl0/cache1/entry_reg_0_255_28_28/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y127   cpu0/mem_ctrl0/cache1/entry_reg_0_255_28_28/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y120   cpu0/mem_ctrl0/cache1/entry_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y120   cpu0/mem_ctrl0/cache1/entry_reg_0_255_5_5/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y120   cpu0/mem_ctrl0/cache1/entry_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y120   cpu0/mem_ctrl0/cache1/entry_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y124   cpu0/mem_ctrl0/cache1/entry_reg_0_255_8_8/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y124   cpu0/mem_ctrl0/cache1/entry_reg_0_255_8_8/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y124   cpu0/mem_ctrl0/cache1/entry_reg_0_255_8_8/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y124   cpu0/mem_ctrl0/cache1/entry_reg_0_255_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X10Y132   cpu0/mem_ctrl0/cache1/entry_reg_0_255_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X10Y132   cpu0/mem_ctrl0/cache1/entry_reg_0_255_7_7/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X10Y132   cpu0/mem_ctrl0/cache1/entry_reg_0_255_7_7/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X10Y132   cpu0/mem_ctrl0/cache1/entry_reg_0_255_7_7/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y121   cpu0/mem_ctrl0/cache0/entry_reg_0_255_19_19/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y121   cpu0/mem_ctrl0/cache0/entry_reg_0_255_19_19/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y121   cpu0/mem_ctrl0/cache0/entry_reg_0_255_19_19/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y121   cpu0/mem_ctrl0/cache0/entry_reg_0_255_19_19/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y128   cpu0/bp0/tag_reg_0_63_3_3/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y128   cpu0/bp0/tag_reg_0_63_3_3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         2608  Failing Endpoints,  Worst Slack       -2.849ns,  Total Violation    -3086.129ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 1.862ns (24.242%)  route 5.819ns (75.758%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 3.081 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 f  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 f  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         1.191     4.293    cpu0/id_ex0/ex_ctrlsel_reg[3]_0
    SLICE_X41Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  cpu0/id_ex0/ex_reg2[2]_i_1/O
                         net (fo=3, routed)           0.966     5.383    cpu0/id_ex0/ex_reg2[2]_i_1_n_0
    SLICE_X44Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.594     3.081    cpu0/id_ex0/clk_out1
    SLICE_X44Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/C
                         clock pessimism             -0.418     2.662    
                         clock uncertainty           -0.067     2.595    
    SLICE_X44Y126        FDRE (Setup_fdre_C_D)       -0.061     2.534    cpu0/id_ex0/ex_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.802ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 2.431ns (31.248%)  route 5.349ns (68.752%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 3.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.294    -0.485    cpu0/id_ex0/ex_reg2[4]
    SLICE_X51Y123        LUT5 (Prop_lut5_I2_O)        0.124    -0.361 f  cpu0/id_ex0/mem_rd_data[3]_i_7/O
                         net (fo=6, routed)           0.848     0.486    cpu0/id_ex0/mem_rd_data[3]_i_7_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.610 f  cpu0/id_ex0/mem_rd_data[9]_i_10/O
                         net (fo=2, routed)           0.444     1.055    cpu0/id_ex0/mem_rd_data[9]_i_10_n_0
    SLICE_X51Y122        LUT4 (Prop_lut4_I0_O)        0.124     1.179 r  cpu0/id_ex0/mem_rd_data[8]_i_7/O
                         net (fo=2, routed)           0.844     2.023    cpu0/id_ex0/mem_rd_data[8]_i_7_n_0
    SLICE_X48Y123        LUT6 (Prop_lut6_I1_O)        0.124     2.147 r  cpu0/id_ex0/ex_reg1[8]_i_5/O
                         net (fo=1, routed)           0.788     2.934    cpu0/if_id0/ex_reg1_reg[8]
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.124     3.058 r  cpu0/if_id0/ex_reg1[8]_i_2/O
                         net (fo=2, routed)           0.550     3.609    cpu0/if_id0/wb_rd_data_reg[31][7]
    SLICE_X41Y131        LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  cpu0/if_id0/ex_jmp_addr[11]_i_12/O
                         net (fo=1, routed)           0.000     3.733    cpu0/if_id0/ex_jmp_addr[11]_i_12_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.265 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.265    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.599 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[1]
                         net (fo=1, routed)           0.581     5.179    cpu0/if_id0/id0/jmp_addr1[13]
    SLICE_X42Y130        LUT6 (Prop_lut6_I3_O)        0.303     5.482 r  cpu0/if_id0/ex_jmp_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     5.482    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[13]
    SLICE_X42Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.598     3.085    cpu0/id_ex0/clk_out1
    SLICE_X42Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/C
                         clock pessimism             -0.418     2.666    
                         clock uncertainty           -0.067     2.599    
    SLICE_X42Y130        FDRE (Setup_fdre_C_D)        0.081     2.680    cpu0/id_ex0/ex_jmp_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          2.680    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                 -2.802    

Slack (VIOLATED) :        -2.708ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 2.413ns (31.605%)  route 5.222ns (68.395%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 3.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.294    -0.485    cpu0/id_ex0/ex_reg2[4]
    SLICE_X51Y123        LUT5 (Prop_lut5_I2_O)        0.124    -0.361 f  cpu0/id_ex0/mem_rd_data[3]_i_7/O
                         net (fo=6, routed)           0.848     0.486    cpu0/id_ex0/mem_rd_data[3]_i_7_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.610 f  cpu0/id_ex0/mem_rd_data[9]_i_10/O
                         net (fo=2, routed)           0.444     1.055    cpu0/id_ex0/mem_rd_data[9]_i_10_n_0
    SLICE_X51Y122        LUT4 (Prop_lut4_I0_O)        0.124     1.179 r  cpu0/id_ex0/mem_rd_data[8]_i_7/O
                         net (fo=2, routed)           0.844     2.023    cpu0/id_ex0/mem_rd_data[8]_i_7_n_0
    SLICE_X48Y123        LUT6 (Prop_lut6_I1_O)        0.124     2.147 r  cpu0/id_ex0/ex_reg1[8]_i_5/O
                         net (fo=1, routed)           0.788     2.934    cpu0/if_id0/ex_reg1_reg[8]
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.124     3.058 r  cpu0/if_id0/ex_reg1[8]_i_2/O
                         net (fo=2, routed)           0.550     3.609    cpu0/if_id0/wb_rd_data_reg[31][7]
    SLICE_X41Y131        LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  cpu0/if_id0/ex_jmp_addr[11]_i_12/O
                         net (fo=1, routed)           0.000     3.733    cpu0/if_id0/ex_jmp_addr[11]_i_12_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.265 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.265    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.578 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[3]
                         net (fo=1, routed)           0.454     5.031    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X39Y130        LUT6 (Prop_lut6_I3_O)        0.306     5.337 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.337    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[15]
    SLICE_X39Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.597     3.084    cpu0/id_ex0/clk_out1
    SLICE_X39Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.418     2.665    
                         clock uncertainty           -0.067     2.598    
    SLICE_X39Y130        FDRE (Setup_fdre_C_D)        0.031     2.629    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          2.629    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                 -2.708    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[1]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 1.986ns (26.042%)  route 5.640ns (73.958%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 3.081 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         1.152     4.254    cpu0/id_ex0/ex_ctrlsel_reg[3]_0
    SLICE_X40Y124        LUT5 (Prop_lut5_I3_O)        0.124     4.378 f  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           0.826     5.205    cpu0/id_ex0/p_2_in[1]
    SLICE_X43Y126        LUT4 (Prop_lut4_I0_O)        0.124     5.329 r  cpu0/id_ex0/ex_reg2[1]_fret_i_1/O
                         net (fo=1, routed)           0.000     5.329    cpu0/id_ex0/ex_reg2[1]_fret_i_1_n_0
    SLICE_X43Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.594     3.081    cpu0/id_ex0/clk_out1
    SLICE_X43Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/C
                         clock pessimism             -0.418     2.662    
                         clock uncertainty           -0.067     2.595    
    SLICE_X43Y126        FDRE (Setup_fdre_C_D)        0.031     2.626    cpu0/id_ex0/ex_reg2_reg[1]_fret
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 -2.703    

Slack (VIOLATED) :        -2.685ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.862ns (24.655%)  route 5.690ns (75.345%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 3.087 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 f  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.418     3.087    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X35Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.211 f  cpu0/id_ex0/npc[24]_bret__30_i_3/O
                         net (fo=212, routed)         1.368     4.579    cpu0/id_ex0/jmp_enable
    SLICE_X50Y130        LUT5 (Prop_lut5_I3_O)        0.124     4.703 r  cpu0/id_ex0/ex_reg1[14]_i_1/O
                         net (fo=1, routed)           0.552     5.255    cpu0/id_ex0/p_2_in[14]
    SLICE_X50Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.600     3.087    cpu0/id_ex0/clk_out1
    SLICE_X50Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[14]/C
                         clock pessimism             -0.404     2.682    
                         clock uncertainty           -0.067     2.615    
    SLICE_X50Y128        FDRE (Setup_fdre_C_D)       -0.045     2.570    cpu0/id_ex0/ex_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                 -2.685    

Slack (VIOLATED) :        -2.681ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 3.032ns (39.882%)  route 4.570ns (60.118%))
  Logic Levels:           12  (CARRY4=6 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 3.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.724    -2.295    cpu0/id_ex0/clk_out1
    SLICE_X50Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.777 r  cpu0/id_ex0/ex_reg1_reg[15]_replica/Q
                         net (fo=18, routed)          1.279    -0.497    cpu0/id_ex0/ex_reg1[15]_repN
    SLICE_X44Y134        LUT4 (Prop_lut4_I0_O)        0.124    -0.373 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_89/O
                         net (fo=1, routed)           0.000    -0.373    cpu0/id_ex0/npc[24]_bret_bret__2_i_89_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.028 r  cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.028    cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_53_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.142 r  cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.142    cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_25_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.256 r  cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_9/CO[3]
                         net (fo=6, routed)           1.282     1.538    cpu0/id_ex0/ex0/p_2_in
    SLICE_X46Y126        LUT6 (Prop_lut6_I1_O)        0.124     1.662 f  cpu0/id_ex0/mem_rd_data[0]_i_7/O
                         net (fo=2, routed)           0.425     2.087    cpu0/id_ex0/mem_rd_data[0]_i_7_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I5_O)        0.124     2.211 f  cpu0/id_ex0/mem_rd_data[0]_i_2/O
                         net (fo=3, routed)           0.333     2.544    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I0_O)        0.124     2.668 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=2, routed)           0.691     3.360    cpu0/if_id0/ex_reg2_reg[31][0]
    SLICE_X41Y129        LUT6 (Prop_lut6_I1_O)        0.124     3.484 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.484    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.016 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.016    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.130 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.130    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.443 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.559     5.002    cpu0/if_id0/id0/jmp_addr1[11]
    SLICE_X39Y129        LUT6 (Prop_lut6_I3_O)        0.306     5.308 r  cpu0/if_id0/ex_jmp_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.308    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[11]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.597     3.084    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[11]/C
                         clock pessimism             -0.418     2.665    
                         clock uncertainty           -0.067     2.598    
    SLICE_X39Y129        FDRE (Setup_fdre_C_D)        0.029     2.627    cpu0/id_ex0/ex_jmp_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          2.627    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                 -2.681    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__74/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__74/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__74/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret__74
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__75/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__75/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__75/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret__75
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__78/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__78/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__78/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret__78
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.644    -0.485    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/Q
                         net (fo=3, routed)           0.124    -0.220    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/DIA0
    SLICE_X12Y111        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X12Y111        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.219    -0.469    
                         clock uncertainty            0.067    -0.401    
    SLICE_X12Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.254    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.643    -0.486    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.221    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIC0
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.259    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu0/mem_ctrl0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.863%)  route 0.136ns (49.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.638    -0.491    cpu0/mem_ctrl0/clk_out1
    SLICE_X33Y116        FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  cpu0/mem_ctrl0/data_out_reg[1]/Q
                         net (fo=10, routed)          0.136    -0.214    cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/D
    SLICE_X30Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.909    -0.259    cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/WCLK
    SLICE_X30Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.218    -0.477    
                         clock uncertainty            0.067    -0.409    
    SLICE_X30Y116        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.265    cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.149%)  route 0.119ns (45.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.644    -0.485    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/Q
                         net (fo=3, routed)           0.119    -0.224    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA1
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.283    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.643    -0.486    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/Q
                         net (fo=3, routed)           0.125    -0.220    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIB1
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.279    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.953%)  route 0.125ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.643    -0.486    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/Q
                         net (fo=3, routed)           0.125    -0.220    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIC1
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.289    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.128%)  route 0.179ns (55.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X13Y109        FDRE                                         r  hci0/q_io_in_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[6]/Q
                         net (fo=32, routed)          0.179    -0.164    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/D
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/CLK
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.067    -0.379    
    SLICE_X10Y109        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.235    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.061%)  route 0.186ns (56.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X16Y107        FDRE                                         r  hci0/q_io_in_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[5]/Q
                         net (fo=16, routed)          0.186    -0.156    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/DIC
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.067    -0.379    
    SLICE_X14Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.235    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.342%)  route 0.192ns (57.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X13Y109        FDRE                                         r  hci0/q_io_in_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[7]/Q
                         net (fo=32, routed)          0.192    -0.151    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/D
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.067    -0.379    
    SLICE_X10Y109        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.233    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.131%)  route 0.194ns (57.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X16Y107        FDRE                                         r  hci0/q_io_in_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[3]/Q
                         net (fo=16, routed)          0.194    -0.149    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/DIA
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.067    -0.379    
    SLICE_X14Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.232    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         2608  Failing Endpoints,  Worst Slack       -2.849ns,  Total Violation    -3086.129ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 1.862ns (24.242%)  route 5.819ns (75.758%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 3.081 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 f  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 f  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         1.191     4.293    cpu0/id_ex0/ex_ctrlsel_reg[3]_0
    SLICE_X41Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.417 r  cpu0/id_ex0/ex_reg2[2]_i_1/O
                         net (fo=3, routed)           0.966     5.383    cpu0/id_ex0/ex_reg2[2]_i_1_n_0
    SLICE_X44Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.594     3.081    cpu0/id_ex0/clk_out1
    SLICE_X44Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/C
                         clock pessimism             -0.418     2.662    
                         clock uncertainty           -0.067     2.595    
    SLICE_X44Y126        FDRE (Setup_fdre_C_D)       -0.061     2.534    cpu0/id_ex0/ex_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.802ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 2.431ns (31.248%)  route 5.349ns (68.752%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 3.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.294    -0.485    cpu0/id_ex0/ex_reg2[4]
    SLICE_X51Y123        LUT5 (Prop_lut5_I2_O)        0.124    -0.361 f  cpu0/id_ex0/mem_rd_data[3]_i_7/O
                         net (fo=6, routed)           0.848     0.486    cpu0/id_ex0/mem_rd_data[3]_i_7_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.610 f  cpu0/id_ex0/mem_rd_data[9]_i_10/O
                         net (fo=2, routed)           0.444     1.055    cpu0/id_ex0/mem_rd_data[9]_i_10_n_0
    SLICE_X51Y122        LUT4 (Prop_lut4_I0_O)        0.124     1.179 r  cpu0/id_ex0/mem_rd_data[8]_i_7/O
                         net (fo=2, routed)           0.844     2.023    cpu0/id_ex0/mem_rd_data[8]_i_7_n_0
    SLICE_X48Y123        LUT6 (Prop_lut6_I1_O)        0.124     2.147 r  cpu0/id_ex0/ex_reg1[8]_i_5/O
                         net (fo=1, routed)           0.788     2.934    cpu0/if_id0/ex_reg1_reg[8]
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.124     3.058 r  cpu0/if_id0/ex_reg1[8]_i_2/O
                         net (fo=2, routed)           0.550     3.609    cpu0/if_id0/wb_rd_data_reg[31][7]
    SLICE_X41Y131        LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  cpu0/if_id0/ex_jmp_addr[11]_i_12/O
                         net (fo=1, routed)           0.000     3.733    cpu0/if_id0/ex_jmp_addr[11]_i_12_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.265 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.265    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.599 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[1]
                         net (fo=1, routed)           0.581     5.179    cpu0/if_id0/id0/jmp_addr1[13]
    SLICE_X42Y130        LUT6 (Prop_lut6_I3_O)        0.303     5.482 r  cpu0/if_id0/ex_jmp_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     5.482    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[13]
    SLICE_X42Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.598     3.085    cpu0/id_ex0/clk_out1
    SLICE_X42Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[13]/C
                         clock pessimism             -0.418     2.666    
                         clock uncertainty           -0.067     2.599    
    SLICE_X42Y130        FDRE (Setup_fdre_C_D)        0.081     2.680    cpu0/id_ex0/ex_jmp_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          2.680    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                 -2.802    

Slack (VIOLATED) :        -2.708ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 2.413ns (31.605%)  route 5.222ns (68.395%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 3.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 r  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.294    -0.485    cpu0/id_ex0/ex_reg2[4]
    SLICE_X51Y123        LUT5 (Prop_lut5_I2_O)        0.124    -0.361 f  cpu0/id_ex0/mem_rd_data[3]_i_7/O
                         net (fo=6, routed)           0.848     0.486    cpu0/id_ex0/mem_rd_data[3]_i_7_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I1_O)        0.124     0.610 f  cpu0/id_ex0/mem_rd_data[9]_i_10/O
                         net (fo=2, routed)           0.444     1.055    cpu0/id_ex0/mem_rd_data[9]_i_10_n_0
    SLICE_X51Y122        LUT4 (Prop_lut4_I0_O)        0.124     1.179 r  cpu0/id_ex0/mem_rd_data[8]_i_7/O
                         net (fo=2, routed)           0.844     2.023    cpu0/id_ex0/mem_rd_data[8]_i_7_n_0
    SLICE_X48Y123        LUT6 (Prop_lut6_I1_O)        0.124     2.147 r  cpu0/id_ex0/ex_reg1[8]_i_5/O
                         net (fo=1, routed)           0.788     2.934    cpu0/if_id0/ex_reg1_reg[8]
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.124     3.058 r  cpu0/if_id0/ex_reg1[8]_i_2/O
                         net (fo=2, routed)           0.550     3.609    cpu0/if_id0/wb_rd_data_reg[31][7]
    SLICE_X41Y131        LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  cpu0/if_id0/ex_jmp_addr[11]_i_12/O
                         net (fo=1, routed)           0.000     3.733    cpu0/if_id0/ex_jmp_addr[11]_i_12_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.265 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.265    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.578 r  cpu0/if_id0/ex_jmp_addr_reg[19]_bret__1_i_2/O[3]
                         net (fo=1, routed)           0.454     5.031    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X39Y130        LUT6 (Prop_lut6_I3_O)        0.306     5.337 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.337    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[15]
    SLICE_X39Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.597     3.084    cpu0/id_ex0/clk_out1
    SLICE_X39Y130        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.418     2.665    
                         clock uncertainty           -0.067     2.598    
    SLICE_X39Y130        FDRE (Setup_fdre_C_D)        0.031     2.629    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          2.629    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                 -2.708    

Slack (VIOLATED) :        -2.703ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[1]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 1.986ns (26.042%)  route 5.640ns (73.958%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 3.081 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         1.152     4.254    cpu0/id_ex0/ex_ctrlsel_reg[3]_0
    SLICE_X40Y124        LUT5 (Prop_lut5_I3_O)        0.124     4.378 f  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           0.826     5.205    cpu0/id_ex0/p_2_in[1]
    SLICE_X43Y126        LUT4 (Prop_lut4_I0_O)        0.124     5.329 r  cpu0/id_ex0/ex_reg2[1]_fret_i_1/O
                         net (fo=1, routed)           0.000     5.329    cpu0/id_ex0/ex_reg2[1]_fret_i_1_n_0
    SLICE_X43Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.594     3.081    cpu0/id_ex0/clk_out1
    SLICE_X43Y126        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]_fret/C
                         clock pessimism             -0.418     2.662    
                         clock uncertainty           -0.067     2.595    
    SLICE_X43Y126        FDRE (Setup_fdre_C_D)        0.031     2.626    cpu0/id_ex0/ex_reg2_reg[1]_fret
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 -2.703    

Slack (VIOLATED) :        -2.685ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.862ns (24.655%)  route 5.690ns (75.345%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 3.087 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 f  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.418     3.087    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X35Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.211 f  cpu0/id_ex0/npc[24]_bret__30_i_3/O
                         net (fo=212, routed)         1.368     4.579    cpu0/id_ex0/jmp_enable
    SLICE_X50Y130        LUT5 (Prop_lut5_I3_O)        0.124     4.703 r  cpu0/id_ex0/ex_reg1[14]_i_1/O
                         net (fo=1, routed)           0.552     5.255    cpu0/id_ex0/p_2_in[14]
    SLICE_X50Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.600     3.087    cpu0/id_ex0/clk_out1
    SLICE_X50Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[14]/C
                         clock pessimism             -0.404     2.682    
                         clock uncertainty           -0.067     2.615    
    SLICE_X50Y128        FDRE (Setup_fdre_C_D)       -0.045     2.570    cpu0/id_ex0/ex_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                 -2.685    

Slack (VIOLATED) :        -2.681ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 3.032ns (39.882%)  route 4.570ns (60.118%))
  Logic Levels:           12  (CARRY4=6 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 3.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.724    -2.295    cpu0/id_ex0/clk_out1
    SLICE_X50Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        FDRE (Prop_fdre_C_Q)         0.518    -1.777 r  cpu0/id_ex0/ex_reg1_reg[15]_replica/Q
                         net (fo=18, routed)          1.279    -0.497    cpu0/id_ex0/ex_reg1[15]_repN
    SLICE_X44Y134        LUT4 (Prop_lut4_I0_O)        0.124    -0.373 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_89/O
                         net (fo=1, routed)           0.000    -0.373    cpu0/id_ex0/npc[24]_bret_bret__2_i_89_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.028 r  cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.028    cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_53_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.142 r  cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.142    cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_25_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.256 r  cpu0/id_ex0/npc_reg[24]_bret_bret__2_i_9/CO[3]
                         net (fo=6, routed)           1.282     1.538    cpu0/id_ex0/ex0/p_2_in
    SLICE_X46Y126        LUT6 (Prop_lut6_I1_O)        0.124     1.662 f  cpu0/id_ex0/mem_rd_data[0]_i_7/O
                         net (fo=2, routed)           0.425     2.087    cpu0/id_ex0/mem_rd_data[0]_i_7_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I5_O)        0.124     2.211 f  cpu0/id_ex0/mem_rd_data[0]_i_2/O
                         net (fo=3, routed)           0.333     2.544    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I0_O)        0.124     2.668 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=2, routed)           0.691     3.360    cpu0/if_id0/ex_reg2_reg[31][0]
    SLICE_X41Y129        LUT6 (Prop_lut6_I1_O)        0.124     3.484 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.484    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.016 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.016    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.130 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.130    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.443 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.559     5.002    cpu0/if_id0/id0/jmp_addr1[11]
    SLICE_X39Y129        LUT6 (Prop_lut6_I3_O)        0.306     5.308 r  cpu0/if_id0/ex_jmp_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.308    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[11]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.597     3.084    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[11]/C
                         clock pessimism             -0.418     2.665    
                         clock uncertainty           -0.067     2.598    
    SLICE_X39Y129        FDRE (Setup_fdre_C_D)        0.029     2.627    cpu0/id_ex0/ex_jmp_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          2.627    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                 -2.681    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__74/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__74/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__74/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret__74
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__75/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__75/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__75/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret__75
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret__78/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__78/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret__78/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret__78
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.862ns (25.614%)  route 5.407ns (74.386%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 3.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.298ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.721    -2.298    cpu0/id_ex0/clk_out1
    SLICE_X50Y127        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.780 f  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=100, routed)         1.271    -0.508    cpu0/id_ex0/ex_reg2[4]
    SLICE_X45Y126        LUT4 (Prop_lut4_I3_O)        0.153    -0.355 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    -0.355    cpu0/id_ex0/tag_reg_0_63_0_2_i_47_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353    -0.002 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.002    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.112    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.226    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.336     1.676    cpu0/id_ex0/ex0/bgeu
    SLICE_X35Y132        LUT6 (Prop_lut6_I2_O)        0.124     1.800 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.745     2.546    cpu0/id_ex0/tag_reg_0_63_0_2_i_3_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I3_O)        0.124     2.670 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_2/O
                         net (fo=2, routed)           0.309     2.979    cpu0/id_ex0/npc[24]_bret_bret__2_i_2_n_0
    SLICE_X33Y128        LUT6 (Prop_lut6_I2_O)        0.124     3.103 r  cpu0/id_ex0/npc[24]_bret_bret__2_i_1/O
                         net (fo=212, routed)         0.870     3.972    cpu0/mem_ctrl0/cache1/npc_reg[0]
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124     4.096 r  cpu0/mem_ctrl0/cache1/npc[24]_bret__30_i_1/O
                         net (fo=164, routed)         0.876     4.972    cpu0/pc_reg0/npc_reg[0]_1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.592     3.079    cpu0/pc_reg0/clk_out1
    SLICE_X31Y125        FDRE                                         r  cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49/C
                         clock pessimism             -0.489     2.589    
                         clock uncertainty           -0.067     2.522    
    SLICE_X31Y125        FDRE (Setup_fdre_C_CE)      -0.205     2.317    cpu0/pc_reg0/npc_reg[24]_bret_bret_bret__49
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                 -2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.644    -0.485    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/Q
                         net (fo=3, routed)           0.124    -0.220    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/DIA0
    SLICE_X12Y111        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/WCLK
    SLICE_X12Y111        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.219    -0.469    
                         clock uncertainty            0.067    -0.401    
    SLICE_X12Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.254    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.643    -0.486    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.221    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIC0
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.259    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu0/mem_ctrl0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.863%)  route 0.136ns (49.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.638    -0.491    cpu0/mem_ctrl0/clk_out1
    SLICE_X33Y116        FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  cpu0/mem_ctrl0/data_out_reg[1]/Q
                         net (fo=10, routed)          0.136    -0.214    cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/D
    SLICE_X30Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.909    -0.259    cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/WCLK
    SLICE_X30Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.218    -0.477    
                         clock uncertainty            0.067    -0.409    
    SLICE_X30Y116        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.265    cpu0/mem_ctrl0/cache0/entry_reg_0_255_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.149%)  route 0.119ns (45.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.644    -0.485    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/Q
                         net (fo=3, routed)           0.119    -0.224    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA1
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.283    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.643    -0.486    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/Q
                         net (fo=3, routed)           0.125    -0.220    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIB1
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.279    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.953%)  route 0.125ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.643    -0.486    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/Q
                         net (fo=3, routed)           0.125    -0.220    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIC1
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X12Y112        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X12Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.289    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.128%)  route 0.179ns (55.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X13Y109        FDRE                                         r  hci0/q_io_in_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[6]/Q
                         net (fo=32, routed)          0.179    -0.164    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/D
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/CLK
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.067    -0.379    
    SLICE_X10Y109        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.235    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.061%)  route 0.186ns (56.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X16Y107        FDRE                                         r  hci0/q_io_in_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[5]/Q
                         net (fo=16, routed)          0.186    -0.156    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/DIC
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.067    -0.379    
    SLICE_X14Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.235    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.342%)  route 0.192ns (57.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X13Y109        FDRE                                         r  hci0/q_io_in_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[7]/Q
                         net (fo=32, routed)          0.192    -0.151    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/D
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X10Y109        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.067    -0.379    
    SLICE_X10Y109        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.233    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.131%)  route 0.194ns (57.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.645    -0.484    hci0/clk_out1
    SLICE_X16Y107        FDRE                                         r  hci0/q_io_in_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  hci0/q_io_in_wr_data_reg[3]/Q
                         net (fo=16, routed)          0.194    -0.149    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/DIA
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y106        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.067    -0.379    
    SLICE_X14Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.232    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.456ns (11.612%)  route 3.471ns (88.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.727    -2.292    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.456    -1.836 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          3.471     1.635    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X4Y105         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.682     3.169    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X4Y105         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.418     2.750    
                         clock uncertainty           -0.067     2.683    
    SLICE_X4Y105         FDCE (Recov_fdce_C_CLR)     -0.405     2.278    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.278    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.456ns (12.022%)  route 3.337ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.727    -2.292    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.456    -1.836 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          3.337     1.502    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X4Y104         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.682     3.169    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X4Y104         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.418     2.750    
                         clock uncertainty           -0.067     2.683    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405     2.278    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.278    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.456ns (12.022%)  route 3.337ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.727    -2.292    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.456    -1.836 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          3.337     1.502    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X4Y104         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.682     3.169    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X4Y104         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.418     2.750    
                         clock uncertainty           -0.067     2.683    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405     2.278    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.278    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.361    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.956    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.361    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.956    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.361    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.956    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.361    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.956    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.456ns (13.659%)  route 2.882ns (86.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 3.100 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.882     1.054    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X26Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.613     3.100    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X26Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.418     2.681    
                         clock uncertainty           -0.067     2.614    
    SLICE_X26Y101        FDCE (Recov_fdce_C_CLR)     -0.405     2.209    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          2.209    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.456ns (13.659%)  route 2.882ns (86.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 3.100 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.882     1.054    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X26Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.613     3.100    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X26Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.418     2.681    
                         clock uncertainty           -0.067     2.614    
    SLICE_X26Y101        FDCE (Recov_fdce_C_CLR)     -0.405     2.209    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          2.209    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.456ns (13.677%)  route 2.878ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 3.100 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.878     1.050    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X27Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.613     3.100    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X27Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.418     2.681    
                         clock uncertainty           -0.067     2.614    
    SLICE_X27Y101        FDCE (Recov_fdce_C_CLR)     -0.405     2.209    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          2.209    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  1.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.219    -0.471    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.219    -0.471    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.219    -0.471    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.219    -0.471    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.561    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.561    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.561    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.561    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.620     0.270    hci0/uart_blk/rst_repN_9_alias
    SLICE_X11Y109        FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/uart_blk/clk_out1
    SLICE_X11Y109        FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X11Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.026%)  route 0.739ns (83.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.739     0.388    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X5Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X5Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.199    -0.421    
    SLICE_X5Y110         FDCE (Remov_fdce_C_CLR)     -0.092    -0.513    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.901    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.456ns (11.612%)  route 3.471ns (88.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.727    -2.292    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.456    -1.836 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          3.471     1.635    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X4Y105         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.682     3.169    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X4Y105         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.418     2.750    
                         clock uncertainty           -0.067     2.683    
    SLICE_X4Y105         FDCE (Recov_fdce_C_CLR)     -0.405     2.278    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.278    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.456ns (12.022%)  route 3.337ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.727    -2.292    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.456    -1.836 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          3.337     1.502    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X4Y104         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.682     3.169    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X4Y104         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.418     2.750    
                         clock uncertainty           -0.067     2.683    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405     2.278    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.278    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.456ns (12.022%)  route 3.337ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.727    -2.292    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.456    -1.836 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          3.337     1.502    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X4Y104         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.682     3.169    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X4Y104         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.418     2.750    
                         clock uncertainty           -0.067     2.683    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405     2.278    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.278    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.361    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.956    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.361    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.956    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.361    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.956    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.361    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.956    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.456ns (13.659%)  route 2.882ns (86.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 3.100 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.882     1.054    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X26Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.613     3.100    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X26Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.418     2.681    
                         clock uncertainty           -0.067     2.614    
    SLICE_X26Y101        FDCE (Recov_fdce_C_CLR)     -0.405     2.209    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          2.209    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.456ns (13.659%)  route 2.882ns (86.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 3.100 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.882     1.054    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X26Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.613     3.100    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X26Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.418     2.681    
                         clock uncertainty           -0.067     2.614    
    SLICE_X26Y101        FDCE (Recov_fdce_C_CLR)     -0.405     2.209    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          2.209    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.456ns (13.677%)  route 2.878ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 3.100 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.878     1.050    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X27Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.613     3.100    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X27Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.418     2.681    
                         clock uncertainty           -0.067     2.614    
    SLICE_X27Y101        FDCE (Recov_fdce_C_CLR)     -0.405     2.209    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          2.209    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  1.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.219    -0.469    
                         clock uncertainty            0.067    -0.401    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.219    -0.469    
                         clock uncertainty            0.067    -0.401    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.219    -0.469    
                         clock uncertainty            0.067    -0.401    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.219    -0.469    
                         clock uncertainty            0.067    -0.401    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.620     0.270    hci0/uart_blk/rst_repN_9_alias
    SLICE_X11Y109        FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/uart_blk/clk_out1
    SLICE_X11Y109        FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.067    -0.379    
    SLICE_X11Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.026%)  route 0.739ns (83.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.739     0.388    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X5Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X5Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.199    -0.421    
                         clock uncertainty            0.067    -0.353    
    SLICE_X5Y110         FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.833    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.456ns (11.612%)  route 3.471ns (88.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.727    -2.292    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.456    -1.836 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          3.471     1.635    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X4Y105         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.682     3.169    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X4Y105         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.418     2.750    
                         clock uncertainty           -0.067     2.683    
    SLICE_X4Y105         FDCE (Recov_fdce_C_CLR)     -0.405     2.278    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.278    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.456ns (12.022%)  route 3.337ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.727    -2.292    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.456    -1.836 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          3.337     1.502    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X4Y104         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.682     3.169    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X4Y104         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.418     2.750    
                         clock uncertainty           -0.067     2.683    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405     2.278    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.278    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.456ns (12.022%)  route 3.337ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.727    -2.292    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.456    -1.836 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          3.337     1.502    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X4Y104         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.682     3.169    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X4Y104         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.418     2.750    
                         clock uncertainty           -0.067     2.683    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405     2.278    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.278    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.361    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.956    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.361    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.956    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.361    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.956    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.361    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.956    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          1.956    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.456ns (13.659%)  route 2.882ns (86.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 3.100 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.882     1.054    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X26Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.613     3.100    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X26Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.418     2.681    
                         clock uncertainty           -0.067     2.614    
    SLICE_X26Y101        FDCE (Recov_fdce_C_CLR)     -0.405     2.209    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          2.209    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.456ns (13.659%)  route 2.882ns (86.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 3.100 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.882     1.054    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X26Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.613     3.100    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X26Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.418     2.681    
                         clock uncertainty           -0.067     2.614    
    SLICE_X26Y101        FDCE (Recov_fdce_C_CLR)     -0.405     2.209    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          2.209    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.456ns (13.677%)  route 2.878ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 3.100 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.878     1.050    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X27Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.613     3.100    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X27Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.418     2.681    
                         clock uncertainty           -0.067     2.614    
    SLICE_X27Y101        FDCE (Recov_fdce_C_CLR)     -0.405     2.209    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          2.209    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  1.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.219    -0.471    
                         clock uncertainty            0.067    -0.403    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.219    -0.469    
                         clock uncertainty            0.067    -0.401    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.219    -0.469    
                         clock uncertainty            0.067    -0.401    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.219    -0.469    
                         clock uncertainty            0.067    -0.401    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.219    -0.469    
                         clock uncertainty            0.067    -0.401    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.620     0.270    hci0/uart_blk/rst_repN_9_alias
    SLICE_X11Y109        FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/uart_blk/clk_out1
    SLICE_X11Y109        FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.067    -0.379    
    SLICE_X11Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.026%)  route 0.739ns (83.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.739     0.388    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X5Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X5Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.199    -0.421    
                         clock uncertainty            0.067    -0.353    
    SLICE_X5Y110         FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.833    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.456ns (11.612%)  route 3.471ns (88.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.727    -2.292    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.456    -1.836 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          3.471     1.635    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X4Y105         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.682     3.169    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X4Y105         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.418     2.750    
                         clock uncertainty           -0.067     2.684    
    SLICE_X4Y105         FDCE (Recov_fdce_C_CLR)     -0.405     2.279    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.456ns (12.022%)  route 3.337ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.727    -2.292    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.456    -1.836 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          3.337     1.502    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X4Y104         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.682     3.169    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X4Y104         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.418     2.750    
                         clock uncertainty           -0.067     2.684    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405     2.279    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.456ns (12.022%)  route 3.337ns (87.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.727    -2.292    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.456    -1.836 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          3.337     1.502    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X4Y104         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.682     3.169    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X4Y104         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.418     2.750    
                         clock uncertainty           -0.067     2.684    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405     2.279    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.362    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.957    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.362    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.957    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.362    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.957    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.456ns (14.001%)  route 2.801ns (85.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 2.927 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.801     0.972    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.441     2.927    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.498     2.429    
                         clock uncertainty           -0.067     2.362    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.957    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.456ns (13.659%)  route 2.882ns (86.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 3.100 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.882     1.054    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X26Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.613     3.100    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X26Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.418     2.681    
                         clock uncertainty           -0.067     2.615    
    SLICE_X26Y101        FDCE (Recov_fdce_C_CLR)     -0.405     2.210    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          2.210    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.456ns (13.659%)  route 2.882ns (86.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 3.100 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.882     1.054    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X26Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.613     3.100    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X26Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.418     2.681    
                         clock uncertainty           -0.067     2.615    
    SLICE_X26Y101        FDCE (Recov_fdce_C_CLR)     -0.405     2.210    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          2.210    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 rst_reg_replica_8/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.456ns (13.677%)  route 2.878ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 3.100 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.734    -2.285    clk
    SLICE_X23Y113        FDPE                                         r  rst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDPE (Prop_fdpe_C_Q)         0.456    -1.829 f  rst_reg_replica_8/Q
                         net (fo=165, routed)         2.878     1.050    hci0/uart_blk/uart_tx_blk/rst_repN_8_alias
    SLICE_X27Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        1.613     3.100    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X27Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.418     2.681    
                         clock uncertainty           -0.067     2.615    
    SLICE_X27Y101        FDCE (Recov_fdce_C_CLR)     -0.405     2.210    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          2.210    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  1.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.219    -0.471    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.219    -0.471    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.219    -0.471    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.305%)  route 0.282ns (66.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.282    -0.069    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.916    -0.252    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.219    -0.471    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.561    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.561    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.561    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.946%)  route 0.346ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.346    -0.005    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X15Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.918    -0.250    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X15Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.561    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.620     0.270    hci0/uart_blk/rst_repN_9_alias
    SLICE_X11Y109        FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.920    -0.248    hci0/uart_blk/clk_out1
    SLICE_X11Y109        FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X11Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.026%)  route 0.739ns (83.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.637    -0.492    clk
    SLICE_X15Y120        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 f  rst_reg_replica_9/Q
                         net (fo=65, routed)          0.739     0.388    hci0/uart_blk/uart_rx_blk/rst_repN_9_alias
    SLICE_X5Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3632, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X5Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.199    -0.421    
    SLICE_X5Y110         FDCE (Remov_fdce_C_CLR)     -0.092    -0.513    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.901    





