<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="ber_test" device="LCMXO2-2000HC-6TG100C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="machx02_top"/>
        <Source name="../src/async_fifo.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/calc_ber.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/ddrx4.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/dec_8b10b.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/deserializer.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/ft601.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/machxo2_top_tb.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="../src/machxo2_top.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="machx02_top"/>
        </Source>
        <Source name="../src/prng_recv.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/rx_sync.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../src/machxo2.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="ber_test1.sty"/>
</BaliProject>
