// Seed: 302583064
module module_0 (
    input supply0 id_0,
    input tri1 id_1
);
  wire id_3;
  wire id_4;
  assign module_1.id_20 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply1 access,
    input uwire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri id_10,
    input supply0 id_11,
    input uwire id_12,
    id_27,
    input tri id_13,
    input tri1 id_14,
    output uwire id_15,
    output tri1 id_16,
    output wire id_17#(.id_28(-1)),
    output uwire module_1,
    output tri0 id_19,
    output wand id_20,
    input uwire id_21,
    input supply1 id_22,
    input tri1 id_23,
    input wor id_24,
    input wand id_25
);
  wire id_29, id_30;
  wire id_31 = id_27, id_32, id_33, id_34;
  wire id_35;
  module_0 modCall_1 (
      id_4,
      id_24
  );
endmodule
