$date
	Wed Aug 28 03:35:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ffjk_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module jk0 $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qn $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#1000
1#
#2000
0#
#3000
1#
#4000
0#
#5000
1!
0"
1#
1%
#6000
0#
#7000
1#
#8000
0#
#9000
1#
#10000
0#
0%
1$
#11000
0!
1"
1#
#12000
0#
#13000
1#
#14000
0#
#15000
1!
0"
1#
1%
#16000
0#
#17000
0!
1"
1#
#18000
0#
#19000
1!
0"
1#
#20000
0#
#21000
0!
1"
1#
#22000
0#
#23000
1!
0"
1#
#24000
0#
#25000
0!
1"
1#
#26000
0#
#27000
1!
0"
1#
#28000
0#
#29000
0!
1"
1#
#30000
0#
