{:input (genetic.crossover/dumb-crossover 1332569592 (genetic.mutation/change-constant-value 702835299 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")) (genetic.mutation/change-constant-value 186582993 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_4 , wire1_21, wire2_21, \\wire:missing_edge , \\wire15_:missing_24 , wire17_21);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_4 ;\n  wire \\wire0_:missing_4 ;\n  input \\wire15_:missing_24 ;\n  wire \\wire15_:missing_24 ;\n  output wire17_21;\n  wire wire17_21;\n  wire \\wire18_:missing_31 ;\n  wire wire19_24;\n  wire \\wire19_:missing ;\n  output wire1_21;\n  wire wire1_21;\n  wire wire20_29;\n  wire \\wire20_:missing ;\n  wire wire22_26_32;\n  wire \\wire22_:missing ;\n  wire \\wire23_:missing ;\n  wire wire28_32;\n  wire wire29_21;\n  output wire2_21;\n  wire wire2_21;\n  wire wire31;\n  wire wire3_21;\n  wire \\wire3_:missing ;\n  wire \\wire6_:missing_11 ;\n  wire wire9_23;\n  wire \\wire9_23_24_:missing ;\n  wire wire9_27;\n  wire wire9_5;\n  wire wire9_7;\n  wire \\wire9_8_:missing_12 ;\n  wire \\wire9_:missing_10_11 ;\n  wire \\wire9_:missing_30 ;\n  wire \\wire9_:missing_4 ;\n  wire \\wire:missing_25_11 ;\n  wire \\wire:missing_25_27 ;\n  wire \\wire:missing_26_7 ;\n  wire \\wire:missing_5_14 ;\n  wire \\wire:missing_7_13 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire3_:missing  = 2'h1 >> wire3_21;\n  assign \\wire19_:missing  = 2'h1 >> wire19_24;\n  assign \\wire20_:missing  = 2'h1 >> wire20_29;\n  assign wire1_21 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire22_:missing  = 2'h1 >> wire22_26_32;\n  assign \\wire23_:missing  = 4'h6 >> { \\wire9_23_24_:missing , wire9_23 };\n  assign wire19_24 = 4'h8 >> { \\wire9_23_24_:missing , \\wire15_:missing_24  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_25_27 , \\wire:missing_25_11  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire0_:missing_4 , \\wire9_:missing_4  };\n  assign wire22_26_32 = 4'h8 >> { \\wire:missing_26_7 , \\wire:missing_edge  };\n  assign \\wire:missing_5_14  = 4'h8 >> { wire9_5, wire9_5 };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , \\wire6_:missing_11  };\n  assign \\wire:missing_7_13  = 4'h8 >> { \\wire:missing_edge , wire9_7 };\n  assign \\wire18_:missing_31  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire28_32 = wire22_26_32;\n  assign wire31 = \\wire18_:missing_31 ;\n  assign \\wire:missing_edge  = \\wire9_:missing_30 ;\n  assign wire20_29 = wire29_21;\n  assign \\wire:missing_edge  = wire28_32;\n  assign \\wire:missing_25_27  = wire9_27;\n  assign \\wire:missing_edge  = \\wire:missing_5_14 ;\n  assign \\wire:missing_edge  = \\wire:missing_7_13 ;\n  assign \\wire:missing_edge  = \\wire9_8_:missing_12 ;\n  assign \\wire6_:missing_11  = \\wire9_:missing_10_11 ;\n  assign \\wire:missing_edge  = \\wire9_:missing_10_11 ;\n  assign \\wire9_:missing_4  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire9_8_:missing_12 ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:3.1-73.10\" *)\nmodule postsynth(\\wire0_:missing_4 , wire1_21, wire2_21, \\wire:missing_edge , \\wire15_:missing_24 , wire17_21);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:5.9-5.26\" *)\n  input \\wire0_:missing_4 ;\n  wire \\wire0_:missing_4 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:7.9-7.28\" *)\n  input \\wire15_:missing_24 ;\n  wire \\wire15_:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:9.10-9.19\" *)\n  output wire17_21;\n  wire wire17_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:11.8-11.27\" *)\n  wire \\wire18_:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:14.10-14.18\" *)\n  output wire1_21;\n  wire wire1_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:18.8-18.20\" *)\n  wire wire22_26_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:21.8-21.17\" *)\n  wire wire28_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:23.10-23.18\" *)\n  output wire2_21;\n  wire wire2_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:25.8-25.14\" *)\n  wire wire31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:28.8-28.26\" *)\n  wire \\wire6_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:31.8-31.16\" *)\n  wire wire9_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:32.8-32.15\" *)\n  wire wire9_5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:33.8-33.15\" *)\n  wire wire9_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:34.8-34.28\" *)\n  wire \\wire9_8_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:35.8-35.29\" *)\n  wire \\wire9_:missing_10_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:36.8-36.26\" *)\n  wire \\wire9_:missing_30 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:37.8-37.25\" *)\n  wire \\wire9_:missing_4 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:38.8-38.27\" *)\n  wire \\wire:missing_25_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:39.8-39.27\" *)\n  wire \\wire:missing_25_27 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:40.8-40.26\" *)\n  wire \\wire:missing_26_7 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:41.8-41.26\" *)\n  wire \\wire:missing_5_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:42.8-42.26\" *)\n  wire \\wire:missing_7_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/421EFCD0.v:43.10-43.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire17_21 = 1'hx;\n  assign \\wire18_:missing_31  = 1'h0;\n  assign wire1_21 = 1'hx;\n  assign wire22_26_32 = 1'hx;\n  assign wire28_32 = 1'hx;\n  assign wire2_21 = 1'hx;\n  assign wire31 = 1'h0;\n  assign \\wire6_:missing_11  = 1'hx;\n  assign wire9_27 = 1'hx;\n  assign wire9_5 = 1'hx;\n  assign wire9_7 = 1'hx;\n  assign \\wire9_8_:missing_12  = 1'hx;\n  assign \\wire9_:missing_10_11  = 1'hx;\n  assign \\wire9_:missing_30  = 1'hx;\n  assign \\wire9_:missing_4  = 1'hx;\n  assign \\wire:missing_25_11  = 1'hx;\n  assign \\wire:missing_25_27  = 1'hx;\n  assign \\wire:missing_26_7  = 1'hx;\n  assign \\wire:missing_5_14  = 1'hx;\n  assign \\wire:missing_7_13  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 16, :out "SBY  1:33:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m/src/top.v'.\nSBY  1:33:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] Copy '/tmp/fuzzmount2DDF5D8C/421EFCD0.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m/src/421EFCD0.v'.\nSBY  1:33:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] Copy '/tmp/fuzzmount2DDF5D8C/421EFCD0.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m/src/421EFCD0.post.v'.\nSBY  1:33:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] engine_0: abc pdr\nSBY  1:33:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:52$37 ($shr)\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:53$38 ($shr)\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:54$39 ($shr)\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:55$40 ($shr)\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:56$41 ($shr)\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:57$42 ($shr)\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: Warning: Wire presynth.\\wire2_21 is used but has no driver.\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: Warning: Wire presynth.\\wire17_21 is used but has no driver.\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: Warning: Wire presynth.\\wire9_7 is used but has no driver.\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: Warning: Wire presynth.\\wire9_5 is used but has no driver.\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: Warning: Wire presynth.\\wire:missing_26_7 is used but has no driver.\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: Warning: Wire presynth.\\wire:missing_25_27 is used but has no driver.\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: Warning: Wire presynth.\\wire:missing_25_11 is used but has no driver.\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: Warning: found logic loop in module presynth:\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:53$38 ($shr)\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: wire \\wire:missing_edge\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: Warning: found logic loop in module presynth:\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:54$39 ($shr)\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: wire \\wire:missing_edge\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: Warning: found logic loop in module presynth:\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:56$41 ($shr)\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: wire \\wire:missing_edge\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: Warning: found logic loop in module presynth:\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:57$42 ($shr)\nSBY  1:33:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: wire \\wire:missing_edge\nSBY  1:33:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] base: finished (returncode=0)\nSBY  1:33:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:52$37 ($shr)\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:53$38 ($shr)\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:54$39 ($shr)\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:55$40 ($shr)\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:56$41 ($shr)\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:57$42 ($shr)\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: Warning: Wire presynth.\\wire2_21 is used but has no driver.\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: Warning: Wire presynth.\\wire17_21 is used but has no driver.\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: Warning: Wire presynth.\\wire9_7 is used but has no driver.\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: Warning: Wire presynth.\\wire9_5 is used but has no driver.\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: Warning: Wire presynth.\\wire:missing_26_7 is used but has no driver.\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: Warning: Wire presynth.\\wire:missing_25_27 is used but has no driver.\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: Warning: Wire presynth.\\wire:missing_25_11 is used but has no driver.\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: Warning: found logic loop in module presynth:\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:53$38 ($shr)\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: wire \\wire:missing_edge\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: Warning: found logic loop in module presynth:\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:54$39 ($shr)\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: wire \\wire:missing_edge\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: Warning: found logic loop in module presynth:\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:56$41 ($shr)\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: wire \\wire:missing_edge\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: Warning: found logic loop in module presynth:\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/421EFCD0.v:57$42 ($shr)\nSBY  1:33:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: wire \\wire:missing_edge\nSBY  1:33:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: bash: line 1: 82771 Segmentation fault: 11  /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\nSBY  1:33:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: finished (returncode=139)\nSBY  1:33:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] aig: task failed. ERROR.\nSBY  1:33:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  1:33:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  1:33:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m'.\nSBY  1:33:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp89_h941m] DONE (ERROR, rc=16)\n", :err ""}}}