Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 15 21:28:22 2023
| Host         : DESKTOP-Q2AP9EN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./Tutorial_Created_Data/bft_output/post_route_timing_summary.rpt
| Design       : bft
| Device       : 7k70t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.472        0.000                      0                 8325        0.084        0.000                      0                 8325        2.100        0.000                       0                  1436  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
bftClk  {0.000 2.500}        5.000           200.000         
wbClk   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bftClk              1.472        0.000                      0                 6729        0.101        0.000                      0                 6729        2.100        0.000                       0                   731  
wbClk               6.203        0.000                      0                 1595        0.108        0.000                      0                 1595        4.600        0.000                       0                   705  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
wbClk         bftClk              1.580        0.000                      0                  336        0.160        0.000                      0                  336  
bftClk        wbClk               2.025        0.000                      0                   17        0.084        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        1.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[5].ct/xOutReg_reg/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.800ns (54.438%)  route 1.507ns (45.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 8.860 - 5.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.426     4.169    ingressLoop[5].ingressFifo/buffer_fifo/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     5.969 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.507     7.475    arnd1/transformLoop[5].ct/xOutStepReg_reg_0[15]
    DSP48_X0Y9           DSP48E1                                      r  arnd1/transformLoop[5].ct/xOutReg_reg/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.316     8.860    arnd1/transformLoop[5].ct/wr_clk
    DSP48_X0Y9           DSP48E1                                      r  arnd1/transformLoop[5].ct/xOutReg_reg/CLK
                         clock pessimism              0.287     9.147    
                         clock uncertainty           -0.035     9.112    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -0.164     8.948    arnd1/transformLoop[5].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  1.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.107ns (34.762%)  route 0.201ns (65.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.551     1.531    ingressLoop[1].ingressFifo/buffer_fifo/wr_clk
    SLICE_X10Y55         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDCE (Prop_fdce_C_Q)         0.107     1.638 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.201     1.839    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr[6]
    RAMB36_X0Y11         RAMB36E1                                     r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.781     2.078    ingressLoop[1].ingressFifo/buffer_fifo/wr_clk
    RAMB36_X0Y11         RAMB36E1                                     r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism             -0.485     1.593    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.145     1.738    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bftClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bftClk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X0Y26   arnd1/transformLoop[0].ct/xOutReg_reg/CLK
Low Pulse Width   Slow    FDPE/C       n/a            0.400         2.500       2.100      SLICE_X40Y18  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X12Y46  validForEgressFifo_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        6.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.886ns (50.685%)  route 1.835ns (49.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.416     4.174    egressLoop[3].egressFifo/buffer_fifo/rd_clk
    RAMB36_X1Y5          RAMB36E1                                     r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      1.800     5.974 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[28]
                         net (fo=1, routed)           1.045     7.019    egressLoop[3].egressFifo/buffer_fifo/demux[3][28]
    SLICE_X24Y18         LUT6 (Prop_lut6_I0_O)        0.043     7.062 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[28]_i_2/O
                         net (fo=1, routed)           0.790     7.852    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[28]_i_2_n_0
    SLICE_X25Y26         LUT6 (Prop_lut6_I0_O)        0.043     7.895 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[28]_i_1/O
                         net (fo=1, routed)           0.000     7.895    egressLoop[3].egressFifo_n_4
    SLICE_X25Y26         FDRE                                         r  wbOutputData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.253    13.812    wbClk_IBUF_BUFG
    SLICE_X25Y26         FDRE                                         r  wbOutputData_reg[28]/C
                         clock pessimism              0.287    14.099    
                         clock uncertainty           -0.035    14.064    
    SLICE_X25Y26         FDRE (Setup_fdre_C_D)        0.034    14.098    wbOutputData_reg[28]
  -------------------------------------------------------------------
                         required time                         14.098    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  6.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.583     1.578    egressLoop[0].egressFifo/buffer_fifo/rd_clk
    SLICE_X37Y17         FDPE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDPE (Prop_fdpe_C_Q)         0.100     1.678 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[1]/Q
                         net (fo=1, routed)           0.055     1.733    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_rd_addr[1]
    SLICE_X37Y17         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.802     2.114    egressLoop[0].egressFifo/buffer_fifo/rd_clk
    SLICE_X37Y17         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/C
                         clock pessimism             -0.536     1.578    
    SLICE_X37Y17         FDCE (Hold_fdce_C_D)         0.047     1.625    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wbClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wbClk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y3   egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X18Y53  FSM_sequential_loadState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X18Y53  FSM_sequential_loadState_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        1.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.277ns (11.218%)  route 2.192ns (88.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.672ns = ( 8.672 - 5.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.665    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.758 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.407     4.165    wbClk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.223     4.388 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          1.642     6.031    ingressLoop[3].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X23Y57         LUT3 (Prop_lut3_I2_O)        0.054     6.085 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2/O
                         net (fo=1, routed)           0.550     6.635    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2_n_0
    RAMB36_X1Y11         RAMB36E1                                     r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.787     7.461    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.544 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.128     8.672    ingressLoop[3].ingressFifo/buffer_fifo/wr_clk
    RAMB36_X1Y11         RAMB36E1                                     r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism              0.000     8.672    
                         clock uncertainty           -0.035     8.637    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.422     8.215    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  1.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[5].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.268ns (33.248%)  route 0.538ns (66.752%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.969    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.995 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.595     1.590    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    SLICE_X25Y11         FDCE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDCE (Prop_fdce_C_Q)         0.091     1.681 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.281     1.962    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr[6]
    SLICE_X23Y12         LUT6 (Prop_lut6_I1_O)        0.064     2.026 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__12/O
                         net (fo=1, routed)           0.000     2.026    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__12_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.111 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.257     2.368    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X22Y12         LUT4 (Prop_lut4_I0_O)        0.028     2.396 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.full_reg_i_1__12/O
                         net (fo=1, routed)           0.000     2.396    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X22Y12         FDCE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.267    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.297 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.817     2.114    egressLoop[5].egressFifo/buffer_fifo/wr_clk
    SLICE_X22Y12         FDCE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000     2.114    
                         clock uncertainty            0.035     2.150    
    SLICE_X22Y12         FDCE (Hold_fdce_C_D)         0.087     2.237    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        2.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        2.655ns  (logic 0.586ns (22.067%)  route 2.069ns (77.933%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.660ns = ( 13.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns = ( 8.978 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.901     7.650    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.743 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.235     8.978    ingressLoop[1].ingressFifo/buffer_fifo/wr_clk
    SLICE_X10Y55         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDCE (Prop_fdce_C_Q)         0.236     9.214 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/Q
                         net (fo=3, routed)           1.091    10.306    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr[8]
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.124    10.430 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__0/O
                         net (fo=1, routed)           0.000    10.430    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__0_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    10.613 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.978    11.591    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X9Y56          LUT4 (Prop_lut4_I2_O)        0.043    11.634 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1/O
                         net (fo=1, routed)           0.000    11.634    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X9Y56          FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           1.787    12.476    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.559 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.101    13.660    ingressLoop[1].ingressFifo/buffer_fifo/rd_clk
    SLICE_X9Y56          FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism              0.000    13.660    
                         clock uncertainty           -0.035    13.625    
    SLICE_X9Y56          FDCE (Setup_fdce_C_D)        0.034    13.659    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                         -11.634    
  -------------------------------------------------------------------
                         slack                                  2.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            error_reg/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.128ns (17.558%)  route 0.601ns (82.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.954    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.980 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.589     1.569    egressLoop[1].egressFifo/buffer_fifo/wr_clk
    SLICE_X25Y19         FDCE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDCE (Prop_fdce_C_Q)         0.100     1.669 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/Q
                         net (fo=4, routed)           0.601     2.270    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg
    SLICE_X26Y19         LUT5 (Prop_lut5_I0_O)        0.028     2.298 r  egressLoop[1].egressFifo/buffer_fifo/error_i_1/O
                         net (fo=1, routed)           0.000     2.298    egressLoop[1].egressFifo_n_0
    SLICE_X26Y19         FDRE                                         r  error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.282    wbClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.312 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.807     2.119    wbClk_IBUF_BUFG
    SLICE_X26Y19         FDRE                                         r  error_reg/C
                         clock pessimism              0.000     2.119    
                         clock uncertainty            0.035     2.155    
    SLICE_X26Y19         FDRE (Hold_fdre_C_D)         0.060     2.215    error_reg
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.084    





