# SPDX-FileCopyrightText: 2025 Hugh Walsh
#
# SPDX-License-Identifier: MIT

# This file: src/abe/rad/rad_async_fifo/__init__.py

"""RAD asynchronous FIFO module.

This package contains the RTL implementation, formal verification, and
design verification testbench for the rad_async_fifo (asynchronous FIFO)
design.

Subpackages:
- rtl: RTL implementation (SystemVerilog)
- formal: Formal verification properties and tests
- dv: Design verification testbench (cocotb/pyuvm)
"""
