|MC10
RST => reset.DATAIN
Clk => Clk.IN1
TAPE_IN => TAPE_S.DATAIN
button[0] => button_s[0].DATAIN
button[1] => button_s[1].DATAIN
button[2] => button_s[2].DATAIN
button[3] => button_s[3].DATAIN
TAPE_OUT <= MC6803_gen2:CPU0.PORT_B_OUT[0]
SEG_SEL[0] <= MULTIPLEXED_HEX_DRIVER:multiHEX.SEG_SEL[0]
SEG_SEL[1] <= MULTIPLEXED_HEX_DRIVER:multiHEX.SEG_SEL[1]
SEG_SEL[2] <= MULTIPLEXED_HEX_DRIVER:multiHEX.SEG_SEL[2]
SEG_SEL[3] <= MULTIPLEXED_HEX_DRIVER:multiHEX.SEG_SEL[3]
LED[0] <= <VCC>
LED[1] <= <VCC>
LED[2] <= <VCC>
LED[3] <= TAPE_S.DB_MAX_OUTPUT_PORT_TYPE
HEX_OUT[0] <= MULTIPLEXED_HEX_DRIVER:multiHEX.HEX_OUT[0]
HEX_OUT[1] <= MULTIPLEXED_HEX_DRIVER:multiHEX.HEX_OUT[1]
HEX_OUT[2] <= MULTIPLEXED_HEX_DRIVER:multiHEX.HEX_OUT[2]
HEX_OUT[3] <= MULTIPLEXED_HEX_DRIVER:multiHEX.HEX_OUT[3]
HEX_OUT[4] <= MULTIPLEXED_HEX_DRIVER:multiHEX.HEX_OUT[4]
HEX_OUT[5] <= MULTIPLEXED_HEX_DRIVER:multiHEX.HEX_OUT[5]
HEX_OUT[6] <= MULTIPLEXED_HEX_DRIVER:multiHEX.HEX_OUT[6]
beep <= <VCC>
R <= MC6847_gen3:VDG.R
G <= MC6847_gen3:VDG.G
B <= MC6847_gen3:VDG.B
HSYNC <= MC6847_gen3:VDG.HSYNC
VSYNC <= MC6847_gen3:VDG.VSYNC
audio <= VDG_control[5].DB_MAX_OUTPUT_PORT_TYPE
ps2_clk => ps2_clk_s.DATAIN
ps2_data => ps2_data_s.DATAIN
SDRAM_CLK <= PLL0:PLL_inst.c3
SDRAM_CKE <= SDRAM_controller:SDRAM_inst.SDRAM_CKE
SDRAM_CSn <= SDRAM_controller:SDRAM_inst.SDRAM_CSn
SDRAM_WREn <= SDRAM_controller:SDRAM_inst.SDRAM_WREn
SDRAM_CASn <= SDRAM_controller:SDRAM_inst.SDRAM_CASn
SDRAM_RASn <= SDRAM_controller:SDRAM_inst.SDRAM_RASn
SDRAM_A[0] <= SDRAM_controller:SDRAM_inst.SDRAM_A[0]
SDRAM_A[1] <= SDRAM_controller:SDRAM_inst.SDRAM_A[1]
SDRAM_A[2] <= SDRAM_controller:SDRAM_inst.SDRAM_A[2]
SDRAM_A[3] <= SDRAM_controller:SDRAM_inst.SDRAM_A[3]
SDRAM_A[4] <= SDRAM_controller:SDRAM_inst.SDRAM_A[4]
SDRAM_A[5] <= SDRAM_controller:SDRAM_inst.SDRAM_A[5]
SDRAM_A[6] <= SDRAM_controller:SDRAM_inst.SDRAM_A[6]
SDRAM_A[7] <= SDRAM_controller:SDRAM_inst.SDRAM_A[7]
SDRAM_A[8] <= SDRAM_controller:SDRAM_inst.SDRAM_A[8]
SDRAM_A[9] <= SDRAM_controller:SDRAM_inst.SDRAM_A[9]
SDRAM_A[10] <= SDRAM_controller:SDRAM_inst.SDRAM_A[10]
SDRAM_A[11] <= SDRAM_controller:SDRAM_inst.SDRAM_A[11]
SDRAM_BA[0] <= SDRAM_controller:SDRAM_inst.SDRAM_BA[0]
SDRAM_BA[1] <= SDRAM_controller:SDRAM_inst.SDRAM_BA[1]
SDRAM_DQM[0] <= SDRAM_controller:SDRAM_inst.SDRAM_DQM[0]
SDRAM_DQM[1] <= SDRAM_controller:SDRAM_inst.SDRAM_DQM[1]
SDRAM_DQ[0] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_controller:SDRAM_inst.SDRAM_DQ[15]


|MC10|PLL0:PLL_inst
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|MC10|PLL0:PLL_inst|altpll:altpll_component
inclk[0] => PLL0_altpll:auto_generated.inclk[0]
inclk[1] => PLL0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MC10|PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|MC10|ROM:ROM_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|MC10|ROM:ROM_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fq91:auto_generated.address_a[0]
address_a[1] => altsyncram_fq91:auto_generated.address_a[1]
address_a[2] => altsyncram_fq91:auto_generated.address_a[2]
address_a[3] => altsyncram_fq91:auto_generated.address_a[3]
address_a[4] => altsyncram_fq91:auto_generated.address_a[4]
address_a[5] => altsyncram_fq91:auto_generated.address_a[5]
address_a[6] => altsyncram_fq91:auto_generated.address_a[6]
address_a[7] => altsyncram_fq91:auto_generated.address_a[7]
address_a[8] => altsyncram_fq91:auto_generated.address_a[8]
address_a[9] => altsyncram_fq91:auto_generated.address_a[9]
address_a[10] => altsyncram_fq91:auto_generated.address_a[10]
address_a[11] => altsyncram_fq91:auto_generated.address_a[11]
address_a[12] => altsyncram_fq91:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fq91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fq91:auto_generated.q_a[0]
q_a[1] <= altsyncram_fq91:auto_generated.q_a[1]
q_a[2] <= altsyncram_fq91:auto_generated.q_a[2]
q_a[3] <= altsyncram_fq91:auto_generated.q_a[3]
q_a[4] <= altsyncram_fq91:auto_generated.q_a[4]
q_a[5] <= altsyncram_fq91:auto_generated.q_a[5]
q_a[6] <= altsyncram_fq91:auto_generated.q_a[6]
q_a[7] <= altsyncram_fq91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC10|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|MC10|SDRAM_controller:SDRAM_inst
clk => refresh_flag_2.CLK
clk => A_data_out[0]~reg0.CLK
clk => A_data_out[1]~reg0.CLK
clk => A_data_out[2]~reg0.CLK
clk => A_data_out[3]~reg0.CLK
clk => A_data_out[4]~reg0.CLK
clk => A_data_out[5]~reg0.CLK
clk => A_data_out[6]~reg0.CLK
clk => A_data_out[7]~reg0.CLK
clk => A_data_out[8]~reg0.CLK
clk => A_data_out[9]~reg0.CLK
clk => A_data_out[10]~reg0.CLK
clk => A_data_out[11]~reg0.CLK
clk => A_data_out[12]~reg0.CLK
clk => A_data_out[13]~reg0.CLK
clk => A_data_out[14]~reg0.CLK
clk => A_data_out[15]~reg0.CLK
clk => B_address_hold[0].CLK
clk => B_address_hold[1].CLK
clk => B_address_hold[2].CLK
clk => B_address_hold[3].CLK
clk => B_address_hold[4].CLK
clk => B_address_hold[5].CLK
clk => B_address_hold[6].CLK
clk => B_address_hold[7].CLK
clk => B_data_out[0]~reg0.CLK
clk => B_data_out[1]~reg0.CLK
clk => B_data_out[2]~reg0.CLK
clk => B_data_out[3]~reg0.CLK
clk => B_data_out[4]~reg0.CLK
clk => B_data_out[5]~reg0.CLK
clk => B_data_out[6]~reg0.CLK
clk => B_data_out[7]~reg0.CLK
clk => B_data_out[8]~reg0.CLK
clk => B_data_out[9]~reg0.CLK
clk => B_data_out[10]~reg0.CLK
clk => B_data_out[11]~reg0.CLK
clk => B_data_out[12]~reg0.CLK
clk => B_data_out[13]~reg0.CLK
clk => B_data_out[14]~reg0.CLK
clk => B_data_out[15]~reg0.CLK
clk => BA_hold[0].CLK
clk => BA_hold[1].CLK
clk => A_data_hold[0].CLK
clk => A_data_hold[1].CLK
clk => A_data_hold[2].CLK
clk => A_data_hold[3].CLK
clk => A_data_hold[4].CLK
clk => A_data_hold[5].CLK
clk => A_data_hold[6].CLK
clk => A_data_hold[7].CLK
clk => A_data_hold[8].CLK
clk => A_data_hold[9].CLK
clk => A_data_hold[10].CLK
clk => A_data_hold[11].CLK
clk => A_data_hold[12].CLK
clk => A_data_hold[13].CLK
clk => A_data_hold[14].CLK
clk => A_data_hold[15].CLK
clk => A_address_hold[0].CLK
clk => A_address_hold[1].CLK
clk => A_address_hold[2].CLK
clk => A_address_hold[3].CLK
clk => A_address_hold[4].CLK
clk => A_address_hold[5].CLK
clk => A_address_hold[6].CLK
clk => A_address_hold[7].CLK
clk => SDRAM_BA[0]~reg0.CLK
clk => SDRAM_BA[1]~reg0.CLK
clk => SDRAM_A[0]~reg0.CLK
clk => SDRAM_A[1]~reg0.CLK
clk => SDRAM_A[2]~reg0.CLK
clk => SDRAM_A[3]~reg0.CLK
clk => SDRAM_A[4]~reg0.CLK
clk => SDRAM_A[5]~reg0.CLK
clk => SDRAM_A[6]~reg0.CLK
clk => SDRAM_A[7]~reg0.CLK
clk => SDRAM_A[8]~reg0.CLK
clk => SDRAM_A[9]~reg0.CLK
clk => SDRAM_A[10]~reg0.CLK
clk => SDRAM_A[11]~reg0.CLK
clk => SDRAM_CMD[0].CLK
clk => SDRAM_CMD[1].CLK
clk => SDRAM_CMD[2].CLK
clk => SDRAM_DQM[0]~reg0.CLK
clk => SDRAM_DQM[1]~reg0.CLK
clk => refresh_flag.CLK
clk => prev_HSYNC.CLK
clk => gate_out.CLK
clk => state~1.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => gate_out.OUTPUTSELECT
reset => state.S_reset.DATAIN
reset => A_data_out[10]~reg0.ENA
reset => A_data_out[9]~reg0.ENA
reset => A_data_out[8]~reg0.ENA
reset => A_data_out[7]~reg0.ENA
reset => A_data_out[6]~reg0.ENA
reset => A_data_out[5]~reg0.ENA
reset => A_data_out[4]~reg0.ENA
reset => A_data_out[3]~reg0.ENA
reset => A_data_out[2]~reg0.ENA
reset => A_data_out[1]~reg0.ENA
reset => A_data_out[0]~reg0.ENA
reset => refresh_flag_2.ENA
reset => A_data_out[11]~reg0.ENA
reset => A_data_out[12]~reg0.ENA
reset => A_data_out[13]~reg0.ENA
reset => A_data_out[14]~reg0.ENA
reset => A_data_out[15]~reg0.ENA
reset => B_address_hold[0].ENA
reset => B_address_hold[1].ENA
reset => B_address_hold[2].ENA
reset => B_address_hold[3].ENA
reset => B_address_hold[4].ENA
reset => B_address_hold[5].ENA
reset => B_address_hold[6].ENA
reset => B_address_hold[7].ENA
reset => B_data_out[0]~reg0.ENA
reset => B_data_out[1]~reg0.ENA
reset => B_data_out[2]~reg0.ENA
reset => B_data_out[3]~reg0.ENA
reset => B_data_out[4]~reg0.ENA
reset => B_data_out[5]~reg0.ENA
reset => B_data_out[6]~reg0.ENA
reset => B_data_out[7]~reg0.ENA
reset => B_data_out[8]~reg0.ENA
reset => B_data_out[9]~reg0.ENA
reset => B_data_out[10]~reg0.ENA
reset => B_data_out[11]~reg0.ENA
reset => B_data_out[12]~reg0.ENA
reset => B_data_out[13]~reg0.ENA
reset => B_data_out[14]~reg0.ENA
reset => B_data_out[15]~reg0.ENA
reset => BA_hold[0].ENA
reset => BA_hold[1].ENA
reset => A_data_hold[0].ENA
reset => A_data_hold[1].ENA
reset => A_data_hold[2].ENA
reset => A_data_hold[3].ENA
reset => A_data_hold[4].ENA
reset => A_data_hold[5].ENA
reset => A_data_hold[6].ENA
reset => A_data_hold[7].ENA
reset => A_data_hold[8].ENA
reset => A_data_hold[9].ENA
reset => A_data_hold[10].ENA
reset => A_data_hold[11].ENA
reset => A_data_hold[12].ENA
reset => A_data_hold[13].ENA
reset => A_data_hold[14].ENA
reset => A_data_hold[15].ENA
reset => A_address_hold[0].ENA
reset => A_address_hold[1].ENA
reset => A_address_hold[2].ENA
reset => A_address_hold[3].ENA
reset => A_address_hold[4].ENA
reset => A_address_hold[5].ENA
reset => A_address_hold[6].ENA
reset => A_address_hold[7].ENA
reset => SDRAM_BA[0]~reg0.ENA
reset => SDRAM_BA[1]~reg0.ENA
reset => SDRAM_A[0]~reg0.ENA
reset => SDRAM_A[1]~reg0.ENA
reset => SDRAM_A[2]~reg0.ENA
reset => SDRAM_A[3]~reg0.ENA
reset => SDRAM_A[4]~reg0.ENA
reset => SDRAM_A[5]~reg0.ENA
reset => SDRAM_A[6]~reg0.ENA
reset => SDRAM_A[7]~reg0.ENA
reset => SDRAM_A[8]~reg0.ENA
reset => SDRAM_A[9]~reg0.ENA
reset => SDRAM_A[10]~reg0.ENA
reset => SDRAM_A[11]~reg0.ENA
reset => SDRAM_CMD[0].ENA
reset => SDRAM_CMD[1].ENA
reset => SDRAM_CMD[2].ENA
reset => SDRAM_DQM[0]~reg0.ENA
reset => SDRAM_DQM[1]~reg0.ENA
reset => refresh_flag.ENA
reset => prev_HSYNC.ENA
HSYNC => always0.IN1
HSYNC => prev_HSYNC.DATAIN
A_address[0] => A_address_hold.DATAB
A_address[1] => A_address_hold.DATAB
A_address[2] => A_address_hold.DATAB
A_address[3] => A_address_hold.DATAB
A_address[4] => A_address_hold.DATAB
A_address[5] => A_address_hold.DATAB
A_address[6] => A_address_hold.DATAB
A_address[7] => A_address_hold.DATAB
A_address[8] => Selector13.IN2
A_address[9] => Selector12.IN2
A_address[10] => Selector11.IN2
A_address[11] => Selector10.IN2
A_address[12] => Selector9.IN2
A_address[13] => Selector8.IN2
A_address[14] => Selector7.IN2
A_address[15] => Selector6.IN2
A_address[16] => Selector5.IN3
A_address[17] => Selector4.IN3
A_address[18] => Selector3.IN4
A_address[19] => Selector2.IN3
A_address[20] => Selector15.IN3
A_address[20] => Selector17.IN1
A_address[21] => Selector14.IN3
A_address[21] => Selector16.IN1
A_write => gate_out.DATAB
A_write => Selector0.IN2
A_data_out[0] <= A_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[1] <= A_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[2] <= A_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[3] <= A_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[4] <= A_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[5] <= A_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[6] <= A_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[7] <= A_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[8] <= A_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[9] <= A_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[10] <= A_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[11] <= A_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[12] <= A_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[13] <= A_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[14] <= A_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_out[15] <= A_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_data_in[0] => A_data_hold.DATAB
A_data_in[1] => A_data_hold.DATAB
A_data_in[2] => A_data_hold.DATAB
A_data_in[3] => A_data_hold.DATAB
A_data_in[4] => A_data_hold.DATAB
A_data_in[5] => A_data_hold.DATAB
A_data_in[6] => A_data_hold.DATAB
A_data_in[7] => A_data_hold.DATAB
A_data_in[8] => A_data_hold.DATAB
A_data_in[9] => A_data_hold.DATAB
A_data_in[10] => A_data_hold.DATAB
A_data_in[11] => A_data_hold.DATAB
A_data_in[12] => A_data_hold.DATAB
A_data_in[13] => A_data_hold.DATAB
A_data_in[14] => A_data_hold.DATAB
A_data_in[15] => A_data_hold.DATAB
B_address[0] => B_address_hold.DATAB
B_address[1] => B_address_hold.DATAB
B_address[2] => B_address_hold.DATAB
B_address[3] => B_address_hold.DATAB
B_address[4] => B_address_hold.DATAB
B_address[5] => B_address_hold.DATAB
B_address[6] => B_address_hold.DATAB
B_address[7] => B_address_hold.DATAB
B_address[8] => Selector13.IN3
B_address[9] => Selector12.IN3
B_address[10] => Selector11.IN3
B_address[11] => Selector10.IN3
B_address[12] => Selector9.IN3
B_address[13] => Selector8.IN3
B_address[14] => Selector7.IN3
B_address[15] => Selector6.IN3
B_address[16] => Selector5.IN4
B_address[17] => Selector4.IN4
B_address[18] => Selector3.IN5
B_address[19] => Selector2.IN4
B_address[20] => Selector15.IN4
B_address[20] => Selector17.IN2
B_address[21] => Selector14.IN4
B_address[21] => Selector16.IN2
B_data_out[0] <= B_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[1] <= B_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[2] <= B_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[3] <= B_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[4] <= B_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[5] <= B_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[6] <= B_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[7] <= B_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[8] <= B_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[9] <= B_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[10] <= B_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[11] <= B_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[12] <= B_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[13] <= B_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[14] <= B_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_data_out[15] <= B_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CKE <= <VCC>
SDRAM_CSn <= <GND>
SDRAM_WREn <= SDRAM_CMD[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CASn <= SDRAM_CMD[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_RASn <= SDRAM_CMD[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[0] <= SDRAM_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[1] <= SDRAM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[2] <= SDRAM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[3] <= SDRAM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[4] <= SDRAM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[5] <= SDRAM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[6] <= SDRAM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[7] <= SDRAM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[8] <= SDRAM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[9] <= SDRAM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[10] <= SDRAM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[11] <= SDRAM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[0] <= SDRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[1] <= SDRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQM[0] <= SDRAM_DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQM[1] <= SDRAM_DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQ[0] <> SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_DQ[15]


|MC10|MULTIPLEXED_HEX_DRIVER:multiHEX
Clk => frame_clk:frame_clk_inst.Clk
Clk => current_SEG[0].CLK
Clk => current_SEG[1].CLK
Clk => current_SEG[2].CLK
Clk => current_SEG[3].CLK
Clk => HEX_OUT[0]~reg0.CLK
Clk => HEX_OUT[1]~reg0.CLK
Clk => HEX_OUT[2]~reg0.CLK
Clk => HEX_OUT[3]~reg0.CLK
Clk => HEX_OUT[4]~reg0.CLK
Clk => HEX_OUT[5]~reg0.CLK
Clk => HEX_OUT[6]~reg0.CLK
Clk => SEG_SEL[0]~reg0.CLK
Clk => SEG_SEL[1]~reg0.CLK
Clk => SEG_SEL[2]~reg0.CLK
Clk => SEG_SEL[3]~reg0.CLK
SEG0[0] => Mux3.IN0
SEG0[1] => Mux2.IN0
SEG0[2] => Mux1.IN0
SEG0[3] => Mux0.IN0
SEG1[0] => Mux3.IN1
SEG1[1] => Mux2.IN1
SEG1[2] => Mux1.IN1
SEG1[3] => Mux0.IN1
SEG2[0] => Mux3.IN2
SEG2[1] => Mux2.IN2
SEG2[2] => Mux1.IN2
SEG2[3] => Mux0.IN2
SEG3[0] => Mux3.IN3
SEG3[1] => Mux2.IN3
SEG3[2] => Mux1.IN3
SEG3[3] => Mux0.IN3
SEG_SEL[0] <= SEG_SEL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_SEL[1] <= SEG_SEL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_SEL[2] <= SEG_SEL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_SEL[3] <= SEG_SEL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_OUT[0] <= HEX_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_OUT[1] <= HEX_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_OUT[2] <= HEX_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_OUT[3] <= HEX_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_OUT[4] <= HEX_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_OUT[5] <= HEX_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_OUT[6] <= HEX_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MULTIPLEXED_HEX_DRIVER:multiHEX|hexdriver:hex_inst_0
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
Clk => count[6].CLK
Clk => count[7].CLK
Clk => count[8].CLK
Clk => count[9].CLK
Clk => count[10].CLK
Clk => count[11].CLK
Clk => count[12].CLK
Clk => count[13].CLK
Clk => count[14].CLK
Clk => count[15].CLK
Clk => count[16].CLK
Clk => count[17].CLK
seg_count[0] <= count[16].DB_MAX_OUTPUT_PORT_TYPE
seg_count[1] <= count[17].DB_MAX_OUTPUT_PORT_TYPE


|MC10|PS2_keyboard:keyboard
clk => clk.IN1
reset => reset.IN1
ps2_clk => ps2_clk.IN1
ps2_data => ps2_data.IN1
key_code[0] <= keymapper:keymapper_inst.keycode[0]
key_code[1] <= keymapper:keymapper_inst.keycode[1]
key_code[2] <= keymapper:keymapper_inst.keycode[2]
key_code[3] <= keymapper:keymapper_inst.keycode[3]
key_code[4] <= keymapper:keymapper_inst.keycode[4]
key_code[5] <= keymapper:keymapper_inst.keycode[5]
key_code[6] <= keymapper:keymapper_inst.keycode[6]
key_code[7] <= keymapper:keymapper_inst.keycode[7]
debug[0] <= scan_code[0].DB_MAX_OUTPUT_PORT_TYPE
debug[1] <= scan_code[1].DB_MAX_OUTPUT_PORT_TYPE
debug[2] <= scan_code[2].DB_MAX_OUTPUT_PORT_TYPE
debug[3] <= scan_code[3].DB_MAX_OUTPUT_PORT_TYPE
debug[4] <= scan_code[4].DB_MAX_OUTPUT_PORT_TYPE
debug[5] <= scan_code[5].DB_MAX_OUTPUT_PORT_TYPE
debug[6] <= scan_code[6].DB_MAX_OUTPUT_PORT_TYPE
debug[7] <= scan_code[7].DB_MAX_OUTPUT_PORT_TYPE


|MC10|PS2_keyboard:keyboard|ps2_host:ps2_host_inst
sys_clk => sys_clk.IN2
sys_rst => sys_rst.IN2
ps2_clk => ps2_clk.IN1
ps2_data => ps2_data.IN1
rx_data[0] <= ps2_host_rx:ps2_host_rx.rx_data
rx_data[1] <= ps2_host_rx:ps2_host_rx.rx_data
rx_data[2] <= ps2_host_rx:ps2_host_rx.rx_data
rx_data[3] <= ps2_host_rx:ps2_host_rx.rx_data
rx_data[4] <= ps2_host_rx:ps2_host_rx.rx_data
rx_data[5] <= ps2_host_rx:ps2_host_rx.rx_data
rx_data[6] <= ps2_host_rx:ps2_host_rx.rx_data
rx_data[7] <= ps2_host_rx:ps2_host_rx.rx_data
ready <= ps2_host_rx:ps2_host_rx.ready
error <= ps2_host_rx:ps2_host_rx.error


|MC10|PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl
sys_clk => ps2_clk_samples[0].CLK
sys_clk => ps2_clk_samples[1].CLK
sys_rst => ps2_clk_samples.OUTPUTSELECT
sys_rst => ps2_clk_samples.OUTPUTSELECT
ps2_clk => ps2_clk_samples.DATAA
ps2_clk_posedge <= ps2_clk_posedge.DB_MAX_OUTPUT_PORT_TYPE
ps2_clk_negedge <= ps2_clk_negedge.DB_MAX_OUTPUT_PORT_TYPE


|MC10|PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx
sys_clk => error~reg0.CLK
sys_clk => rx_data[0]~reg0.CLK
sys_clk => rx_data[1]~reg0.CLK
sys_clk => rx_data[2]~reg0.CLK
sys_clk => rx_data[3]~reg0.CLK
sys_clk => rx_data[4]~reg0.CLK
sys_clk => rx_data[5]~reg0.CLK
sys_clk => rx_data[6]~reg0.CLK
sys_clk => rx_data[7]~reg0.CLK
sys_clk => ready~reg0.CLK
sys_clk => frame[0].CLK
sys_clk => frame[1].CLK
sys_clk => frame[2].CLK
sys_clk => frame[3].CLK
sys_clk => frame[4].CLK
sys_clk => frame[5].CLK
sys_clk => frame[6].CLK
sys_clk => frame[7].CLK
sys_clk => frame[8].CLK
sys_clk => frame[9].CLK
sys_clk => frame[10].CLK
sys_clk => frame[11].CLK
sys_rst => always0.IN1
sys_rst => ready.OUTPUTSELECT
sys_rst => rx_data.OUTPUTSELECT
sys_rst => rx_data.OUTPUTSELECT
sys_rst => rx_data.OUTPUTSELECT
sys_rst => rx_data.OUTPUTSELECT
sys_rst => rx_data.OUTPUTSELECT
sys_rst => rx_data.OUTPUTSELECT
sys_rst => rx_data.OUTPUTSELECT
sys_rst => rx_data.OUTPUTSELECT
sys_rst => error.OUTPUTSELECT
ps2_clk_negedge => frame.OUTPUTSELECT
ps2_clk_negedge => frame.OUTPUTSELECT
ps2_clk_negedge => frame.OUTPUTSELECT
ps2_clk_negedge => frame.OUTPUTSELECT
ps2_clk_negedge => frame.OUTPUTSELECT
ps2_clk_negedge => frame.OUTPUTSELECT
ps2_clk_negedge => frame.OUTPUTSELECT
ps2_clk_negedge => frame.OUTPUTSELECT
ps2_clk_negedge => frame.OUTPUTSELECT
ps2_clk_negedge => frame.OUTPUTSELECT
ps2_clk_negedge => frame.OUTPUTSELECT
ps2_clk_negedge => frame.OUTPUTSELECT
ps2_data => frame.DATAB
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|PS2_keyboard:keyboard|keymapper:keymapper_inst
scan_code[0] => Decoder0.IN7
scan_code[1] => Decoder0.IN6
scan_code[2] => Decoder0.IN5
scan_code[3] => Decoder0.IN4
scan_code[4] => Decoder0.IN3
scan_code[5] => Decoder0.IN2
scan_code[6] => Decoder0.IN1
scan_code[7] => Decoder0.IN0
shift_key => caps.IN0
shift_key => control_out.OUTPUTSELECT
shift_key => shift_out.OUTPUTSELECT
shift_key => shift_out.OUTPUTSELECT
shift_key => Selector2.IN18
shift_key => Selector5.IN10
shift_key => Selector2.IN19
shift_key => Selector4.IN8
shift_key => Selector1.IN11
shift_key => Selector1.IN12
shift_key => Selector3.IN2
shift_key => Selector3.IN3
shift_key => Selector0.IN2
shift_key => Selector0.IN3
shift_key => Selector1.IN2
shift_key => Selector2.IN2
shift_key => Selector2.IN3
shift_key => Selector2.IN4
shift_key => Selector2.IN5
control_key => control_out.IN0
caps_lock => caps.IN1
alt_key => control_out.IN1
special_make => control_out.OUTPUTSELECT
special_make => Selector2.IN20
special_make => Selector0.IN15
special_make => Selector1.IN13
special_make => Selector2.IN21
special_make => Selector4.IN9
special_make => Selector2.IN22
special_make => Selector4.IN10
special_make => Selector5.IN11
special_make => Selector2.IN23
special_make => Selector4.IN11
special_make => Selector3.IN4
special_make => Selector3.IN5
special_make => Selector3.IN6
special_make => Selector3.IN7
special_make => Selector3.IN8
special_make => Selector5.IN2
special_make => Selector5.IN3
special_make => Selector0.IN4
special_make => Selector0.IN5
special_make => Selector0.IN6
special_make => Selector1.IN3
keycode[0] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
keycode[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
keycode[2] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
keycode[3] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
keycode[4] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
keycode[5] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
keycode[6] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
keycode[7] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE


|MC10|KEY_MATRIX:MATRIX
row_select[0] => Equal0.IN7
row_select[1] => Equal0.IN6
row_select[2] => Equal0.IN5
row_select[3] => Equal0.IN4
row_select[4] => Equal0.IN3
row_select[5] => Equal0.IN2
row_select[6] => Equal0.IN1
row_select[7] => Equal0.IN0
key_code[0] => Decoder1.IN2
key_code[1] => Decoder1.IN1
key_code[2] => Decoder1.IN0
key_code[3] => ~NO_FANOUT~
key_code[4] => Decoder0.IN2
key_code[5] => Decoder0.IN1
key_code[6] => Decoder0.IN0
key_code[7] => ~NO_FANOUT~
key_out[0] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[1] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[2] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[3] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[4] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[5] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[6] <= key_out.DB_MAX_OUTPUT_PORT_TYPE
key_out[7] <= key_out.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0
clk => clk.IN2
RST => RST.IN1
hold => hold_s.DATAA
halt => halt_s.DATAA
irq => irq_s.DATAA
nmi => nmi_s.DATAA
PORT_A_IN[0] => PORT_A_IN_s[0].DATAIN
PORT_A_IN[1] => PORT_A_IN_s[1].DATAIN
PORT_A_IN[2] => PORT_A_IN_s[2].DATAIN
PORT_A_IN[3] => PORT_A_IN_s[3].DATAIN
PORT_A_IN[4] => PORT_A_IN_s[4].DATAIN
PORT_A_IN[5] => PORT_A_IN_s[5].DATAIN
PORT_A_IN[6] => PORT_A_IN_s[6].DATAIN
PORT_A_IN[7] => PORT_A_IN_s[7].DATAIN
PORT_B_IN[0] => PORT_B_IN_s[0].DATAIN
PORT_B_IN[1] => PORT_B_IN_s[1].DATAIN
PORT_B_IN[2] => PORT_B_IN_s[2].DATAIN
PORT_B_IN[3] => PORT_B_IN_s[3].DATAIN
PORT_B_IN[4] => PORT_B_IN_s[4].DATAIN
DATA_IN[0] => DATA_IN_s[0].DATAIN
DATA_IN[1] => DATA_IN_s[1].DATAIN
DATA_IN[2] => DATA_IN_s[2].DATAIN
DATA_IN[3] => DATA_IN_s[3].DATAIN
DATA_IN[4] => DATA_IN_s[4].DATAIN
DATA_IN[5] => DATA_IN_s[5].DATAIN
DATA_IN[6] => DATA_IN_s[6].DATAIN
DATA_IN[7] => DATA_IN_s[7].DATAIN
PORT_A_OUT[0] <= PORT_A_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PORT_A_OUT[1] <= PORT_A_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PORT_A_OUT[2] <= PORT_A_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PORT_A_OUT[3] <= PORT_A_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PORT_A_OUT[4] <= PORT_A_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PORT_A_OUT[5] <= PORT_A_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PORT_A_OUT[6] <= PORT_A_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PORT_A_OUT[7] <= PORT_A_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PORT_B_OUT[0] <= PORT_B_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PORT_B_OUT[1] <= PORT_B_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PORT_B_OUT[2] <= PORT_B_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PORT_B_OUT[3] <= PORT_B_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PORT_B_OUT[4] <= PORT_B_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] <= ADDRESS[0].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[1] <= ADDRESS[1].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[2] <= ADDRESS[2].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[3] <= ADDRESS[3].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[4] <= ADDRESS[4].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[5] <= ADDRESS[5].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[6] <= ADDRESS[6].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[7] <= cpu01:cpu01_inst.address
ADDRESS[8] <= cpu01:cpu01_inst.address
ADDRESS[9] <= cpu01:cpu01_inst.address
ADDRESS[10] <= cpu01:cpu01_inst.address
ADDRESS[11] <= cpu01:cpu01_inst.address
ADDRESS[12] <= cpu01:cpu01_inst.address
ADDRESS[13] <= cpu01:cpu01_inst.address
ADDRESS[14] <= cpu01:cpu01_inst.address
ADDRESS[15] <= cpu01:cpu01_inst.address
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
E_CLK <= cpu01:cpu01_inst.vma
rw <= cpu01:cpu01_inst.rw


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst
clk => program_counter_6801:PC01.clk
clk => effective_address_6801:EA01.clk
clk => accumulator_a_6801:acca_inst.clk
clk => accumulator_b_6801:accb_inst.clk
clk => XREG_6801:XREG_inst.clk
clk => SP_6801:SP_inst.clk
clk => data_fetch_6801:data_fetch_01.clk
clk => CC_6801:CC01.clk
clk => IV_control_6801:IV_inst.clk
clk => opcode_fetch_6801:opcode_fetch_01.clk
clk => NMI_mux_6801:NMI_mux_inst.clk
clk => state_sequencer_6801:state_sequencer01.clk
clk => nmi_req.CLK
rst => nmi_req.OUTPUTSELECT
rst => state_sequencer_6801:state_sequencer01.rst
rw <= address_bus_multiplexer:abm.rw
vma <= address_bus_multiplexer:abm.vma
address[0] <= address_bus_multiplexer:abm.address[0]
address[1] <= address_bus_multiplexer:abm.address[1]
address[2] <= address_bus_multiplexer:abm.address[2]
address[3] <= address_bus_multiplexer:abm.address[3]
address[4] <= address_bus_multiplexer:abm.address[4]
address[5] <= address_bus_multiplexer:abm.address[5]
address[6] <= address_bus_multiplexer:abm.address[6]
address[7] <= address_bus_multiplexer:abm.address[7]
address[8] <= address_bus_multiplexer:abm.address[8]
address[9] <= address_bus_multiplexer:abm.address[9]
address[10] <= address_bus_multiplexer:abm.address[10]
address[11] <= address_bus_multiplexer:abm.address[11]
address[12] <= address_bus_multiplexer:abm.address[12]
address[13] <= address_bus_multiplexer:abm.address[13]
address[14] <= address_bus_multiplexer:abm.address[14]
address[15] <= address_bus_multiplexer:abm.address[15]
data_in[0] => program_counter_6801:PC01.data_in[0]
data_in[0] => effective_address_6801:EA01.data_in[0]
data_in[0] => accumulator_a_6801:acca_inst.data_in[0]
data_in[0] => accumulator_b_6801:accb_inst.data_in[0]
data_in[0] => XREG_6801:XREG_inst.data_in[0]
data_in[0] => data_fetch_6801:data_fetch_01.data_in[0]
data_in[0] => CC_6801:CC01.data_in[0]
data_in[0] => opcode_fetch_6801:opcode_fetch_01.data_in[0]
data_in[1] => program_counter_6801:PC01.data_in[1]
data_in[1] => effective_address_6801:EA01.data_in[1]
data_in[1] => accumulator_a_6801:acca_inst.data_in[1]
data_in[1] => accumulator_b_6801:accb_inst.data_in[1]
data_in[1] => XREG_6801:XREG_inst.data_in[1]
data_in[1] => data_fetch_6801:data_fetch_01.data_in[1]
data_in[1] => CC_6801:CC01.data_in[1]
data_in[1] => opcode_fetch_6801:opcode_fetch_01.data_in[1]
data_in[2] => program_counter_6801:PC01.data_in[2]
data_in[2] => effective_address_6801:EA01.data_in[2]
data_in[2] => accumulator_a_6801:acca_inst.data_in[2]
data_in[2] => accumulator_b_6801:accb_inst.data_in[2]
data_in[2] => XREG_6801:XREG_inst.data_in[2]
data_in[2] => data_fetch_6801:data_fetch_01.data_in[2]
data_in[2] => CC_6801:CC01.data_in[2]
data_in[2] => opcode_fetch_6801:opcode_fetch_01.data_in[2]
data_in[3] => program_counter_6801:PC01.data_in[3]
data_in[3] => effective_address_6801:EA01.data_in[3]
data_in[3] => accumulator_a_6801:acca_inst.data_in[3]
data_in[3] => accumulator_b_6801:accb_inst.data_in[3]
data_in[3] => XREG_6801:XREG_inst.data_in[3]
data_in[3] => data_fetch_6801:data_fetch_01.data_in[3]
data_in[3] => CC_6801:CC01.data_in[3]
data_in[3] => opcode_fetch_6801:opcode_fetch_01.data_in[3]
data_in[4] => program_counter_6801:PC01.data_in[4]
data_in[4] => effective_address_6801:EA01.data_in[4]
data_in[4] => accumulator_a_6801:acca_inst.data_in[4]
data_in[4] => accumulator_b_6801:accb_inst.data_in[4]
data_in[4] => XREG_6801:XREG_inst.data_in[4]
data_in[4] => data_fetch_6801:data_fetch_01.data_in[4]
data_in[4] => CC_6801:CC01.data_in[4]
data_in[4] => opcode_fetch_6801:opcode_fetch_01.data_in[4]
data_in[5] => program_counter_6801:PC01.data_in[5]
data_in[5] => effective_address_6801:EA01.data_in[5]
data_in[5] => accumulator_a_6801:acca_inst.data_in[5]
data_in[5] => accumulator_b_6801:accb_inst.data_in[5]
data_in[5] => XREG_6801:XREG_inst.data_in[5]
data_in[5] => data_fetch_6801:data_fetch_01.data_in[5]
data_in[5] => CC_6801:CC01.data_in[5]
data_in[5] => opcode_fetch_6801:opcode_fetch_01.data_in[5]
data_in[6] => program_counter_6801:PC01.data_in[6]
data_in[6] => effective_address_6801:EA01.data_in[6]
data_in[6] => accumulator_a_6801:acca_inst.data_in[6]
data_in[6] => accumulator_b_6801:accb_inst.data_in[6]
data_in[6] => XREG_6801:XREG_inst.data_in[6]
data_in[6] => data_fetch_6801:data_fetch_01.data_in[6]
data_in[6] => CC_6801:CC01.data_in[6]
data_in[6] => opcode_fetch_6801:opcode_fetch_01.data_in[6]
data_in[7] => program_counter_6801:PC01.data_in[7]
data_in[7] => effective_address_6801:EA01.data_in[7]
data_in[7] => accumulator_a_6801:acca_inst.data_in[7]
data_in[7] => accumulator_b_6801:accb_inst.data_in[7]
data_in[7] => XREG_6801:XREG_inst.data_in[7]
data_in[7] => data_fetch_6801:data_fetch_01.data_in[7]
data_in[7] => CC_6801:CC01.data_in[7]
data_in[7] => opcode_fetch_6801:opcode_fetch_01.data_in[7]
data_out[0] <= data_bus_output:dbo.data_out[0]
data_out[1] <= data_bus_output:dbo.data_out[1]
data_out[2] <= data_bus_output:dbo.data_out[2]
data_out[3] <= data_bus_output:dbo.data_out[3]
data_out[4] <= data_bus_output:dbo.data_out[4]
data_out[5] <= data_bus_output:dbo.data_out[5]
data_out[6] <= data_bus_output:dbo.data_out[6]
data_out[7] <= data_bus_output:dbo.data_out[7]
hold => program_counter_6801:PC01.hold
hold => effective_address_6801:EA01.hold
hold => accumulator_a_6801:acca_inst.hold
hold => accumulator_b_6801:accb_inst.hold
hold => XREG_6801:XREG_inst.hold
hold => SP_6801:SP_inst.hold
hold => data_fetch_6801:data_fetch_01.hold
hold => CC_6801:CC01.hold
hold => IV_control_6801:IV_inst.hold
hold => opcode_fetch_6801:opcode_fetch_01.hold
hold => NMI_mux_6801:NMI_mux_inst.hold
hold => state_sequencer_6801:state_sequencer01.hold
hold => nmi_req.ENA
halt => state_sequencer_6801:state_sequencer01.halt
irq => state_sequencer_6801:state_sequencer01.irq
nmi => always0.IN1
nmi => always0.IN1
irq_icf => state_sequencer_6801:state_sequencer01.irq_icf
irq_ocf => state_sequencer_6801:state_sequencer01.irq_ocf
irq_tof => state_sequencer_6801:state_sequencer01.irq_tof
irq_sci => state_sequencer_6801:state_sequencer01.irq_sci


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|address_bus_multiplexer:abm
addr_ctrl[0] => Equal0.IN11
addr_ctrl[0] => Equal1.IN11
addr_ctrl[0] => Equal2.IN11
addr_ctrl[0] => Equal3.IN11
addr_ctrl[0] => Equal4.IN11
addr_ctrl[0] => Equal5.IN11
addr_ctrl[0] => Equal6.IN11
addr_ctrl[0] => Equal7.IN11
addr_ctrl[1] => Equal0.IN10
addr_ctrl[1] => Equal1.IN10
addr_ctrl[1] => Equal2.IN10
addr_ctrl[1] => Equal3.IN10
addr_ctrl[1] => Equal4.IN10
addr_ctrl[1] => Equal5.IN10
addr_ctrl[1] => Equal6.IN10
addr_ctrl[1] => Equal7.IN10
addr_ctrl[2] => Equal0.IN9
addr_ctrl[2] => Equal1.IN9
addr_ctrl[2] => Equal2.IN9
addr_ctrl[2] => Equal3.IN9
addr_ctrl[2] => Equal4.IN9
addr_ctrl[2] => Equal5.IN9
addr_ctrl[2] => Equal6.IN9
addr_ctrl[2] => Equal7.IN9
addr_ctrl[3] => Equal0.IN8
addr_ctrl[3] => Equal1.IN8
addr_ctrl[3] => Equal2.IN8
addr_ctrl[3] => Equal3.IN8
addr_ctrl[3] => Equal4.IN8
addr_ctrl[3] => Equal5.IN8
addr_ctrl[3] => Equal6.IN8
addr_ctrl[3] => Equal7.IN8
addr_ctrl[4] => Equal0.IN7
addr_ctrl[4] => Equal1.IN7
addr_ctrl[4] => Equal2.IN7
addr_ctrl[4] => Equal3.IN7
addr_ctrl[4] => Equal4.IN7
addr_ctrl[4] => Equal5.IN7
addr_ctrl[4] => Equal6.IN7
addr_ctrl[4] => Equal7.IN7
addr_ctrl[5] => Equal0.IN6
addr_ctrl[5] => Equal1.IN6
addr_ctrl[5] => Equal2.IN6
addr_ctrl[5] => Equal3.IN6
addr_ctrl[5] => Equal4.IN6
addr_ctrl[5] => Equal5.IN6
addr_ctrl[5] => Equal6.IN6
addr_ctrl[5] => Equal7.IN6
iv[0] => Selector14.IN6
iv[1] => Selector13.IN6
iv[2] => Selector12.IN6
ea[0] => Selector15.IN7
ea[1] => Selector14.IN7
ea[2] => Selector13.IN7
ea[3] => Selector12.IN7
ea[4] => Selector11.IN5
ea[5] => Selector10.IN5
ea[6] => Selector9.IN5
ea[7] => Selector8.IN5
ea[8] => Selector7.IN5
ea[9] => Selector6.IN5
ea[10] => Selector5.IN5
ea[11] => Selector4.IN5
ea[12] => Selector3.IN5
ea[13] => Selector2.IN5
ea[14] => Selector1.IN5
ea[15] => Selector0.IN5
pc[0] => Selector15.IN8
pc[1] => Selector14.IN8
pc[2] => Selector13.IN8
pc[3] => Selector12.IN8
pc[4] => Selector11.IN6
pc[5] => Selector10.IN6
pc[6] => Selector9.IN6
pc[7] => Selector8.IN6
pc[8] => Selector7.IN6
pc[9] => Selector6.IN6
pc[10] => Selector5.IN6
pc[11] => Selector4.IN6
pc[12] => Selector3.IN6
pc[13] => Selector2.IN6
pc[14] => Selector1.IN6
pc[15] => Selector0.IN6
sp[0] => Selector15.IN9
sp[1] => Selector14.IN9
sp[2] => Selector13.IN9
sp[3] => Selector12.IN9
sp[4] => Selector11.IN7
sp[5] => Selector10.IN7
sp[6] => Selector9.IN7
sp[7] => Selector8.IN7
sp[8] => Selector7.IN7
sp[9] => Selector6.IN7
sp[10] => Selector5.IN7
sp[11] => Selector4.IN7
sp[12] => Selector3.IN7
sp[13] => Selector2.IN7
sp[14] => Selector1.IN7
sp[15] => Selector0.IN7
address[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
vma <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rw <= rw.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|data_bus_output:dbo
md[0] => Selector7.IN10
md[1] => Selector6.IN10
md[2] => Selector5.IN10
md[3] => Selector4.IN10
md[4] => Selector3.IN10
md[5] => Selector2.IN10
md[6] => Selector1.IN10
md[7] => Selector0.IN10
md[8] => Selector7.IN9
md[9] => Selector6.IN9
md[10] => Selector5.IN9
md[11] => Selector4.IN9
md[12] => Selector3.IN9
md[13] => Selector2.IN9
md[14] => Selector1.IN9
md[15] => Selector0.IN9
acca[0] => Selector7.IN11
acca[1] => Selector6.IN11
acca[2] => Selector5.IN11
acca[3] => Selector4.IN11
acca[4] => Selector3.IN11
acca[5] => Selector2.IN11
acca[6] => Selector1.IN11
acca[7] => Selector0.IN11
accb[0] => Selector7.IN12
accb[1] => Selector6.IN12
accb[2] => Selector5.IN12
accb[3] => Selector4.IN12
accb[4] => Selector3.IN12
accb[5] => Selector2.IN12
accb[6] => Selector1.IN12
accb[7] => Selector0.IN12
xreg[0] => Selector7.IN14
xreg[1] => Selector6.IN14
xreg[2] => Selector5.IN14
xreg[3] => Selector4.IN14
xreg[4] => Selector3.IN14
xreg[5] => Selector2.IN14
xreg[6] => Selector1.IN14
xreg[7] => Selector0.IN14
xreg[8] => Selector7.IN13
xreg[9] => Selector6.IN13
xreg[10] => Selector5.IN13
xreg[11] => Selector4.IN13
xreg[12] => Selector3.IN13
xreg[13] => Selector2.IN13
xreg[14] => Selector1.IN13
xreg[15] => Selector0.IN13
cc[0] => Selector7.IN15
cc[1] => Selector6.IN15
cc[2] => Selector5.IN15
cc[3] => Selector4.IN15
cc[4] => Selector3.IN15
cc[5] => Selector2.IN15
cc[6] => Selector1.IN15
cc[7] => Selector0.IN15
pc[0] => Selector7.IN17
pc[1] => Selector6.IN17
pc[2] => Selector5.IN17
pc[3] => Selector4.IN17
pc[4] => Selector3.IN17
pc[5] => Selector2.IN17
pc[6] => Selector1.IN17
pc[7] => Selector0.IN17
pc[8] => Selector7.IN16
pc[9] => Selector6.IN16
pc[10] => Selector5.IN16
pc[11] => Selector4.IN16
pc[12] => Selector3.IN16
pc[13] => Selector2.IN16
pc[14] => Selector1.IN16
pc[15] => Selector0.IN16
dout_ctrl[0] => Equal0.IN11
dout_ctrl[0] => Equal1.IN11
dout_ctrl[0] => Equal2.IN11
dout_ctrl[0] => Equal3.IN11
dout_ctrl[0] => Equal4.IN11
dout_ctrl[0] => Equal5.IN11
dout_ctrl[0] => Equal6.IN11
dout_ctrl[0] => Equal7.IN11
dout_ctrl[0] => Equal8.IN11
dout_ctrl[1] => Equal0.IN10
dout_ctrl[1] => Equal1.IN10
dout_ctrl[1] => Equal2.IN10
dout_ctrl[1] => Equal3.IN10
dout_ctrl[1] => Equal4.IN10
dout_ctrl[1] => Equal5.IN10
dout_ctrl[1] => Equal6.IN10
dout_ctrl[1] => Equal7.IN10
dout_ctrl[1] => Equal8.IN10
dout_ctrl[2] => Equal0.IN9
dout_ctrl[2] => Equal1.IN9
dout_ctrl[2] => Equal2.IN9
dout_ctrl[2] => Equal3.IN9
dout_ctrl[2] => Equal4.IN9
dout_ctrl[2] => Equal5.IN9
dout_ctrl[2] => Equal6.IN9
dout_ctrl[2] => Equal7.IN9
dout_ctrl[2] => Equal8.IN9
dout_ctrl[3] => Equal0.IN8
dout_ctrl[3] => Equal1.IN8
dout_ctrl[3] => Equal2.IN8
dout_ctrl[3] => Equal3.IN8
dout_ctrl[3] => Equal4.IN8
dout_ctrl[3] => Equal5.IN8
dout_ctrl[3] => Equal6.IN8
dout_ctrl[3] => Equal7.IN8
dout_ctrl[3] => Equal8.IN8
dout_ctrl[4] => Equal0.IN7
dout_ctrl[4] => Equal1.IN7
dout_ctrl[4] => Equal2.IN7
dout_ctrl[4] => Equal3.IN7
dout_ctrl[4] => Equal4.IN7
dout_ctrl[4] => Equal5.IN7
dout_ctrl[4] => Equal6.IN7
dout_ctrl[4] => Equal7.IN7
dout_ctrl[4] => Equal8.IN7
dout_ctrl[5] => Equal0.IN6
dout_ctrl[5] => Equal1.IN6
dout_ctrl[5] => Equal2.IN6
dout_ctrl[5] => Equal3.IN6
dout_ctrl[5] => Equal4.IN6
dout_ctrl[5] => Equal5.IN6
dout_ctrl[5] => Equal6.IN6
dout_ctrl[5] => Equal7.IN6
dout_ctrl[5] => Equal8.IN6
data_out[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
hold => pc[4]~reg0.ENA
hold => pc[3]~reg0.ENA
hold => pc[2]~reg0.ENA
hold => pc[1]~reg0.ENA
hold => pc[0]~reg0.ENA
hold => pc[5]~reg0.ENA
hold => pc[6]~reg0.ENA
hold => pc[7]~reg0.ENA
hold => pc[8]~reg0.ENA
hold => pc[9]~reg0.ENA
hold => pc[10]~reg0.ENA
hold => pc[11]~reg0.ENA
hold => pc[12]~reg0.ENA
hold => pc[13]~reg0.ENA
hold => pc[14]~reg0.ENA
hold => pc[15]~reg0.ENA
pc_ctrl[0] => Equal0.IN11
pc_ctrl[0] => Equal1.IN11
pc_ctrl[0] => Equal2.IN11
pc_ctrl[0] => Equal3.IN11
pc_ctrl[0] => Equal4.IN11
pc_ctrl[0] => Equal5.IN11
pc_ctrl[1] => Equal0.IN10
pc_ctrl[1] => Equal1.IN10
pc_ctrl[1] => Equal2.IN10
pc_ctrl[1] => Equal3.IN10
pc_ctrl[1] => Equal4.IN10
pc_ctrl[1] => Equal5.IN10
pc_ctrl[2] => Equal0.IN9
pc_ctrl[2] => Equal1.IN9
pc_ctrl[2] => Equal2.IN9
pc_ctrl[2] => Equal3.IN9
pc_ctrl[2] => Equal4.IN9
pc_ctrl[2] => Equal5.IN9
pc_ctrl[3] => Equal0.IN8
pc_ctrl[3] => Equal1.IN8
pc_ctrl[3] => Equal2.IN8
pc_ctrl[3] => Equal3.IN8
pc_ctrl[3] => Equal4.IN8
pc_ctrl[3] => Equal5.IN8
pc_ctrl[4] => Equal0.IN7
pc_ctrl[4] => Equal1.IN7
pc_ctrl[4] => Equal2.IN7
pc_ctrl[4] => Equal3.IN7
pc_ctrl[4] => Equal4.IN7
pc_ctrl[4] => Equal5.IN7
pc_ctrl[5] => Equal0.IN6
pc_ctrl[5] => Equal1.IN6
pc_ctrl[5] => Equal2.IN6
pc_ctrl[5] => Equal3.IN6
pc_ctrl[5] => Equal4.IN6
pc_ctrl[5] => Equal5.IN6
ea[0] => Selector0.IN5
ea[0] => Selector16.IN5
ea[1] => tempof[1].DATAB
ea[1] => Selector15.IN5
ea[2] => tempof[2].DATAB
ea[2] => Selector14.IN5
ea[3] => tempof[3].DATAB
ea[3] => Selector13.IN5
ea[4] => tempof[4].DATAB
ea[4] => Selector12.IN5
ea[5] => tempof[5].DATAB
ea[5] => Selector11.IN5
ea[6] => tempof[6].DATAB
ea[6] => Selector10.IN5
ea[7] => tempof[7].DATAB
ea[7] => Selector9.IN5
ea[7] => tempof[15].DATAB
ea[7] => tempof[14].DATAB
ea[7] => tempof[13].DATAB
ea[7] => tempof[12].DATAB
ea[7] => tempof[11].DATAB
ea[7] => tempof[10].DATAB
ea[7] => tempof[9].DATAB
ea[7] => tempof[8].DATAB
ea[8] => Selector8.IN5
ea[9] => Selector7.IN5
ea[10] => Selector6.IN5
ea[11] => Selector5.IN5
ea[12] => Selector4.IN5
ea[13] => Selector3.IN5
ea[14] => Selector2.IN5
ea[15] => Selector1.IN5
data_in[0] => Selector8.IN6
data_in[0] => Selector16.IN6
data_in[1] => Selector7.IN6
data_in[1] => Selector15.IN6
data_in[2] => Selector6.IN6
data_in[2] => Selector14.IN6
data_in[3] => Selector5.IN6
data_in[3] => Selector13.IN6
data_in[4] => Selector4.IN6
data_in[4] => Selector12.IN6
data_in[5] => Selector3.IN6
data_in[5] => Selector11.IN6
data_in[6] => Selector2.IN6
data_in[6] => Selector10.IN6
data_in[7] => Selector1.IN6
data_in[7] => Selector9.IN6
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01
clk => ea[0]~reg0.CLK
clk => ea[1]~reg0.CLK
clk => ea[2]~reg0.CLK
clk => ea[3]~reg0.CLK
clk => ea[4]~reg0.CLK
clk => ea[5]~reg0.CLK
clk => ea[6]~reg0.CLK
clk => ea[7]~reg0.CLK
clk => ea[8]~reg0.CLK
clk => ea[9]~reg0.CLK
clk => ea[10]~reg0.CLK
clk => ea[11]~reg0.CLK
clk => ea[12]~reg0.CLK
clk => ea[13]~reg0.CLK
clk => ea[14]~reg0.CLK
clk => ea[15]~reg0.CLK
hold => ea[3]~reg0.ENA
hold => ea[2]~reg0.ENA
hold => ea[1]~reg0.ENA
hold => ea[0]~reg0.ENA
hold => ea[4]~reg0.ENA
hold => ea[5]~reg0.ENA
hold => ea[6]~reg0.ENA
hold => ea[7]~reg0.ENA
hold => ea[8]~reg0.ENA
hold => ea[9]~reg0.ENA
hold => ea[10]~reg0.ENA
hold => ea[11]~reg0.ENA
hold => ea[12]~reg0.ENA
hold => ea[13]~reg0.ENA
hold => ea[14]~reg0.ENA
hold => ea[15]~reg0.ENA
ea_ctrl[0] => Equal0.IN11
ea_ctrl[0] => Equal1.IN11
ea_ctrl[0] => Equal2.IN11
ea_ctrl[0] => Equal3.IN11
ea_ctrl[0] => Equal4.IN11
ea_ctrl[0] => Equal5.IN11
ea_ctrl[1] => Equal0.IN10
ea_ctrl[1] => Equal1.IN10
ea_ctrl[1] => Equal2.IN10
ea_ctrl[1] => Equal3.IN10
ea_ctrl[1] => Equal4.IN10
ea_ctrl[1] => Equal5.IN10
ea_ctrl[2] => Equal0.IN9
ea_ctrl[2] => Equal1.IN9
ea_ctrl[2] => Equal2.IN9
ea_ctrl[2] => Equal3.IN9
ea_ctrl[2] => Equal4.IN9
ea_ctrl[2] => Equal5.IN9
ea_ctrl[3] => Equal0.IN8
ea_ctrl[3] => Equal1.IN8
ea_ctrl[3] => Equal2.IN8
ea_ctrl[3] => Equal3.IN8
ea_ctrl[3] => Equal4.IN8
ea_ctrl[3] => Equal5.IN8
ea_ctrl[4] => Equal0.IN7
ea_ctrl[4] => Equal1.IN7
ea_ctrl[4] => Equal2.IN7
ea_ctrl[4] => Equal3.IN7
ea_ctrl[4] => Equal4.IN7
ea_ctrl[4] => Equal5.IN7
ea_ctrl[5] => Equal0.IN6
ea_ctrl[5] => Equal1.IN6
ea_ctrl[5] => Equal2.IN6
ea_ctrl[5] => Equal3.IN6
ea_ctrl[5] => Equal4.IN6
ea_ctrl[5] => Equal5.IN6
accb[0] => Selector16.IN6
accb[1] => Selector15.IN6
accb[2] => Selector14.IN6
accb[3] => Selector13.IN6
accb[4] => Selector12.IN6
accb[5] => Selector11.IN6
accb[6] => Selector10.IN6
accb[7] => Selector9.IN6
ea[0] <= ea[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[1] <= ea[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[2] <= ea[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[3] <= ea[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[4] <= ea[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[5] <= ea[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[6] <= ea[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[7] <= ea[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[8] <= ea[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[9] <= ea[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[10] <= ea[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[11] <= ea[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[12] <= ea[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[13] <= ea[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[14] <= ea[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[15] <= ea[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => Selector16.IN8
data_in[1] => Selector15.IN8
data_in[2] => Selector14.IN8
data_in[3] => Selector13.IN8
data_in[4] => Selector12.IN8
data_in[5] => Selector11.IN8
data_in[6] => Selector10.IN8
data_in[7] => Selector9.IN8
xreg[0] => Selector16.IN9
xreg[1] => Selector15.IN9
xreg[2] => Selector14.IN9
xreg[3] => Selector13.IN9
xreg[4] => Selector12.IN9
xreg[5] => Selector11.IN9
xreg[6] => Selector10.IN9
xreg[7] => Selector9.IN9
xreg[8] => Selector8.IN7
xreg[9] => Selector7.IN7
xreg[10] => Selector6.IN7
xreg[11] => Selector5.IN7
xreg[12] => Selector4.IN7
xreg[13] => Selector3.IN7
xreg[14] => Selector2.IN7
xreg[15] => Selector1.IN7


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_a_6801:acca_inst
clk => acca[0]~reg0.CLK
clk => acca[1]~reg0.CLK
clk => acca[2]~reg0.CLK
clk => acca[3]~reg0.CLK
clk => acca[4]~reg0.CLK
clk => acca[5]~reg0.CLK
clk => acca[6]~reg0.CLK
clk => acca[7]~reg0.CLK
hold => acca[0]~reg0.ENA
hold => acca[1]~reg0.ENA
hold => acca[2]~reg0.ENA
hold => acca[3]~reg0.ENA
hold => acca[4]~reg0.ENA
hold => acca[5]~reg0.ENA
hold => acca[6]~reg0.ENA
hold => acca[7]~reg0.ENA
acca_ctrl[0] => Equal0.IN11
acca_ctrl[0] => Equal1.IN11
acca_ctrl[0] => Equal2.IN11
acca_ctrl[0] => Equal3.IN11
acca_ctrl[1] => Equal0.IN10
acca_ctrl[1] => Equal1.IN10
acca_ctrl[1] => Equal2.IN10
acca_ctrl[1] => Equal3.IN10
acca_ctrl[2] => Equal0.IN9
acca_ctrl[2] => Equal1.IN9
acca_ctrl[2] => Equal2.IN9
acca_ctrl[2] => Equal3.IN9
acca_ctrl[3] => Equal0.IN8
acca_ctrl[3] => Equal1.IN8
acca_ctrl[3] => Equal2.IN8
acca_ctrl[3] => Equal3.IN8
acca_ctrl[4] => Equal0.IN7
acca_ctrl[4] => Equal1.IN7
acca_ctrl[4] => Equal2.IN7
acca_ctrl[4] => Equal3.IN7
acca_ctrl[5] => Equal0.IN6
acca_ctrl[5] => Equal1.IN6
acca_ctrl[5] => Equal2.IN6
acca_ctrl[5] => Equal3.IN6
data_in[0] => Selector7.IN6
data_in[1] => Selector6.IN6
data_in[2] => Selector5.IN6
data_in[3] => Selector4.IN6
data_in[4] => Selector3.IN6
data_in[5] => Selector2.IN6
data_in[6] => Selector1.IN6
data_in[7] => Selector0.IN6
out_alu[0] => Selector7.IN8
out_alu[1] => Selector6.IN8
out_alu[2] => Selector5.IN8
out_alu[3] => Selector4.IN8
out_alu[4] => Selector3.IN8
out_alu[5] => Selector2.IN8
out_alu[6] => Selector1.IN8
out_alu[7] => Selector0.IN8
out_alu[8] => Selector7.IN7
out_alu[9] => Selector6.IN7
out_alu[10] => Selector5.IN7
out_alu[11] => Selector4.IN7
out_alu[12] => Selector3.IN7
out_alu[13] => Selector2.IN7
out_alu[14] => Selector1.IN7
out_alu[15] => Selector0.IN7
acca[0] <= acca[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acca[1] <= acca[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acca[2] <= acca[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acca[3] <= acca[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acca[4] <= acca[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acca[5] <= acca[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acca[6] <= acca[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acca[7] <= acca[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst
clk => accb[0]~reg0.CLK
clk => accb[1]~reg0.CLK
clk => accb[2]~reg0.CLK
clk => accb[3]~reg0.CLK
clk => accb[4]~reg0.CLK
clk => accb[5]~reg0.CLK
clk => accb[6]~reg0.CLK
clk => accb[7]~reg0.CLK
hold => accb[0]~reg0.ENA
hold => accb[1]~reg0.ENA
hold => accb[2]~reg0.ENA
hold => accb[3]~reg0.ENA
hold => accb[4]~reg0.ENA
hold => accb[5]~reg0.ENA
hold => accb[6]~reg0.ENA
hold => accb[7]~reg0.ENA
accb_ctrl[0] => Equal0.IN11
accb_ctrl[0] => Equal1.IN11
accb_ctrl[0] => Equal2.IN11
accb_ctrl[1] => Equal0.IN10
accb_ctrl[1] => Equal1.IN10
accb_ctrl[1] => Equal2.IN10
accb_ctrl[2] => Equal0.IN9
accb_ctrl[2] => Equal1.IN9
accb_ctrl[2] => Equal2.IN9
accb_ctrl[3] => Equal0.IN8
accb_ctrl[3] => Equal1.IN8
accb_ctrl[3] => Equal2.IN8
accb_ctrl[4] => Equal0.IN7
accb_ctrl[4] => Equal1.IN7
accb_ctrl[4] => Equal2.IN7
accb_ctrl[5] => Equal0.IN6
accb_ctrl[5] => Equal1.IN6
accb_ctrl[5] => Equal2.IN6
data_in[0] => Selector7.IN5
data_in[1] => Selector6.IN5
data_in[2] => Selector5.IN5
data_in[3] => Selector4.IN5
data_in[4] => Selector3.IN5
data_in[5] => Selector2.IN5
data_in[6] => Selector1.IN5
data_in[7] => Selector0.IN5
out_alu[0] => Selector7.IN6
out_alu[1] => Selector6.IN6
out_alu[2] => Selector5.IN6
out_alu[3] => Selector4.IN6
out_alu[4] => Selector3.IN6
out_alu[5] => Selector2.IN6
out_alu[6] => Selector1.IN6
out_alu[7] => Selector0.IN6
out_alu[8] => ~NO_FANOUT~
out_alu[9] => ~NO_FANOUT~
out_alu[10] => ~NO_FANOUT~
out_alu[11] => ~NO_FANOUT~
out_alu[12] => ~NO_FANOUT~
out_alu[13] => ~NO_FANOUT~
out_alu[14] => ~NO_FANOUT~
out_alu[15] => ~NO_FANOUT~
accb[0] <= accb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accb[1] <= accb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accb[2] <= accb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accb[3] <= accb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accb[4] <= accb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accb[5] <= accb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accb[6] <= accb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accb[7] <= accb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst
clk => xreg[0]~reg0.CLK
clk => xreg[1]~reg0.CLK
clk => xreg[2]~reg0.CLK
clk => xreg[3]~reg0.CLK
clk => xreg[4]~reg0.CLK
clk => xreg[5]~reg0.CLK
clk => xreg[6]~reg0.CLK
clk => xreg[7]~reg0.CLK
clk => xreg[8]~reg0.CLK
clk => xreg[9]~reg0.CLK
clk => xreg[10]~reg0.CLK
clk => xreg[11]~reg0.CLK
clk => xreg[12]~reg0.CLK
clk => xreg[13]~reg0.CLK
clk => xreg[14]~reg0.CLK
clk => xreg[15]~reg0.CLK
hold => xreg[0]~reg0.ENA
hold => xreg[1]~reg0.ENA
hold => xreg[2]~reg0.ENA
hold => xreg[3]~reg0.ENA
hold => xreg[4]~reg0.ENA
hold => xreg[5]~reg0.ENA
hold => xreg[6]~reg0.ENA
hold => xreg[7]~reg0.ENA
hold => xreg[8]~reg0.ENA
hold => xreg[9]~reg0.ENA
hold => xreg[10]~reg0.ENA
hold => xreg[11]~reg0.ENA
hold => xreg[12]~reg0.ENA
hold => xreg[13]~reg0.ENA
hold => xreg[14]~reg0.ENA
hold => xreg[15]~reg0.ENA
ix_ctrl[0] => Equal0.IN11
ix_ctrl[0] => Equal1.IN11
ix_ctrl[0] => Equal2.IN11
ix_ctrl[0] => Equal3.IN11
ix_ctrl[1] => Equal0.IN10
ix_ctrl[1] => Equal1.IN10
ix_ctrl[1] => Equal2.IN10
ix_ctrl[1] => Equal3.IN10
ix_ctrl[2] => Equal0.IN9
ix_ctrl[2] => Equal1.IN9
ix_ctrl[2] => Equal2.IN9
ix_ctrl[2] => Equal3.IN9
ix_ctrl[3] => Equal0.IN8
ix_ctrl[3] => Equal1.IN8
ix_ctrl[3] => Equal2.IN8
ix_ctrl[3] => Equal3.IN8
ix_ctrl[4] => Equal0.IN7
ix_ctrl[4] => Equal1.IN7
ix_ctrl[4] => Equal2.IN7
ix_ctrl[4] => Equal3.IN7
ix_ctrl[5] => Equal0.IN6
ix_ctrl[5] => Equal1.IN6
ix_ctrl[5] => Equal2.IN6
ix_ctrl[5] => Equal3.IN6
out_alu[0] => Selector15.IN5
out_alu[1] => Selector14.IN5
out_alu[2] => Selector13.IN5
out_alu[3] => Selector12.IN5
out_alu[4] => Selector11.IN5
out_alu[5] => Selector10.IN5
out_alu[6] => Selector9.IN5
out_alu[7] => Selector8.IN5
out_alu[8] => Selector7.IN5
out_alu[9] => Selector6.IN5
out_alu[10] => Selector5.IN5
out_alu[11] => Selector4.IN5
out_alu[12] => Selector3.IN5
out_alu[13] => Selector2.IN5
out_alu[14] => Selector1.IN5
out_alu[15] => Selector0.IN5
data_in[0] => Selector7.IN6
data_in[0] => Selector15.IN6
data_in[1] => Selector6.IN6
data_in[1] => Selector14.IN6
data_in[2] => Selector5.IN6
data_in[2] => Selector13.IN6
data_in[3] => Selector4.IN6
data_in[3] => Selector12.IN6
data_in[4] => Selector3.IN6
data_in[4] => Selector11.IN6
data_in[5] => Selector2.IN6
data_in[5] => Selector10.IN6
data_in[6] => Selector1.IN6
data_in[6] => Selector9.IN6
data_in[7] => Selector0.IN6
data_in[7] => Selector8.IN6
xreg[0] <= xreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[1] <= xreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[2] <= xreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[3] <= xreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[4] <= xreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[5] <= xreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[6] <= xreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[7] <= xreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[8] <= xreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[9] <= xreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[10] <= xreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[11] <= xreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[12] <= xreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[13] <= xreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[14] <= xreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xreg[15] <= xreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst
clk => sp[0]~reg0.CLK
clk => sp[1]~reg0.CLK
clk => sp[2]~reg0.CLK
clk => sp[3]~reg0.CLK
clk => sp[4]~reg0.CLK
clk => sp[5]~reg0.CLK
clk => sp[6]~reg0.CLK
clk => sp[7]~reg0.CLK
clk => sp[8]~reg0.CLK
clk => sp[9]~reg0.CLK
clk => sp[10]~reg0.CLK
clk => sp[11]~reg0.CLK
clk => sp[12]~reg0.CLK
clk => sp[13]~reg0.CLK
clk => sp[14]~reg0.CLK
clk => sp[15]~reg0.CLK
hold => sp[0]~reg0.ENA
hold => sp[1]~reg0.ENA
hold => sp[2]~reg0.ENA
hold => sp[3]~reg0.ENA
hold => sp[4]~reg0.ENA
hold => sp[5]~reg0.ENA
hold => sp[6]~reg0.ENA
hold => sp[7]~reg0.ENA
hold => sp[8]~reg0.ENA
hold => sp[9]~reg0.ENA
hold => sp[10]~reg0.ENA
hold => sp[11]~reg0.ENA
hold => sp[12]~reg0.ENA
hold => sp[13]~reg0.ENA
hold => sp[14]~reg0.ENA
hold => sp[15]~reg0.ENA
sp_ctrl[0] => Equal0.IN0
sp_ctrl[1] => Equal0.IN5
sp_ctrl[2] => Equal0.IN4
sp_ctrl[3] => Equal0.IN3
sp_ctrl[4] => Equal0.IN2
sp_ctrl[5] => Equal0.IN1
out_alu[0] => sp.DATAB
out_alu[1] => sp.DATAB
out_alu[2] => sp.DATAB
out_alu[3] => sp.DATAB
out_alu[4] => sp.DATAB
out_alu[5] => sp.DATAB
out_alu[6] => sp.DATAB
out_alu[7] => sp.DATAB
out_alu[8] => sp.DATAB
out_alu[9] => sp.DATAB
out_alu[10] => sp.DATAB
out_alu[11] => sp.DATAB
out_alu[12] => sp.DATAB
out_alu[13] => sp.DATAB
out_alu[14] => sp.DATAB
out_alu[15] => sp.DATAB
sp[0] <= sp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[1] <= sp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[2] <= sp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[3] <= sp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[4] <= sp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[5] <= sp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[6] <= sp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[7] <= sp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[8] <= sp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[9] <= sp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[10] <= sp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[11] <= sp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[12] <= sp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[13] <= sp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[14] <= sp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[15] <= sp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01
clk => md[0]~reg0.CLK
clk => md[1]~reg0.CLK
clk => md[2]~reg0.CLK
clk => md[3]~reg0.CLK
clk => md[4]~reg0.CLK
clk => md[5]~reg0.CLK
clk => md[6]~reg0.CLK
clk => md[7]~reg0.CLK
clk => md[8]~reg0.CLK
clk => md[9]~reg0.CLK
clk => md[10]~reg0.CLK
clk => md[11]~reg0.CLK
clk => md[12]~reg0.CLK
clk => md[13]~reg0.CLK
clk => md[14]~reg0.CLK
clk => md[15]~reg0.CLK
hold => md[0]~reg0.ENA
hold => md[1]~reg0.ENA
hold => md[2]~reg0.ENA
hold => md[3]~reg0.ENA
hold => md[4]~reg0.ENA
hold => md[5]~reg0.ENA
hold => md[6]~reg0.ENA
hold => md[7]~reg0.ENA
hold => md[8]~reg0.ENA
hold => md[9]~reg0.ENA
hold => md[10]~reg0.ENA
hold => md[11]~reg0.ENA
hold => md[12]~reg0.ENA
hold => md[13]~reg0.ENA
hold => md[14]~reg0.ENA
hold => md[15]~reg0.ENA
md_ctrl[0] => Equal0.IN11
md_ctrl[0] => Equal1.IN11
md_ctrl[0] => Equal2.IN11
md_ctrl[0] => Equal3.IN11
md_ctrl[0] => Equal4.IN11
md_ctrl[1] => Equal0.IN10
md_ctrl[1] => Equal1.IN10
md_ctrl[1] => Equal2.IN10
md_ctrl[1] => Equal3.IN10
md_ctrl[1] => Equal4.IN10
md_ctrl[2] => Equal0.IN9
md_ctrl[2] => Equal1.IN9
md_ctrl[2] => Equal2.IN9
md_ctrl[2] => Equal3.IN9
md_ctrl[2] => Equal4.IN9
md_ctrl[3] => Equal0.IN8
md_ctrl[3] => Equal1.IN8
md_ctrl[3] => Equal2.IN8
md_ctrl[3] => Equal3.IN8
md_ctrl[3] => Equal4.IN8
md_ctrl[4] => Equal0.IN7
md_ctrl[4] => Equal1.IN7
md_ctrl[4] => Equal2.IN7
md_ctrl[4] => Equal3.IN7
md_ctrl[4] => Equal4.IN7
md_ctrl[5] => Equal0.IN6
md_ctrl[5] => Equal1.IN6
md_ctrl[5] => Equal2.IN6
md_ctrl[5] => Equal3.IN6
md_ctrl[5] => Equal4.IN6
data_in[0] => Selector15.IN5
data_in[1] => Selector14.IN6
data_in[2] => Selector13.IN6
data_in[3] => Selector12.IN6
data_in[4] => Selector11.IN6
data_in[5] => Selector10.IN6
data_in[6] => Selector9.IN6
data_in[7] => Selector8.IN6
out_alu[0] => Selector15.IN6
out_alu[1] => Selector14.IN7
out_alu[2] => Selector13.IN7
out_alu[3] => Selector12.IN7
out_alu[4] => Selector11.IN7
out_alu[5] => Selector10.IN7
out_alu[6] => Selector9.IN7
out_alu[7] => Selector8.IN7
out_alu[8] => Selector7.IN6
out_alu[9] => Selector6.IN6
out_alu[10] => Selector5.IN6
out_alu[11] => Selector4.IN6
out_alu[12] => Selector3.IN6
out_alu[13] => Selector2.IN6
out_alu[14] => Selector1.IN6
out_alu[15] => Selector0.IN6
md[0] <= md[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[1] <= md[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[2] <= md[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[3] <= md[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[4] <= md[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[5] <= md[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[6] <= md[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[7] <= md[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[8] <= md[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[9] <= md[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[10] <= md[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[11] <= md[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[12] <= md[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[13] <= md[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[14] <= md[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
md[15] <= md[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01
clk => cc[0]~reg0.CLK
clk => cc[1]~reg0.CLK
clk => cc[2]~reg0.CLK
clk => cc[3]~reg0.CLK
clk => cc[4]~reg0.CLK
clk => cc[5]~reg0.CLK
clk => cc[6]~reg0.CLK
clk => cc[7]~reg0.CLK
hold => cc[0]~reg0.ENA
hold => cc[1]~reg0.ENA
hold => cc[2]~reg0.ENA
hold => cc[3]~reg0.ENA
hold => cc[4]~reg0.ENA
hold => cc[5]~reg0.ENA
hold => cc[6]~reg0.ENA
hold => cc[7]~reg0.ENA
cc_ctrl[0] => Equal0.IN11
cc_ctrl[0] => Equal1.IN11
cc_ctrl[0] => Equal2.IN11
cc_ctrl[1] => Equal0.IN10
cc_ctrl[1] => Equal1.IN10
cc_ctrl[1] => Equal2.IN10
cc_ctrl[2] => Equal0.IN9
cc_ctrl[2] => Equal1.IN9
cc_ctrl[2] => Equal2.IN9
cc_ctrl[3] => Equal0.IN8
cc_ctrl[3] => Equal1.IN8
cc_ctrl[3] => Equal2.IN8
cc_ctrl[4] => Equal0.IN7
cc_ctrl[4] => Equal1.IN7
cc_ctrl[4] => Equal2.IN7
cc_ctrl[5] => Equal0.IN6
cc_ctrl[5] => Equal1.IN6
cc_ctrl[5] => Equal2.IN6
data_in[0] => Selector7.IN5
data_in[1] => Selector6.IN5
data_in[2] => Selector5.IN5
data_in[3] => Selector4.IN5
data_in[4] => Selector3.IN5
data_in[5] => Selector2.IN5
data_in[6] => Selector1.IN5
data_in[7] => Selector0.IN5
cc_out[0] => Selector7.IN6
cc_out[1] => Selector6.IN6
cc_out[2] => Selector5.IN6
cc_out[3] => Selector4.IN6
cc_out[4] => Selector3.IN6
cc_out[5] => Selector2.IN6
cc_out[6] => Selector1.IN6
cc_out[7] => Selector0.IN6
cc[0] <= cc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cc[1] <= cc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cc[2] <= cc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cc[3] <= cc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cc[4] <= cc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cc[5] <= cc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cc[6] <= cc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cc[7] <= cc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst
clk => iv[0]~reg0.CLK
clk => iv[1]~reg0.CLK
clk => iv[2]~reg0.CLK
hold => iv[1]~reg0.ENA
hold => iv[0]~reg0.ENA
hold => iv[2]~reg0.ENA
iv_ctrl[0] => Equal0.IN11
iv_ctrl[0] => Equal1.IN11
iv_ctrl[0] => Equal2.IN11
iv_ctrl[0] => Equal3.IN11
iv_ctrl[0] => Equal4.IN11
iv_ctrl[0] => Equal5.IN11
iv_ctrl[0] => Equal6.IN11
iv_ctrl[0] => Equal7.IN11
iv_ctrl[1] => Equal0.IN10
iv_ctrl[1] => Equal1.IN10
iv_ctrl[1] => Equal2.IN10
iv_ctrl[1] => Equal3.IN10
iv_ctrl[1] => Equal4.IN10
iv_ctrl[1] => Equal5.IN10
iv_ctrl[1] => Equal6.IN10
iv_ctrl[1] => Equal7.IN10
iv_ctrl[2] => Equal0.IN9
iv_ctrl[2] => Equal1.IN9
iv_ctrl[2] => Equal2.IN9
iv_ctrl[2] => Equal3.IN9
iv_ctrl[2] => Equal4.IN9
iv_ctrl[2] => Equal5.IN9
iv_ctrl[2] => Equal6.IN9
iv_ctrl[2] => Equal7.IN9
iv_ctrl[3] => Equal0.IN8
iv_ctrl[3] => Equal1.IN8
iv_ctrl[3] => Equal2.IN8
iv_ctrl[3] => Equal3.IN8
iv_ctrl[3] => Equal4.IN8
iv_ctrl[3] => Equal5.IN8
iv_ctrl[3] => Equal6.IN8
iv_ctrl[3] => Equal7.IN8
iv_ctrl[4] => Equal0.IN7
iv_ctrl[4] => Equal1.IN7
iv_ctrl[4] => Equal2.IN7
iv_ctrl[4] => Equal3.IN7
iv_ctrl[4] => Equal4.IN7
iv_ctrl[4] => Equal5.IN7
iv_ctrl[4] => Equal6.IN7
iv_ctrl[4] => Equal7.IN7
iv_ctrl[5] => Equal0.IN6
iv_ctrl[5] => Equal1.IN6
iv_ctrl[5] => Equal2.IN6
iv_ctrl[5] => Equal3.IN6
iv_ctrl[5] => Equal4.IN6
iv_ctrl[5] => Equal5.IN6
iv_ctrl[5] => Equal6.IN6
iv_ctrl[5] => Equal7.IN6
iv[0] <= iv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iv[1] <= iv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iv[2] <= iv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01
clk => op_code[0]~reg0.CLK
clk => op_code[1]~reg0.CLK
clk => op_code[2]~reg0.CLK
clk => op_code[3]~reg0.CLK
clk => op_code[4]~reg0.CLK
clk => op_code[5]~reg0.CLK
clk => op_code[6]~reg0.CLK
clk => op_code[7]~reg0.CLK
hold => op_code[0]~reg0.ENA
hold => op_code[1]~reg0.ENA
hold => op_code[2]~reg0.ENA
hold => op_code[3]~reg0.ENA
hold => op_code[4]~reg0.ENA
hold => op_code[5]~reg0.ENA
hold => op_code[6]~reg0.ENA
hold => op_code[7]~reg0.ENA
op_ctrl[0] => Equal0.IN5
op_ctrl[0] => Equal1.IN5
op_ctrl[1] => Equal0.IN4
op_ctrl[1] => Equal1.IN4
op_ctrl[2] => Equal0.IN3
op_ctrl[2] => Equal1.IN3
data_in[0] => Selector7.IN4
data_in[1] => Selector6.IN4
data_in[2] => Selector5.IN4
data_in[3] => Selector4.IN4
data_in[4] => Selector3.IN4
data_in[5] => Selector2.IN4
data_in[6] => Selector1.IN4
data_in[7] => Selector0.IN4
op_code[0] <= op_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_code[1] <= op_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_code[2] <= op_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_code[3] <= op_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_code[4] <= op_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_code[5] <= op_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_code[6] <= op_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_code[7] <= op_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|left_mux_6801:left_mux01
left_ctrl[0] => Equal0.IN11
left_ctrl[0] => Equal1.IN11
left_ctrl[0] => Equal2.IN11
left_ctrl[0] => Equal3.IN11
left_ctrl[0] => Equal4.IN11
left_ctrl[1] => Equal0.IN10
left_ctrl[1] => Equal1.IN10
left_ctrl[1] => Equal2.IN10
left_ctrl[1] => Equal3.IN10
left_ctrl[1] => Equal4.IN10
left_ctrl[2] => Equal0.IN9
left_ctrl[2] => Equal1.IN9
left_ctrl[2] => Equal2.IN9
left_ctrl[2] => Equal3.IN9
left_ctrl[2] => Equal4.IN9
left_ctrl[3] => Equal0.IN8
left_ctrl[3] => Equal1.IN8
left_ctrl[3] => Equal2.IN8
left_ctrl[3] => Equal3.IN8
left_ctrl[3] => Equal4.IN8
left_ctrl[4] => Equal0.IN7
left_ctrl[4] => Equal1.IN7
left_ctrl[4] => Equal2.IN7
left_ctrl[4] => Equal3.IN7
left_ctrl[4] => Equal4.IN7
left_ctrl[5] => Equal0.IN6
left_ctrl[5] => Equal1.IN6
left_ctrl[5] => Equal2.IN6
left_ctrl[5] => Equal3.IN6
left_ctrl[5] => Equal4.IN6
acca[0] => Selector7.IN6
acca[0] => Selector15.IN5
acca[1] => Selector6.IN6
acca[1] => Selector14.IN5
acca[2] => Selector5.IN6
acca[2] => Selector13.IN5
acca[3] => Selector4.IN6
acca[3] => Selector12.IN5
acca[4] => Selector3.IN6
acca[4] => Selector11.IN5
acca[5] => Selector2.IN6
acca[5] => Selector10.IN5
acca[6] => Selector1.IN6
acca[6] => Selector9.IN5
acca[7] => Selector0.IN6
acca[7] => Selector8.IN5
accb[0] => Selector15.IN6
accb[1] => Selector14.IN6
accb[2] => Selector13.IN6
accb[3] => Selector12.IN6
accb[4] => Selector11.IN6
accb[5] => Selector10.IN6
accb[6] => Selector9.IN6
accb[7] => Selector8.IN6
xreg[0] => Selector15.IN7
xreg[1] => Selector14.IN7
xreg[2] => Selector13.IN7
xreg[3] => Selector12.IN7
xreg[4] => Selector11.IN7
xreg[5] => Selector10.IN7
xreg[6] => Selector9.IN7
xreg[7] => Selector8.IN7
xreg[8] => Selector7.IN7
xreg[9] => Selector6.IN7
xreg[10] => Selector5.IN7
xreg[11] => Selector4.IN7
xreg[12] => Selector3.IN7
xreg[13] => Selector2.IN7
xreg[14] => Selector1.IN7
xreg[15] => Selector0.IN7
sp[0] => Selector15.IN8
sp[1] => Selector14.IN8
sp[2] => Selector13.IN8
sp[3] => Selector12.IN8
sp[4] => Selector11.IN8
sp[5] => Selector10.IN8
sp[6] => Selector9.IN8
sp[7] => Selector8.IN8
sp[8] => Selector7.IN8
sp[9] => Selector6.IN8
sp[10] => Selector5.IN8
sp[11] => Selector4.IN8
sp[12] => Selector3.IN8
sp[13] => Selector2.IN8
sp[14] => Selector1.IN8
sp[15] => Selector0.IN8
md[0] => Selector15.IN9
md[1] => Selector14.IN9
md[2] => Selector13.IN9
md[3] => Selector12.IN9
md[4] => Selector11.IN9
md[5] => Selector10.IN9
md[6] => Selector9.IN9
md[7] => Selector8.IN9
md[8] => Selector7.IN9
md[9] => Selector6.IN9
md[10] => Selector5.IN9
md[11] => Selector4.IN9
md[12] => Selector3.IN9
md[13] => Selector2.IN9
md[14] => Selector1.IN9
md[15] => Selector0.IN9
left[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
left[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
left[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
left[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
left[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
left[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
left[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
left[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
left[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
left[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
left[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
left[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
left[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
left[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
left[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
left[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|right_mux_6801:right_mux01
right_ctrl[0] => Equal0.IN11
right_ctrl[0] => Equal1.IN11
right_ctrl[0] => Equal2.IN11
right_ctrl[1] => Equal0.IN10
right_ctrl[1] => Equal1.IN10
right_ctrl[1] => Equal2.IN10
right_ctrl[2] => Equal0.IN9
right_ctrl[2] => Equal1.IN9
right_ctrl[2] => Equal2.IN9
right_ctrl[3] => Equal0.IN8
right_ctrl[3] => Equal1.IN8
right_ctrl[3] => Equal2.IN8
right_ctrl[4] => Equal0.IN7
right_ctrl[4] => Equal1.IN7
right_ctrl[4] => Equal2.IN7
right_ctrl[5] => Equal0.IN6
right_ctrl[5] => Equal1.IN6
right_ctrl[5] => Equal2.IN6
accb[0] => Selector7.IN6
accb[1] => Selector6.IN4
accb[2] => Selector5.IN4
accb[3] => Selector4.IN4
accb[4] => Selector3.IN4
accb[5] => Selector2.IN4
accb[6] => Selector1.IN4
accb[7] => Selector0.IN4
md[0] => Selector7.IN7
md[1] => Selector6.IN5
md[2] => Selector5.IN5
md[3] => Selector4.IN5
md[4] => Selector3.IN5
md[5] => Selector2.IN5
md[6] => Selector1.IN5
md[7] => Selector0.IN5
md[8] => right.DATAB
md[9] => right.DATAB
md[10] => right.DATAB
md[11] => right.DATAB
md[12] => right.DATAB
md[13] => right.DATAB
md[14] => right.DATAB
md[15] => right.DATAB
right[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
right[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
right[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
right[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
right[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
right[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
right[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
right[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
right[8] <= right.DB_MAX_OUTPUT_PORT_TYPE
right[9] <= right.DB_MAX_OUTPUT_PORT_TYPE
right[10] <= right.DB_MAX_OUTPUT_PORT_TYPE
right[11] <= right.DB_MAX_OUTPUT_PORT_TYPE
right[12] <= right.DB_MAX_OUTPUT_PORT_TYPE
right[13] <= right.DB_MAX_OUTPUT_PORT_TYPE
right[14] <= right.DB_MAX_OUTPUT_PORT_TYPE
right[15] <= right.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|ALU6801:ALU01
alu_ctrl[0] => Equal0.IN11
alu_ctrl[0] => Equal1.IN11
alu_ctrl[0] => Equal2.IN11
alu_ctrl[0] => Equal3.IN11
alu_ctrl[0] => Equal4.IN11
alu_ctrl[0] => Equal5.IN11
alu_ctrl[0] => Equal6.IN11
alu_ctrl[0] => Equal7.IN11
alu_ctrl[0] => Equal8.IN11
alu_ctrl[0] => Equal9.IN11
alu_ctrl[0] => Equal10.IN11
alu_ctrl[0] => Equal11.IN11
alu_ctrl[0] => Equal12.IN11
alu_ctrl[0] => Equal13.IN11
alu_ctrl[0] => Equal14.IN11
alu_ctrl[0] => Equal15.IN11
alu_ctrl[0] => Equal16.IN11
alu_ctrl[0] => Equal17.IN11
alu_ctrl[0] => Equal18.IN11
alu_ctrl[0] => Equal19.IN11
alu_ctrl[0] => Equal20.IN11
alu_ctrl[0] => Equal21.IN11
alu_ctrl[0] => Equal22.IN11
alu_ctrl[0] => Equal23.IN11
alu_ctrl[0] => Equal24.IN11
alu_ctrl[0] => Equal25.IN11
alu_ctrl[0] => Equal26.IN11
alu_ctrl[0] => Equal27.IN11
alu_ctrl[0] => Equal29.IN11
alu_ctrl[0] => Equal30.IN11
alu_ctrl[0] => Equal31.IN11
alu_ctrl[0] => Equal32.IN11
alu_ctrl[0] => Equal33.IN11
alu_ctrl[0] => Equal34.IN11
alu_ctrl[0] => Equal35.IN11
alu_ctrl[0] => Equal36.IN11
alu_ctrl[0] => Equal37.IN11
alu_ctrl[1] => Equal0.IN10
alu_ctrl[1] => Equal1.IN10
alu_ctrl[1] => Equal2.IN10
alu_ctrl[1] => Equal3.IN10
alu_ctrl[1] => Equal4.IN10
alu_ctrl[1] => Equal5.IN10
alu_ctrl[1] => Equal6.IN10
alu_ctrl[1] => Equal7.IN10
alu_ctrl[1] => Equal8.IN10
alu_ctrl[1] => Equal9.IN10
alu_ctrl[1] => Equal10.IN10
alu_ctrl[1] => Equal11.IN10
alu_ctrl[1] => Equal12.IN10
alu_ctrl[1] => Equal13.IN10
alu_ctrl[1] => Equal14.IN10
alu_ctrl[1] => Equal15.IN10
alu_ctrl[1] => Equal16.IN10
alu_ctrl[1] => Equal17.IN10
alu_ctrl[1] => Equal18.IN10
alu_ctrl[1] => Equal19.IN10
alu_ctrl[1] => Equal20.IN10
alu_ctrl[1] => Equal21.IN10
alu_ctrl[1] => Equal22.IN10
alu_ctrl[1] => Equal23.IN10
alu_ctrl[1] => Equal24.IN10
alu_ctrl[1] => Equal25.IN10
alu_ctrl[1] => Equal26.IN10
alu_ctrl[1] => Equal27.IN10
alu_ctrl[1] => Equal29.IN10
alu_ctrl[1] => Equal30.IN10
alu_ctrl[1] => Equal31.IN10
alu_ctrl[1] => Equal32.IN10
alu_ctrl[1] => Equal33.IN10
alu_ctrl[1] => Equal34.IN10
alu_ctrl[1] => Equal35.IN10
alu_ctrl[1] => Equal36.IN10
alu_ctrl[1] => Equal37.IN10
alu_ctrl[2] => Equal0.IN9
alu_ctrl[2] => Equal1.IN9
alu_ctrl[2] => Equal2.IN9
alu_ctrl[2] => Equal3.IN9
alu_ctrl[2] => Equal4.IN9
alu_ctrl[2] => Equal5.IN9
alu_ctrl[2] => Equal6.IN9
alu_ctrl[2] => Equal7.IN9
alu_ctrl[2] => Equal8.IN9
alu_ctrl[2] => Equal9.IN9
alu_ctrl[2] => Equal10.IN9
alu_ctrl[2] => Equal11.IN9
alu_ctrl[2] => Equal12.IN9
alu_ctrl[2] => Equal13.IN9
alu_ctrl[2] => Equal14.IN9
alu_ctrl[2] => Equal15.IN9
alu_ctrl[2] => Equal16.IN9
alu_ctrl[2] => Equal17.IN9
alu_ctrl[2] => Equal18.IN9
alu_ctrl[2] => Equal19.IN9
alu_ctrl[2] => Equal20.IN9
alu_ctrl[2] => Equal21.IN9
alu_ctrl[2] => Equal22.IN9
alu_ctrl[2] => Equal23.IN9
alu_ctrl[2] => Equal24.IN9
alu_ctrl[2] => Equal25.IN9
alu_ctrl[2] => Equal26.IN9
alu_ctrl[2] => Equal27.IN9
alu_ctrl[2] => Equal29.IN9
alu_ctrl[2] => Equal30.IN9
alu_ctrl[2] => Equal31.IN9
alu_ctrl[2] => Equal32.IN9
alu_ctrl[2] => Equal33.IN9
alu_ctrl[2] => Equal34.IN9
alu_ctrl[2] => Equal35.IN9
alu_ctrl[2] => Equal36.IN9
alu_ctrl[2] => Equal37.IN9
alu_ctrl[3] => Equal0.IN8
alu_ctrl[3] => Equal1.IN8
alu_ctrl[3] => Equal2.IN8
alu_ctrl[3] => Equal3.IN8
alu_ctrl[3] => Equal4.IN8
alu_ctrl[3] => Equal5.IN8
alu_ctrl[3] => Equal6.IN8
alu_ctrl[3] => Equal7.IN8
alu_ctrl[3] => Equal8.IN8
alu_ctrl[3] => Equal9.IN8
alu_ctrl[3] => Equal10.IN8
alu_ctrl[3] => Equal11.IN8
alu_ctrl[3] => Equal12.IN8
alu_ctrl[3] => Equal13.IN8
alu_ctrl[3] => Equal14.IN8
alu_ctrl[3] => Equal15.IN8
alu_ctrl[3] => Equal16.IN8
alu_ctrl[3] => Equal17.IN8
alu_ctrl[3] => Equal18.IN8
alu_ctrl[3] => Equal19.IN8
alu_ctrl[3] => Equal20.IN8
alu_ctrl[3] => Equal21.IN8
alu_ctrl[3] => Equal22.IN8
alu_ctrl[3] => Equal23.IN8
alu_ctrl[3] => Equal24.IN8
alu_ctrl[3] => Equal25.IN8
alu_ctrl[3] => Equal26.IN8
alu_ctrl[3] => Equal27.IN8
alu_ctrl[3] => Equal29.IN8
alu_ctrl[3] => Equal30.IN8
alu_ctrl[3] => Equal31.IN8
alu_ctrl[3] => Equal32.IN8
alu_ctrl[3] => Equal33.IN8
alu_ctrl[3] => Equal34.IN8
alu_ctrl[3] => Equal35.IN8
alu_ctrl[3] => Equal36.IN8
alu_ctrl[3] => Equal37.IN8
alu_ctrl[4] => Equal0.IN7
alu_ctrl[4] => Equal1.IN7
alu_ctrl[4] => Equal2.IN7
alu_ctrl[4] => Equal3.IN7
alu_ctrl[4] => Equal4.IN7
alu_ctrl[4] => Equal5.IN7
alu_ctrl[4] => Equal6.IN7
alu_ctrl[4] => Equal7.IN7
alu_ctrl[4] => Equal8.IN7
alu_ctrl[4] => Equal9.IN7
alu_ctrl[4] => Equal10.IN7
alu_ctrl[4] => Equal11.IN7
alu_ctrl[4] => Equal12.IN7
alu_ctrl[4] => Equal13.IN7
alu_ctrl[4] => Equal14.IN7
alu_ctrl[4] => Equal15.IN7
alu_ctrl[4] => Equal16.IN7
alu_ctrl[4] => Equal17.IN7
alu_ctrl[4] => Equal18.IN7
alu_ctrl[4] => Equal19.IN7
alu_ctrl[4] => Equal20.IN7
alu_ctrl[4] => Equal21.IN7
alu_ctrl[4] => Equal22.IN7
alu_ctrl[4] => Equal23.IN7
alu_ctrl[4] => Equal24.IN7
alu_ctrl[4] => Equal25.IN7
alu_ctrl[4] => Equal26.IN7
alu_ctrl[4] => Equal27.IN7
alu_ctrl[4] => Equal29.IN7
alu_ctrl[4] => Equal30.IN7
alu_ctrl[4] => Equal31.IN7
alu_ctrl[4] => Equal32.IN7
alu_ctrl[4] => Equal33.IN7
alu_ctrl[4] => Equal34.IN7
alu_ctrl[4] => Equal35.IN7
alu_ctrl[4] => Equal36.IN7
alu_ctrl[4] => Equal37.IN7
alu_ctrl[5] => Equal0.IN6
alu_ctrl[5] => Equal1.IN6
alu_ctrl[5] => Equal2.IN6
alu_ctrl[5] => Equal3.IN6
alu_ctrl[5] => Equal4.IN6
alu_ctrl[5] => Equal5.IN6
alu_ctrl[5] => Equal6.IN6
alu_ctrl[5] => Equal7.IN6
alu_ctrl[5] => Equal8.IN6
alu_ctrl[5] => Equal9.IN6
alu_ctrl[5] => Equal10.IN6
alu_ctrl[5] => Equal11.IN6
alu_ctrl[5] => Equal12.IN6
alu_ctrl[5] => Equal13.IN6
alu_ctrl[5] => Equal14.IN6
alu_ctrl[5] => Equal15.IN6
alu_ctrl[5] => Equal16.IN6
alu_ctrl[5] => Equal17.IN6
alu_ctrl[5] => Equal18.IN6
alu_ctrl[5] => Equal19.IN6
alu_ctrl[5] => Equal20.IN6
alu_ctrl[5] => Equal21.IN6
alu_ctrl[5] => Equal22.IN6
alu_ctrl[5] => Equal23.IN6
alu_ctrl[5] => Equal24.IN6
alu_ctrl[5] => Equal25.IN6
alu_ctrl[5] => Equal26.IN6
alu_ctrl[5] => Equal27.IN6
alu_ctrl[5] => Equal29.IN6
alu_ctrl[5] => Equal30.IN6
alu_ctrl[5] => Equal31.IN6
alu_ctrl[5] => Equal32.IN6
alu_ctrl[5] => Equal33.IN6
alu_ctrl[5] => Equal34.IN6
alu_ctrl[5] => Equal35.IN6
alu_ctrl[5] => Equal36.IN6
alu_ctrl[5] => Equal37.IN6
cc[0] => carry_in.DATAA
cc[0] => Selector15.IN19
cc[0] => Selector16.IN20
cc[0] => cc_out.IN0
cc[0] => daa_reg[6].OUTPUTSELECT
cc[0] => daa_reg[5].OUTPUTSELECT
cc[1] => Selector14.IN21
cc[1] => Selector21.IN27
cc[2] => Selector13.IN21
cc[2] => Selector17.IN6
cc[3] => Selector12.IN21
cc[3] => Selector18.IN4
cc[4] => Selector11.IN21
cc[4] => Selector19.IN6
cc[5] => daa_reg.OUTPUTSELECT
cc[5] => daa_reg.OUTPUTSELECT
cc[5] => Selector10.IN21
cc[5] => Selector20.IN4
cc[6] => Selector9.IN21
cc[6] => cc_out.IN0
cc[7] => Selector8.IN22
cc[7] => cc_out.DATAA
cc_out[0] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
cc_out[1] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
cc_out[2] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
cc_out[3] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
cc_out[4] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
cc_out[5] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
cc_out[6] <= cc_out.DB_MAX_OUTPUT_PORT_TYPE
cc_out[7] <= cc_out.DB_MAX_OUTPUT_PORT_TYPE
left[0] => LessThan0.IN8
left[0] => Add0.IN16
left[0] => Add2.IN32
left[0] => out_alu.IN0
left[0] => out_alu.IN0
left[0] => out_alu.IN0
left[0] => Selector14.IN24
left[0] => Selector15.IN21
left[0] => Selector16.IN23
left[0] => cc_out.IN1
left[0] => cc_out.IN0
left[0] => cc_out.IN1
left[0] => Selector21.IN29
left[0] => Add4.IN16
left[0] => Selector15.IN5
left[0] => cc_out.IN1
left[1] => LessThan0.IN7
left[1] => Add0.IN15
left[1] => Add2.IN31
left[1] => out_alu.IN0
left[1] => out_alu.IN0
left[1] => out_alu.IN0
left[1] => Add5.IN26
left[1] => Selector13.IN24
left[1] => Selector14.IN23
left[1] => Selector15.IN20
left[1] => cc_out.IN1
left[1] => Selector21.IN28
left[1] => Add4.IN15
left[1] => Selector14.IN5
left[1] => cc_out.IN1
left[2] => LessThan0.IN6
left[2] => Add0.IN14
left[2] => Add2.IN30
left[2] => out_alu.IN0
left[2] => out_alu.IN0
left[2] => out_alu.IN0
left[2] => Add5.IN25
left[2] => Selector12.IN24
left[2] => Selector13.IN23
left[2] => Selector14.IN22
left[2] => Selector17.IN7
left[2] => cc_out.IN1
left[2] => Add4.IN14
left[2] => Selector13.IN5
left[2] => cc_out.IN1
left[3] => LessThan0.IN5
left[3] => Add0.IN13
left[3] => Add2.IN29
left[3] => out_alu.IN0
left[3] => out_alu.IN0
left[3] => out_alu.IN0
left[3] => Add5.IN24
left[3] => Selector11.IN24
left[3] => Selector12.IN23
left[3] => Selector13.IN22
left[3] => Selector18.IN5
left[3] => cc_out.IN1
left[3] => cc_out.IN1
left[3] => Add4.IN13
left[3] => Selector12.IN5
left[3] => cc_out.IN1
left[4] => LessThan1.IN8
left[4] => LessThan2.IN8
left[4] => Add0.IN12
left[4] => Add2.IN28
left[4] => out_alu.IN0
left[4] => out_alu.IN0
left[4] => out_alu.IN0
left[4] => Add5.IN23
left[4] => Selector10.IN24
left[4] => Selector11.IN23
left[4] => Selector12.IN22
left[4] => Selector19.IN7
left[4] => cc_out.IN1
left[4] => Add4.IN12
left[4] => Selector11.IN5
left[4] => cc_out.IN1
left[5] => LessThan1.IN7
left[5] => LessThan2.IN7
left[5] => Add0.IN11
left[5] => Add2.IN27
left[5] => out_alu.IN0
left[5] => out_alu.IN0
left[5] => out_alu.IN0
left[5] => Add5.IN22
left[5] => Selector9.IN24
left[5] => Selector10.IN23
left[5] => Selector11.IN22
left[5] => Selector20.IN5
left[5] => cc_out.IN1
left[5] => Add4.IN11
left[5] => Selector10.IN5
left[5] => cc_out.IN1
left[6] => LessThan1.IN6
left[6] => LessThan2.IN6
left[6] => Add0.IN10
left[6] => Add2.IN26
left[6] => out_alu.IN0
left[6] => out_alu.IN0
left[6] => out_alu.IN0
left[6] => Add5.IN21
left[6] => Selector8.IN25
left[6] => Selector9.IN23
left[6] => Selector10.IN22
left[6] => cc_out.IN0
left[6] => cc_out.IN0
left[6] => cc_out.IN1
left[6] => Add4.IN10
left[6] => Selector9.IN5
left[6] => cc_out.IN0
left[7] => LessThan1.IN5
left[7] => LessThan2.IN5
left[7] => Add0.IN9
left[7] => Add2.IN25
left[7] => out_alu.IN0
left[7] => out_alu.IN0
left[7] => out_alu.IN0
left[7] => Add5.IN20
left[7] => Selector7.IN24
left[7] => Selector8.IN24
left[7] => Selector9.IN22
left[7] => cc_out.IN1
left[7] => Selector16.IN22
left[7] => cc_out.IN0
left[7] => cc_out.IN1
left[7] => cc_out.IN1
left[7] => cc_out.IN1
left[7] => cc_out.DATAB
left[7] => Add4.IN9
left[7] => Selector8.IN5
left[7] => cc_out.IN0
left[7] => cc_out.IN0
left[7] => cc_out.IN1
left[7] => cc_out.IN1
left[8] => Add0.IN8
left[8] => Add2.IN24
left[8] => out_alu.IN0
left[8] => out_alu.IN0
left[8] => out_alu.IN0
left[8] => Add5.IN19
left[8] => Selector6.IN24
left[8] => Selector7.IN23
left[8] => Selector8.IN23
left[8] => Add4.IN8
left[8] => Selector7.IN6
left[9] => Add0.IN7
left[9] => Add2.IN23
left[9] => out_alu.IN0
left[9] => out_alu.IN0
left[9] => out_alu.IN0
left[9] => Add5.IN18
left[9] => Selector5.IN24
left[9] => Selector6.IN23
left[9] => Selector7.IN22
left[9] => Add4.IN7
left[9] => Selector6.IN6
left[10] => Add0.IN6
left[10] => Add2.IN22
left[10] => out_alu.IN0
left[10] => out_alu.IN0
left[10] => out_alu.IN0
left[10] => Add5.IN17
left[10] => Selector4.IN24
left[10] => Selector5.IN23
left[10] => Selector6.IN22
left[10] => Add4.IN6
left[10] => Selector5.IN6
left[11] => Add0.IN5
left[11] => Add2.IN21
left[11] => out_alu.IN0
left[11] => out_alu.IN0
left[11] => out_alu.IN0
left[11] => Add5.IN16
left[11] => Selector3.IN24
left[11] => Selector4.IN23
left[11] => Selector5.IN22
left[11] => Add4.IN5
left[11] => Selector4.IN6
left[12] => Add0.IN4
left[12] => Add2.IN20
left[12] => out_alu.IN0
left[12] => out_alu.IN0
left[12] => out_alu.IN0
left[12] => Add5.IN15
left[12] => Selector2.IN24
left[12] => Selector3.IN23
left[12] => Selector4.IN22
left[12] => Add4.IN4
left[12] => Selector3.IN6
left[13] => Add0.IN3
left[13] => Add2.IN19
left[13] => out_alu.IN0
left[13] => out_alu.IN0
left[13] => out_alu.IN0
left[13] => Add5.IN14
left[13] => Selector1.IN24
left[13] => Selector2.IN23
left[13] => Selector3.IN22
left[13] => Add4.IN3
left[13] => Selector2.IN6
left[14] => Add0.IN2
left[14] => Add2.IN18
left[14] => out_alu.IN0
left[14] => out_alu.IN0
left[14] => out_alu.IN0
left[14] => Add5.IN13
left[14] => Selector0.IN23
left[14] => Selector1.IN23
left[14] => Selector2.IN22
left[14] => cc_out.IN0
left[14] => Add4.IN2
left[14] => Selector1.IN6
left[15] => Add0.IN1
left[15] => Add2.IN17
left[15] => out_alu.IN0
left[15] => out_alu.IN0
left[15] => out_alu.IN0
left[15] => Add5.IN12
left[15] => Selector0.IN22
left[15] => Selector1.IN22
left[15] => cc_out.IN1
left[15] => Selector16.IN21
left[15] => cc_out.IN0
left[15] => cc_out.IN1
left[15] => Add4.IN1
left[15] => Selector0.IN6
left[15] => cc_out.IN0
left[15] => cc_out.IN0
left[15] => cc_out.IN1
right[0] => Add0.IN32
right[0] => out_alu.IN1
right[0] => out_alu.IN1
right[0] => out_alu.IN1
right[0] => Add4.IN32
right[0] => Selector15.IN22
right[0] => Add2.IN16
right[1] => Add0.IN31
right[1] => out_alu.IN1
right[1] => out_alu.IN1
right[1] => out_alu.IN1
right[1] => Add4.IN31
right[1] => Selector14.IN25
right[1] => Add2.IN15
right[2] => Add0.IN30
right[2] => out_alu.IN1
right[2] => out_alu.IN1
right[2] => out_alu.IN1
right[2] => Add4.IN30
right[2] => Selector13.IN25
right[2] => Add2.IN14
right[3] => Add0.IN29
right[3] => out_alu.IN1
right[3] => out_alu.IN1
right[3] => out_alu.IN1
right[3] => Add4.IN29
right[3] => Selector12.IN25
right[3] => cc_out.IN1
right[3] => Add2.IN13
right[4] => Add0.IN28
right[4] => out_alu.IN1
right[4] => out_alu.IN1
right[4] => out_alu.IN1
right[4] => Add4.IN28
right[4] => Selector11.IN25
right[4] => Add2.IN12
right[5] => Add0.IN27
right[5] => out_alu.IN1
right[5] => out_alu.IN1
right[5] => out_alu.IN1
right[5] => Add4.IN27
right[5] => Selector10.IN25
right[5] => Add2.IN11
right[6] => Add0.IN26
right[6] => out_alu.IN1
right[6] => out_alu.IN1
right[6] => out_alu.IN1
right[6] => Add4.IN26
right[6] => Selector9.IN25
right[6] => Add2.IN10
right[7] => Add0.IN25
right[7] => out_alu.IN1
right[7] => out_alu.IN1
right[7] => out_alu.IN1
right[7] => Add4.IN25
right[7] => Selector8.IN26
right[7] => cc_out.IN1
right[7] => cc_out.IN1
right[7] => cc_out.IN1
right[7] => Add2.IN9
right[7] => cc_out.IN1
right[7] => cc_out.IN1
right[8] => Add0.IN24
right[8] => out_alu.IN1
right[8] => out_alu.IN1
right[8] => out_alu.IN1
right[8] => Add4.IN24
right[8] => Selector7.IN25
right[8] => Add2.IN8
right[9] => Add0.IN23
right[9] => out_alu.IN1
right[9] => out_alu.IN1
right[9] => out_alu.IN1
right[9] => Add4.IN23
right[9] => Selector6.IN25
right[9] => Add2.IN7
right[10] => Add0.IN22
right[10] => out_alu.IN1
right[10] => out_alu.IN1
right[10] => out_alu.IN1
right[10] => Add4.IN22
right[10] => Selector5.IN25
right[10] => Add2.IN6
right[11] => Add0.IN21
right[11] => out_alu.IN1
right[11] => out_alu.IN1
right[11] => out_alu.IN1
right[11] => Add4.IN21
right[11] => Selector4.IN25
right[11] => Add2.IN5
right[12] => Add0.IN20
right[12] => out_alu.IN1
right[12] => out_alu.IN1
right[12] => out_alu.IN1
right[12] => Add4.IN20
right[12] => Selector3.IN25
right[12] => Add2.IN4
right[13] => Add0.IN19
right[13] => out_alu.IN1
right[13] => out_alu.IN1
right[13] => out_alu.IN1
right[13] => Add4.IN19
right[13] => Selector2.IN25
right[13] => Add2.IN3
right[14] => Add0.IN18
right[14] => out_alu.IN1
right[14] => out_alu.IN1
right[14] => out_alu.IN1
right[14] => Add4.IN18
right[14] => Selector1.IN25
right[14] => Add2.IN2
right[15] => Add0.IN17
right[15] => out_alu.IN1
right[15] => out_alu.IN1
right[15] => out_alu.IN1
right[15] => Add4.IN17
right[15] => Selector0.IN24
right[15] => cc_out.IN1
right[15] => cc_out.IN1
right[15] => cc_out.IN1
right[15] => Add2.IN1
right[15] => cc_out.IN1
right[15] => cc_out.IN1
out_alu[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
out_alu[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
out_alu[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
out_alu[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
out_alu[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
out_alu[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
out_alu[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
out_alu[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
out_alu[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out_alu[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out_alu[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out_alu[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out_alu[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out_alu[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out_alu[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
out_alu[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst
clk => nmi_ack~reg0.CLK
hold => nmi_ack~reg0.ENA
nmi_ctrl[0] => Equal0.IN11
nmi_ctrl[0] => Equal1.IN11
nmi_ctrl[1] => Equal0.IN10
nmi_ctrl[1] => Equal1.IN10
nmi_ctrl[2] => Equal0.IN9
nmi_ctrl[2] => Equal1.IN9
nmi_ctrl[3] => Equal0.IN8
nmi_ctrl[3] => Equal1.IN8
nmi_ctrl[4] => Equal0.IN7
nmi_ctrl[4] => Equal1.IN7
nmi_ctrl[5] => Equal0.IN6
nmi_ctrl[5] => Equal1.IN6
nmi_ack <= nmi_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01
clk => state~2.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
halt => pc_ctrl.OUTPUTSELECT
halt => pc_ctrl.OUTPUTSELECT
halt => nmi_ctrl.OUTPUTSELECT
halt => nmi_ctrl.OUTPUTSELECT
halt => next_state.OUTPUTSELECT
halt => next_state.OUTPUTSELECT
halt => Selector63.IN1
halt => Selector59.IN7
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
ea[0] => Selector28.IN13
ea[0] => Selector27.IN4
ea[0] => Selector30.IN4
ea[0] => Selector58.IN4
ea[1] => Selector28.IN12
ea[1] => Selector27.IN5
ea[1] => Selector30.IN5
ea[1] => Selector58.IN5
ea[2] => Selector28.IN11
ea[2] => Selector27.IN6
ea[2] => Selector30.IN6
ea[2] => Selector58.IN6
ea[3] => Selector28.IN10
ea[3] => Selector27.IN7
ea[3] => Selector30.IN7
ea[3] => Selector58.IN7
ea[4] => Selector28.IN9
ea[4] => Selector27.IN8
ea[4] => Selector30.IN8
ea[4] => Selector58.IN8
ea[5] => Selector28.IN8
ea[5] => Selector27.IN9
ea[5] => Selector30.IN9
ea[5] => Selector58.IN9
ea[6] => Selector28.IN7
ea[6] => Selector27.IN10
ea[6] => Selector30.IN10
ea[6] => Selector58.IN10
ea[7] => Selector28.IN6
ea[7] => Selector27.IN11
ea[7] => Selector30.IN11
ea[7] => Selector58.IN11
ea[8] => ~NO_FANOUT~
ea[9] => ~NO_FANOUT~
ea[10] => ~NO_FANOUT~
ea[11] => ~NO_FANOUT~
ea[12] => ~NO_FANOUT~
ea[13] => ~NO_FANOUT~
ea[14] => ~NO_FANOUT~
ea[15] => ~NO_FANOUT~
op_code[0] => Decoder2.IN2
op_code[0] => Mux0.IN15
op_code[0] => Mux1.IN15
op_code[0] => Equal0.IN7
op_code[0] => Equal1.IN7
op_code[0] => Decoder4.IN3
op_code[0] => Equal4.IN15
op_code[0] => Equal5.IN15
op_code[1] => Decoder0.IN2
op_code[1] => Mux0.IN14
op_code[1] => Mux1.IN14
op_code[1] => Equal0.IN6
op_code[1] => Equal1.IN6
op_code[1] => Decoder4.IN2
op_code[1] => Equal4.IN14
op_code[1] => Equal5.IN14
op_code[2] => Decoder0.IN1
op_code[2] => Decoder1.IN1
op_code[2] => Decoder2.IN1
op_code[2] => Mux0.IN13
op_code[2] => Mux1.IN13
op_code[2] => Equal0.IN5
op_code[2] => Equal1.IN5
op_code[2] => Decoder4.IN1
op_code[2] => Equal4.IN13
op_code[2] => Equal5.IN13
op_code[3] => Decoder0.IN0
op_code[3] => Decoder1.IN0
op_code[3] => Decoder2.IN0
op_code[3] => Mux0.IN12
op_code[3] => Mux1.IN12
op_code[3] => Equal0.IN4
op_code[3] => Equal1.IN4
op_code[3] => Decoder4.IN0
op_code[3] => Equal4.IN12
op_code[3] => Equal5.IN12
op_code[4] => Mux2.IN19
op_code[4] => Mux3.IN19
op_code[4] => Mux4.IN19
op_code[4] => Mux5.IN19
op_code[4] => Mux6.IN19
op_code[4] => Mux7.IN19
op_code[4] => Mux8.IN19
op_code[4] => Mux9.IN19
op_code[4] => Mux10.IN19
op_code[4] => Mux11.IN19
op_code[4] => Mux12.IN19
op_code[4] => Mux13.IN19
op_code[4] => Mux14.IN19
op_code[4] => Mux15.IN19
op_code[4] => Mux16.IN19
op_code[4] => Decoder3.IN3
op_code[4] => Mux17.IN19
op_code[4] => Mux18.IN19
op_code[4] => Mux19.IN19
op_code[4] => Mux20.IN19
op_code[4] => Mux21.IN19
op_code[4] => Mux22.IN19
op_code[4] => Mux23.IN19
op_code[4] => Mux24.IN19
op_code[4] => Mux25.IN19
op_code[4] => Mux26.IN19
op_code[4] => Mux27.IN19
op_code[4] => Mux28.IN19
op_code[4] => Mux29.IN19
op_code[4] => Mux30.IN19
op_code[4] => Mux31.IN19
op_code[4] => Mux32.IN19
op_code[4] => Equal2.IN7
op_code[4] => Equal3.IN7
op_code[4] => Equal4.IN11
op_code[4] => Equal5.IN11
op_code[5] => Mux2.IN18
op_code[5] => Mux3.IN18
op_code[5] => Mux4.IN18
op_code[5] => Mux5.IN18
op_code[5] => Mux6.IN18
op_code[5] => Mux7.IN18
op_code[5] => Mux8.IN18
op_code[5] => Mux9.IN18
op_code[5] => Mux10.IN18
op_code[5] => Mux11.IN18
op_code[5] => Mux12.IN18
op_code[5] => Mux13.IN18
op_code[5] => Mux14.IN18
op_code[5] => Mux15.IN18
op_code[5] => Mux16.IN18
op_code[5] => Decoder3.IN2
op_code[5] => Mux17.IN18
op_code[5] => Mux18.IN18
op_code[5] => Mux19.IN18
op_code[5] => Mux20.IN18
op_code[5] => Mux21.IN18
op_code[5] => Mux22.IN18
op_code[5] => Mux23.IN18
op_code[5] => Mux24.IN18
op_code[5] => Mux25.IN18
op_code[5] => Mux26.IN18
op_code[5] => Mux27.IN18
op_code[5] => Mux28.IN18
op_code[5] => Mux29.IN18
op_code[5] => Mux30.IN18
op_code[5] => Mux31.IN18
op_code[5] => Mux32.IN18
op_code[5] => Equal2.IN6
op_code[5] => Equal3.IN6
op_code[5] => Equal4.IN10
op_code[5] => Equal5.IN10
op_code[6] => Mux2.IN17
op_code[6] => Mux3.IN17
op_code[6] => Mux4.IN17
op_code[6] => Mux5.IN17
op_code[6] => Mux6.IN17
op_code[6] => Mux7.IN17
op_code[6] => Mux8.IN17
op_code[6] => Mux9.IN17
op_code[6] => Mux10.IN17
op_code[6] => Mux11.IN17
op_code[6] => Mux12.IN17
op_code[6] => Mux13.IN17
op_code[6] => Mux14.IN17
op_code[6] => Mux15.IN17
op_code[6] => Mux16.IN17
op_code[6] => Decoder3.IN1
op_code[6] => Mux17.IN17
op_code[6] => Mux18.IN17
op_code[6] => Mux19.IN17
op_code[6] => Mux20.IN17
op_code[6] => Mux21.IN17
op_code[6] => Mux22.IN17
op_code[6] => Mux23.IN17
op_code[6] => Mux24.IN17
op_code[6] => Mux25.IN17
op_code[6] => Mux26.IN17
op_code[6] => Mux27.IN17
op_code[6] => Mux28.IN17
op_code[6] => Mux29.IN17
op_code[6] => Mux30.IN17
op_code[6] => Mux31.IN17
op_code[6] => Mux32.IN17
op_code[6] => Equal2.IN5
op_code[6] => Equal3.IN5
op_code[6] => Equal4.IN9
op_code[6] => Equal5.IN9
op_code[7] => Mux2.IN16
op_code[7] => Mux3.IN16
op_code[7] => Mux4.IN16
op_code[7] => Mux5.IN16
op_code[7] => Mux6.IN16
op_code[7] => Mux7.IN16
op_code[7] => Mux8.IN16
op_code[7] => Mux9.IN16
op_code[7] => Mux10.IN16
op_code[7] => Mux11.IN16
op_code[7] => Mux12.IN16
op_code[7] => Mux13.IN16
op_code[7] => Mux14.IN16
op_code[7] => Mux15.IN16
op_code[7] => Mux16.IN16
op_code[7] => Decoder3.IN0
op_code[7] => Mux17.IN16
op_code[7] => Mux18.IN16
op_code[7] => Mux19.IN16
op_code[7] => Mux20.IN16
op_code[7] => Mux21.IN16
op_code[7] => Mux22.IN16
op_code[7] => Mux23.IN16
op_code[7] => Mux24.IN16
op_code[7] => Mux25.IN16
op_code[7] => Mux26.IN16
op_code[7] => Mux27.IN16
op_code[7] => Mux28.IN16
op_code[7] => Mux29.IN16
op_code[7] => Mux30.IN16
op_code[7] => Mux31.IN16
op_code[7] => Mux32.IN16
op_code[7] => Equal2.IN4
op_code[7] => Equal3.IN4
op_code[7] => Equal4.IN8
op_code[7] => Equal5.IN8
cc[0] => always0.IN0
cc[0] => Mux0.IN19
cc[0] => Mux1.IN19
cc[0] => Mux0.IN4
cc[0] => Mux1.IN4
cc[1] => always0.IN0
cc[1] => Mux0.IN18
cc[1] => Mux1.IN18
cc[1] => Mux0.IN6
cc[1] => Mux1.IN6
cc[2] => always0.IN1
cc[2] => always0.IN1
cc[2] => Mux0.IN17
cc[2] => Mux1.IN17
cc[2] => Mux0.IN5
cc[2] => Mux1.IN5
cc[3] => always0.IN1
cc[3] => Mux0.IN16
cc[3] => Mux1.IN16
cc[3] => Mux0.IN7
cc[3] => Mux1.IN7
cc[4] => always0.IN1
cc[4] => always0.IN0
cc[4] => always0.IN0
cc[4] => always0.IN0
cc[4] => always0.IN0
cc[4] => always0.IN0
cc[5] => ~NO_FANOUT~
cc[6] => ~NO_FANOUT~
cc[7] => ~NO_FANOUT~
nmi_req => always0.IN0
nmi_req => iv_ctrl.OUTPUTSELECT
nmi_req => iv_ctrl.OUTPUTSELECT
nmi_req => iv_ctrl.OUTPUTSELECT
nmi_req => iv_ctrl.OUTPUTSELECT
nmi_req => next_state.OUTPUTSELECT
nmi_req => next_state.OUTPUTSELECT
nmi_req => next_state.OUTPUTSELECT
nmi_req => next_state.OUTPUTSELECT
nmi_req => always0.IN0
nmi_ack => always0.IN1
nmi_ack => always0.IN1
irq => always0.IN0
irq => always0.IN1
irq_icf => always0.IN1
irq_icf => always0.IN1
irq_ocf => always0.IN1
irq_ocf => always0.IN1
irq_tof => always0.IN1
irq_tof => always0.IN1
irq_sci => always0.IN1
irq_sci => always0.IN1
pc_ctrl[0] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl[1] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl[2] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl[3] <= <GND>
pc_ctrl[4] <= <GND>
pc_ctrl[5] <= <GND>
ea_ctrl[0] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
ea_ctrl[1] <= WideOr77.DB_MAX_OUTPUT_PORT_TYPE
ea_ctrl[2] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
ea_ctrl[3] <= <GND>
ea_ctrl[4] <= <GND>
ea_ctrl[5] <= <GND>
op_ctrl[0] <= op_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
op_ctrl[1] <= op_ctrl.DB_MAX_OUTPUT_PORT_TYPE
op_ctrl[2] <= <GND>
md_ctrl[0] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
md_ctrl[1] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
md_ctrl[2] <= WideOr80.DB_MAX_OUTPUT_PORT_TYPE
md_ctrl[3] <= <GND>
md_ctrl[4] <= <GND>
md_ctrl[5] <= <GND>
acca_ctrl[0] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
acca_ctrl[1] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
acca_ctrl[2] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
acca_ctrl[3] <= <GND>
acca_ctrl[4] <= <GND>
acca_ctrl[5] <= <GND>
accb_ctrl[0] <= WideOr62.DB_MAX_OUTPUT_PORT_TYPE
accb_ctrl[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
accb_ctrl[2] <= <GND>
accb_ctrl[3] <= <GND>
accb_ctrl[4] <= <GND>
accb_ctrl[5] <= <GND>
ix_ctrl[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
ix_ctrl[1] <= WideOr65.DB_MAX_OUTPUT_PORT_TYPE
ix_ctrl[2] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
ix_ctrl[3] <= <GND>
ix_ctrl[4] <= <GND>
ix_ctrl[5] <= <GND>
cc_ctrl[0] <= cc_ctrl.DB_MAX_OUTPUT_PORT_TYPE
cc_ctrl[1] <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
cc_ctrl[2] <= <GND>
cc_ctrl[3] <= <GND>
cc_ctrl[4] <= <GND>
cc_ctrl[5] <= <GND>
sp_ctrl[0] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
sp_ctrl[1] <= <GND>
sp_ctrl[2] <= <GND>
sp_ctrl[3] <= <GND>
sp_ctrl[4] <= <GND>
sp_ctrl[5] <= <GND>
iv_ctrl[0] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
iv_ctrl[1] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
iv_ctrl[2] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
iv_ctrl[3] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
iv_ctrl[4] <= <GND>
iv_ctrl[5] <= <GND>
left_ctrl[0] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
left_ctrl[1] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
left_ctrl[2] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
left_ctrl[3] <= <GND>
left_ctrl[4] <= <GND>
left_ctrl[5] <= <GND>
right_ctrl[0] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
right_ctrl[1] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
right_ctrl[2] <= <GND>
right_ctrl[3] <= <GND>
right_ctrl[4] <= <GND>
right_ctrl[5] <= <GND>
alu_ctrl[0] <= Selector57.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[1] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[2] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[3] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[4] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[5] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
addr_ctrl[0] <= WideOr116.DB_MAX_OUTPUT_PORT_TYPE
addr_ctrl[1] <= WideOr115.DB_MAX_OUTPUT_PORT_TYPE
addr_ctrl[2] <= WideOr114.DB_MAX_OUTPUT_PORT_TYPE
addr_ctrl[3] <= <GND>
addr_ctrl[4] <= <GND>
addr_ctrl[5] <= <GND>
dout_ctrl[0] <= WideOr113.DB_MAX_OUTPUT_PORT_TYPE
dout_ctrl[1] <= WideOr112.DB_MAX_OUTPUT_PORT_TYPE
dout_ctrl[2] <= WideOr111.DB_MAX_OUTPUT_PORT_TYPE
dout_ctrl[3] <= WideOr110.DB_MAX_OUTPUT_PORT_TYPE
dout_ctrl[4] <= <GND>
dout_ctrl[5] <= <GND>
nmi_ctrl[0] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
nmi_ctrl[1] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
nmi_ctrl[2] <= <GND>
nmi_ctrl[3] <= <GND>
nmi_ctrl[4] <= <GND>
nmi_ctrl[5] <= <GND>


|MC10|MC6803_gen2:CPU0|MEM_128_8:iMEM
address[0] => REGS.waddr_a[0].DATAIN
address[0] => REGS.WADDR
address[0] => REGS.RADDR
address[1] => REGS.waddr_a[1].DATAIN
address[1] => REGS.WADDR1
address[1] => REGS.RADDR1
address[2] => REGS.waddr_a[2].DATAIN
address[2] => REGS.WADDR2
address[2] => REGS.RADDR2
address[3] => REGS.waddr_a[3].DATAIN
address[3] => REGS.WADDR3
address[3] => REGS.RADDR3
address[4] => REGS.waddr_a[4].DATAIN
address[4] => REGS.WADDR4
address[4] => REGS.RADDR4
address[5] => REGS.waddr_a[5].DATAIN
address[5] => REGS.WADDR5
address[5] => REGS.RADDR5
address[6] => REGS.waddr_a[6].DATAIN
address[6] => REGS.WADDR6
address[6] => REGS.RADDR6
RW => REGS.we_a.DATAIN
RW => REGS.WE
Clk => REGS.we_a.CLK
Clk => REGS.waddr_a[6].CLK
Clk => REGS.waddr_a[5].CLK
Clk => REGS.waddr_a[4].CLK
Clk => REGS.waddr_a[3].CLK
Clk => REGS.waddr_a[2].CLK
Clk => REGS.waddr_a[1].CLK
Clk => REGS.waddr_a[0].CLK
Clk => REGS.data_a[7].CLK
Clk => REGS.data_a[6].CLK
Clk => REGS.data_a[5].CLK
Clk => REGS.data_a[4].CLK
Clk => REGS.data_a[3].CLK
Clk => REGS.data_a[2].CLK
Clk => REGS.data_a[1].CLK
Clk => REGS.data_a[0].CLK
Clk => data_out[0]~reg0.CLK
Clk => data_out[1]~reg0.CLK
Clk => data_out[2]~reg0.CLK
Clk => data_out[3]~reg0.CLK
Clk => data_out[4]~reg0.CLK
Clk => data_out[5]~reg0.CLK
Clk => data_out[6]~reg0.CLK
Clk => data_out[7]~reg0.CLK
Clk => REGS.CLK0
data_in[0] => REGS.data_a[0].DATAIN
data_in[0] => REGS.DATAIN
data_in[1] => REGS.data_a[1].DATAIN
data_in[1] => REGS.DATAIN1
data_in[2] => REGS.data_a[2].DATAIN
data_in[2] => REGS.DATAIN2
data_in[3] => REGS.data_a[3].DATAIN
data_in[3] => REGS.DATAIN3
data_in[4] => REGS.data_a[4].DATAIN
data_in[4] => REGS.DATAIN4
data_in[5] => REGS.data_a[5].DATAIN
data_in[5] => REGS.DATAIN5
data_in[6] => REGS.data_a[6].DATAIN
data_in[6] => REGS.DATAIN6
data_in[7] => REGS.data_a[7].DATAIN
data_in[7] => REGS.DATAIN7
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6847_gen3:VDG
clk_25 => clk_25.IN1
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => pixel_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => line_count.OUTPUTSELECT
reset => active_rows.OUTPUTSELECT
reset => active_area.OUTPUTSELECT
reset => horiz_scaler.OUTPUTSELECT
reset => horiz_scaler.OUTPUTSELECT
reset => horiz_scaler.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => col_count.OUTPUTSELECT
reset => cell_line.OUTPUTSELECT
reset => cell_line.OUTPUTSELECT
reset => cell_line.OUTPUTSELECT
reset => cell_line.OUTPUTSELECT
reset => cell_count.OUTPUTSELECT
reset => cell_count.OUTPUTSELECT
reset => cell_count.OUTPUTSELECT
reset => cell_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => row_count.OUTPUTSELECT
reset => vert_scaler.OUTPUTSELECT
reset => vert_scaler.OUTPUTSELECT
reset => vert_scaler.OUTPUTSELECT
AG => AG_s.DATAB
SA => SA_s.DATAB
INV => INV_s.DATAB
DD[0] => DD[0].IN1
DD[1] => DD[1].IN1
DD[2] => DD[2].IN1
DD[3] => DD[3].IN1
DD[4] => DD[4].IN1
DD[5] => DD[5].IN1
DD[6] => DD_s.DATAB
DD[7] => DD_s.DATAB
DA[0] <= DA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[1] <= DA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[2] <= DA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[3] <= DA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[4] <= DA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[5] <= DA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[6] <= DA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[7] <= DA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[8] <= DA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[9] <= DA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[10] <= DA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[11] <= DA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[12] <= DA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DA[13] <= DA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R <= R~reg0.DB_MAX_OUTPUT_PORT_TYPE
G <= G~reg0.DB_MAX_OUTPUT_PORT_TYPE
B <= B~reg0.DB_MAX_OUTPUT_PORT_TYPE
HSYNC <= HSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSYNC <= VSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC10|MC6847_gen3:VDG|CHR_ROM:CHR_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|MC10|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gba1:auto_generated.address_a[0]
address_a[1] => altsyncram_gba1:auto_generated.address_a[1]
address_a[2] => altsyncram_gba1:auto_generated.address_a[2]
address_a[3] => altsyncram_gba1:auto_generated.address_a[3]
address_a[4] => altsyncram_gba1:auto_generated.address_a[4]
address_a[5] => altsyncram_gba1:auto_generated.address_a[5]
address_a[6] => altsyncram_gba1:auto_generated.address_a[6]
address_a[7] => altsyncram_gba1:auto_generated.address_a[7]
address_a[8] => altsyncram_gba1:auto_generated.address_a[8]
address_a[9] => altsyncram_gba1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gba1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gba1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gba1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gba1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gba1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gba1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gba1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gba1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gba1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC10|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


