# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AXI_UART_.srcs/sources_1/imports/new/AR_FIFO.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/AW_FIFO.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/AXI_MASTER.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/AXI_MASTER_WRAPPER.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/BAUD_GENRATOR.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/FIFO.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/READ_BUFFER.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/READ_BUFFER_CONTROLLER.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/TIMER.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/UART_CONTROLLER.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/UART_FIFO.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/WRITE_BUFFER_CONTROLLER.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/WRITE_CONTROLLER.v" \
"../../../../AXI_UART_.srcs/sources_1/imports/new/W_FIFO.v" \
"../../../../AXI_UART_.srcs/sim_1/imports/new/AXI_TOP_TEST.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
