Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 23 23:22:37 2023
| Host         : ROG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
TIMING-18  Warning           Missing input or output delay   30          
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (41)
5. checking no_input_delay (20)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7/anode_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7/anode_select_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (41)
-------------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.778        0.000                      0                  257        0.167        0.000                      0                  257        4.020        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.778        0.000                      0                  257        0.167        0.000                      0                  257        4.020        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.069ns (22.010%)  route 3.788ns (77.990%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.633     5.154    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  CLOCK_Mode/bin/hr/hrs_ctr_reg[0]/Q
                         net (fo=11, routed)          0.866     6.476    CLOCK_Mode/bin/hr/hrs_ctr_reg[0]_0[0]
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_13/O
                         net (fo=4, routed)           0.710     7.310    CLOCK_Mode/bin/hr/hrs_ones[2]_i_13_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.124     7.434 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_8/O
                         net (fo=3, routed)           0.734     8.167    CLOCK_Mode/bin/hr/hrs_ones[2]_i_8_n_0
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.124     8.291 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_3/O
                         net (fo=4, routed)           0.688     8.979    CLOCK_Mode/bin/hr/hrs_tens[2]_i_3_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.103 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_5/O
                         net (fo=4, routed)           0.435     9.539    sys_mode/hrs_tens_reg[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.117     9.656 r  sys_mode/hrs_tens[0]_i_1/O
                         net (fo=1, routed)           0.355    10.011    sys_mode_n_4
    SLICE_X4Y35          FDRE                                         r  hrs_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.512    14.853    clk_100MHz_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  hrs_tens_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)       -0.289    14.789    hrs_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.275ns (25.075%)  route 3.810ns (74.925%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.633     5.154    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/Q
                         net (fo=9, routed)           0.802     6.412    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.124     6.536 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_11/O
                         net (fo=4, routed)           0.566     7.102    CLOCK_Mode/bin/hr/hrs_ones[2]_i_11_n_0
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.120     7.222 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=1, routed)           0.674     7.896    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.327     8.223 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_4/O
                         net (fo=5, routed)           0.960     9.183    CLOCK_Mode/bin/hr/hrs_tens[2]_i_4_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124     9.307 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_3/O
                         net (fo=1, routed)           0.808    10.115    CLOCK_Mode/bin/hr/hrs_ones[3]_i_3_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124    10.239 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_1/O
                         net (fo=1, routed)           0.000    10.239    CLOCK_Mode_n_2
    SLICE_X4Y36          FDRE                                         r  hrs_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.512    14.853    clk_100MHz_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  hrs_ones_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.031    15.109    hrs_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.271ns (26.720%)  route 3.486ns (73.280%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.633     5.154    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/Q
                         net (fo=9, routed)           0.802     6.412    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.124     6.536 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_11/O
                         net (fo=4, routed)           0.566     7.102    CLOCK_Mode/bin/hr/hrs_ones[2]_i_11_n_0
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.120     7.222 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=1, routed)           0.674     7.896    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.327     8.223 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_4/O
                         net (fo=5, routed)           0.582     8.805    CLOCK_Mode/bin/hr/hrs_tens[2]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.929 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_4/O
                         net (fo=2, routed)           0.291     9.220    sys_mode/hrs_tens_reg[1]
    SLICE_X4Y36          LUT4 (Prop_lut4_I1_O)        0.120     9.340 r  sys_mode/hrs_tens[1]_i_1/O
                         net (fo=1, routed)           0.571     9.911    sys_mode_n_3
    SLICE_X4Y35          FDRE                                         r  hrs_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.512    14.853    clk_100MHz_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  hrs_tens_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)       -0.264    14.814    hrs_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 seg7/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.076%)  route 3.512ns (80.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.632     5.153    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  seg7/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  seg7/timer_reg[1]/Q
                         net (fo=2, routed)           0.959     6.568    seg7/timer[1]
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.124     6.692 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.588     7.280    seg7/timer[25]_i_6_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     7.404 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.879     8.283    seg7/timer[25]_i_3_n_0
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.124     8.407 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          1.087     9.494    seg7/elapsed_half1_out
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517    14.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[21]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y43          FDRE (Setup_fdre_C_R)       -0.429    14.667    seg7/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 seg7/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.076%)  route 3.512ns (80.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.632     5.153    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  seg7/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  seg7/timer_reg[1]/Q
                         net (fo=2, routed)           0.959     6.568    seg7/timer[1]
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.124     6.692 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.588     7.280    seg7/timer[25]_i_6_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     7.404 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.879     8.283    seg7/timer[25]_i_3_n_0
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.124     8.407 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          1.087     9.494    seg7/elapsed_half1_out
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517    14.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[22]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y43          FDRE (Setup_fdre_C_R)       -0.429    14.667    seg7/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 seg7/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.076%)  route 3.512ns (80.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.632     5.153    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  seg7/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  seg7/timer_reg[1]/Q
                         net (fo=2, routed)           0.959     6.568    seg7/timer[1]
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.124     6.692 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.588     7.280    seg7/timer[25]_i_6_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     7.404 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.879     8.283    seg7/timer[25]_i_3_n_0
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.124     8.407 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          1.087     9.494    seg7/elapsed_half1_out
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517    14.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[23]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y43          FDRE (Setup_fdre_C_R)       -0.429    14.667    seg7/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 seg7/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.076%)  route 3.512ns (80.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.632     5.153    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  seg7/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  seg7/timer_reg[1]/Q
                         net (fo=2, routed)           0.959     6.568    seg7/timer[1]
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.124     6.692 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.588     7.280    seg7/timer[25]_i_6_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     7.404 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.879     8.283    seg7/timer[25]_i_3_n_0
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.124     8.407 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          1.087     9.494    seg7/elapsed_half1_out
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517    14.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[24]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y43          FDRE (Setup_fdre_C_R)       -0.429    14.667    seg7/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.275ns (27.815%)  route 3.309ns (72.185%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.633     5.154    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/Q
                         net (fo=9, routed)           0.802     6.412    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.124     6.536 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_11/O
                         net (fo=4, routed)           0.566     7.102    CLOCK_Mode/bin/hr/hrs_ones[2]_i_11_n_0
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.120     7.222 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=1, routed)           0.674     7.896    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.327     8.223 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_4/O
                         net (fo=5, routed)           0.582     8.805    CLOCK_Mode/bin/hr/hrs_tens[2]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.929 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_4/O
                         net (fo=2, routed)           0.685     9.614    CLOCK_Mode/bin/hr/hrs_ctr_reg[5]_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.124     9.738 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     9.738    CLOCK_Mode_n_3
    SLICE_X4Y36          FDRE                                         r  hrs_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.512    14.853    clk_100MHz_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  hrs_ones_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.029    15.107    hrs_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 seg7/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.828ns (20.388%)  route 3.233ns (79.612%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.632     5.153    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  seg7/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  seg7/timer_reg[1]/Q
                         net (fo=2, routed)           0.959     6.568    seg7/timer[1]
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.124     6.692 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.588     7.280    seg7/timer[25]_i_6_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     7.404 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.879     8.283    seg7/timer[25]_i_3_n_0
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.124     8.407 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.808     9.214    seg7/elapsed_half1_out
    SLICE_X7Y41          FDRE                                         r  seg7/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.516    14.857    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  seg7/timer_reg[13]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.429    14.666    seg7/timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 seg7/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.828ns (20.388%)  route 3.233ns (79.612%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.632     5.153    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  seg7/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  seg7/timer_reg[1]/Q
                         net (fo=2, routed)           0.959     6.568    seg7/timer[1]
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.124     6.692 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.588     7.280    seg7/timer[25]_i_6_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     7.404 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.879     8.283    seg7/timer[25]_i_3_n_0
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.124     8.407 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.808     9.214    seg7/elapsed_half1_out
    SLICE_X7Y41          FDRE                                         r  seg7/timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.516    14.857    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  seg7/timer_reg[14]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.429    14.666    seg7/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bU/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modetog_sto_res/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.712%)  route 0.115ns (38.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.592     1.475    bU/clk_100MHz_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  bU/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bU/temp3_reg/Q
                         net (fo=3, routed)           0.115     1.732    sys_mode/inc_db
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.045     1.777 r  sys_mode/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.777    modetog_sto_res/q_reg_0
    SLICE_X2Y36          FDRE                                         r  modetog_sto_res/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.861     1.988    modetog_sto_res/clk_100MHz_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  modetog_sto_res/q_reg/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.120     1.609    modetog_sto_res/q_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/hr/hrs_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.933%)  route 0.092ns (33.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.591     1.474    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=7, routed)           0.092     1.707    CLOCK_Mode/bin/hr/hrs_ctr_reg[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I4_O)        0.045     1.752 r  CLOCK_Mode/bin/hr/hrs_ctr[5]_i_3__0/O
                         net (fo=1, routed)           0.000     1.752    CLOCK_Mode/bin/hr/hrs_ctr[5]_i_3__0_n_0
    SLICE_X0Y35          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.861     1.988    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[5]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092     1.579    CLOCK_Mode/bin/hr/hrs_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/hr/hrs_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.693%)  route 0.093ns (33.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.591     1.474    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=7, routed)           0.093     1.708    CLOCK_Mode/bin/hr/hrs_ctr_reg[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I1_O)        0.045     1.753 r  CLOCK_Mode/bin/hr/hrs_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.753    CLOCK_Mode/bin/hr/hrs_ctr[4]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.861     1.988    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[4]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.091     1.578    CLOCK_Mode/bin/hr/hrs_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/neg_D/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/neg_D/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.585     1.468    CLOCK_Mode/bin/neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  CLOCK_Mode/bin/neg_D/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLOCK_Mode/bin/neg_D/sig_prev_reg/Q
                         net (fo=1, routed)           0.097     1.706    CLOCK_Mode/bin/neg_D/sig_prev
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.045     1.751 r  CLOCK_Mode/bin/neg_D/pulse_i_1__5/O
                         net (fo=1, routed)           0.000     1.751    CLOCK_Mode/bin/neg_D/pulse_i_1__5_n_0
    SLICE_X0Y28          FDRE                                         r  CLOCK_Mode/bin/neg_D/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.854     1.981    CLOCK_Mode/bin/neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  CLOCK_Mode/bin/neg_D/pulse_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.091     1.572    CLOCK_Mode/bin/neg_D/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 neg_U/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neg_U/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.588     1.471    neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  neg_U/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  neg_U/sig_prev_reg/Q
                         net (fo=1, routed)           0.098     1.710    neg_U/sig_prev
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     1.755 r  neg_U/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.755    neg_U/pulse_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  neg_U/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.857     1.984    neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  neg_U/pulse_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.092     1.576    neg_U/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bU/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/neg_U/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.703%)  route 0.137ns (49.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.592     1.475    bU/clk_100MHz_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  bU/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bU/temp3_reg/Q
                         net (fo=3, routed)           0.137     1.753    CLOCK_Mode/bin/neg_U/inc_db
    SLICE_X1Y37          FDRE                                         r  CLOCK_Mode/bin/neg_U/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.862     1.989    CLOCK_Mode/bin/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  CLOCK_Mode/bin/neg_U/sig_prev_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.075     1.563    CLOCK_Mode/bin/neg_U/sig_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bL/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neg_U/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.586     1.469    bL/clk_100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  bL/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  bL/temp3_reg/Q
                         net (fo=4, routed)           0.139     1.749    neg_U/dcl_db
    SLICE_X1Y31          FDRE                                         r  neg_U/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.857     1.984    neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  neg_U/sig_prev_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.070     1.555    neg_U/sig_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 STOP_Mode/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.592     1.475    STOP_Mode/hr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  STOP_Mode/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  STOP_Mode/hr/hrs_ctr_reg[0]/Q
                         net (fo=7, routed)           0.117     1.757    STOP_Mode/hr/hrs_ctr_reg[0]
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.045     1.802 r  STOP_Mode/hr/b[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    STOP_Mode/hr_n_3
    SLICE_X3Y37          FDRE                                         r  STOP_Mode/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.862     1.989    STOP_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  STOP_Mode/b_reg[0]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.092     1.580    STOP_Mode/b_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 modetog_sto_res/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.164%)  route 0.130ns (37.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.591     1.474    modetog_sto_res/clk_100MHz_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  modetog_sto_res/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  modetog_sto_res/q_reg/Q
                         net (fo=16, routed)          0.130     1.768    STOP_Mode/hr/led_hhmmss_OBUF
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.049     1.817 r  STOP_Mode/hr/b[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    STOP_Mode/hr_n_2
    SLICE_X3Y36          FDRE                                         r  STOP_Mode/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.861     1.988    STOP_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  STOP_Mode/b_reg[1]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.107     1.594    STOP_Mode/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/min/min_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/min/min_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.516%)  route 0.143ns (43.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.591     1.474    CLOCK_Mode/bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLOCK_Mode/bin/min/min_ctr_reg[3]/Q
                         net (fo=11, routed)          0.143     1.758    CLOCK_Mode/bin/min/v_minutes[3]
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  CLOCK_Mode/bin/min/min_ctr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    CLOCK_Mode/bin/min/min_ctr[4]_i_1__0_n_0
    SLICE_X0Y36          FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.861     1.988    CLOCK_Mode/bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[4]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.092     1.579    CLOCK_Mode/bin/min/min_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y35    hrs_ones_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y35    hrs_ones_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y36    hrs_ones_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y36    hrs_ones_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y35    hrs_tens_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y35    hrs_tens_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y37    hrs_tens_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y35    hrs_tens_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y34    mins_ones_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y28    bReset/temp2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y28    bReset/temp2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y35    hrs_ones_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y35    hrs_ones_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y35    hrs_ones_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y35    hrs_ones_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y36    hrs_ones_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y36    hrs_ones_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y36    hrs_ones_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y36    hrs_ones_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y28    bReset/temp2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y28    bReset/temp2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y35    hrs_ones_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y35    hrs_ones_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y35    hrs_ones_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y35    hrs_ones_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y36    hrs_ones_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y36    hrs_ones_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y36    hrs_ones_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y36    hrs_ones_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.078ns  (logic 4.129ns (51.120%)  route 3.948ns (48.880%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          LDCE                         0.000     0.000 r  seg7/seg_reg[5]/G
    SLICE_X6Y32          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg7/seg_reg[5]/Q
                         net (fo=1, routed)           3.948     4.573    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.078 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.078    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.049ns  (logic 4.156ns (51.643%)  route 3.892ns (48.357%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          LDCE                         0.000     0.000 r  seg7/seg_reg[6]/G
    SLICE_X8Y33          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg7/seg_reg[6]/Q
                         net (fo=1, routed)           3.892     4.517    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.049 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.049    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.884ns  (logic 4.145ns (52.575%)  route 3.739ns (47.425%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          LDCE                         0.000     0.000 r  seg7/seg_reg[4]/G
    SLICE_X6Y32          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg7/seg_reg[4]/Q
                         net (fo=1, routed)           3.739     4.364    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.884 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.884    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 4.160ns (52.841%)  route 3.713ns (47.159%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          LDCE                         0.000     0.000 r  seg7/seg_reg[2]/G
    SLICE_X6Y32          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg7/seg_reg[2]/Q
                         net (fo=1, routed)           3.713     4.338    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.873 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.873    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 4.154ns (53.565%)  route 3.601ns (46.435%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          LDCE                         0.000     0.000 r  seg7/seg_reg[1]/G
    SLICE_X8Y33          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg7/seg_reg[1]/Q
                         net (fo=1, routed)           3.601     4.226    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.755 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.755    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.720ns  (logic 4.136ns (53.574%)  route 3.584ns (46.426%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          LDCE                         0.000     0.000 r  seg7/seg_reg[0]/G
    SLICE_X8Y32          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg7/seg_reg[0]/Q
                         net (fo=1, routed)           3.584     4.209    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.720 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.720    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.651ns  (logic 4.161ns (54.378%)  route 3.491ns (45.622%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          LDCE                         0.000     0.000 r  seg7/seg_reg[3]/G
    SLICE_X8Y33          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg7/seg_reg[3]/Q
                         net (fo=1, routed)           3.491     4.116    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.651 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.651    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.709ns  (logic 0.940ns (34.694%)  route 1.769ns (65.306%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[2]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  STOP_Mode/sec/sec_ctr_reg[2]/Q
                         net (fo=12, routed)          0.948     1.404    STOP_Mode/sec/v_seconds[2]
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.152     1.556 r  STOP_Mode/sec/sec_ctr[5]_i_4/O
                         net (fo=2, routed)           0.821     2.377    STOP_Mode/sec/sec_ctr[5]_i_4_n_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I2_O)        0.332     2.709 r  STOP_Mode/sec/sec_ctr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.709    STOP_Mode/sec/sec_ctr[4]_i_1__0_n_0
    SLICE_X3Y40          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.707ns  (logic 0.940ns (34.720%)  route 1.767ns (65.280%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[2]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  STOP_Mode/sec/sec_ctr_reg[2]/Q
                         net (fo=12, routed)          0.948     1.404    STOP_Mode/sec/v_seconds[2]
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.152     1.556 r  STOP_Mode/sec/sec_ctr[5]_i_4/O
                         net (fo=2, routed)           0.819     2.375    STOP_Mode/sec/sec_ctr[5]_i_4_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.332     2.707 r  STOP_Mode/sec/sec_ctr[5]_i_2/O
                         net (fo=1, routed)           0.000     2.707    STOP_Mode/sec/sec_ctr[5]_i_2_n_0
    SLICE_X3Y40          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.491ns  (logic 0.729ns (29.260%)  route 1.762ns (70.740%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[1]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  STOP_Mode/sec/sec_ctr_reg[1]/Q
                         net (fo=12, routed)          0.913     1.369    STOP_Mode/sec/Q[1]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     1.493 r  STOP_Mode/sec/sec_ctr[5]_i_3/O
                         net (fo=6, routed)           0.499     1.993    modetog_sto/sec_ctr_reg[5]
    SLICE_X2Y39          LUT2 (Prop_lut2_I1_O)        0.149     2.142 r  modetog_sto/sec_ctr[5]_i_1__0/O
                         net (fo=6, routed)           0.350     2.491    STOP_Mode/sec/E[0]
    SLICE_X3Y40          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[4]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  STOP_Mode/sec/sec_ctr_reg[4]/Q
                         net (fo=10, routed)          0.134     0.275    STOP_Mode/sec/v_seconds[4]
    SLICE_X3Y40          LUT5 (Prop_lut5_I4_O)        0.045     0.320 r  STOP_Mode/sec/sec_ctr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.320    STOP_Mode/sec/sec_ctr[4]_i_1__0_n_0
    SLICE_X3Y40          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.945%)  route 0.135ns (42.055%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[4]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  STOP_Mode/sec/sec_ctr_reg[4]/Q
                         net (fo=10, routed)          0.135     0.276    STOP_Mode/sec/v_seconds[4]
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.045     0.321 r  STOP_Mode/sec/sec_ctr[5]_i_2/O
                         net (fo=1, routed)           0.000     0.321    STOP_Mode/sec/sec_ctr[5]_i_2_n_0
    SLICE_X3Y40          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.483%)  route 0.161ns (43.517%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/Q
                         net (fo=8, routed)           0.161     0.325    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[4]
    SLICE_X2Y25          LUT6 (Prop_lut6_I4_O)        0.045     0.370 r  CLOCK_Mode/bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.370    CLOCK_Mode/bin/sec/p_0_in[4]
    SLICE_X2Y25          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.179%)  route 0.163ns (43.821%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/Q
                         net (fo=8, routed)           0.163     0.327    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[4]
    SLICE_X2Y25          LUT6 (Prop_lut6_I4_O)        0.045     0.372 r  CLOCK_Mode/bin/sec/sec_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.372    CLOCK_Mode/bin/sec/p_0_in[2]
    SLICE_X2Y25          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.189ns (50.634%)  route 0.184ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[5]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  STOP_Mode/sec/sec_ctr_reg[5]/Q
                         net (fo=9, routed)           0.184     0.325    STOP_Mode/sec/v_seconds[5]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.048     0.373 r  STOP_Mode/sec/sec_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    STOP_Mode/sec/p_0_in__0[0]
    SLICE_X3Y39          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.209ns (55.319%)  route 0.169ns (44.681%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           0.169     0.333    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[5]
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.045     0.378 r  CLOCK_Mode/bin/sec/sec_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.378    CLOCK_Mode/bin/sec/p_0_in[3]
    SLICE_X2Y27          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.512%)  route 0.174ns (45.488%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/Q
                         net (fo=8, routed)           0.174     0.338    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.045     0.383 r  CLOCK_Mode/bin/sec/sec_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    CLOCK_Mode/bin/sec/p_0_in[1]
    SLICE_X2Y25          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.209ns (54.229%)  route 0.176ns (45.771%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/Q
                         net (fo=8, routed)           0.176     0.340    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.045     0.385 r  CLOCK_Mode/bin/sec/sec_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.385    CLOCK_Mode/bin/sec/p_0_in[5]
    SLICE_X2Y25          FDCE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.441%)  route 0.215ns (53.559%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[0]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  STOP_Mode/sec/sec_ctr_reg[0]/Q
                         net (fo=10, routed)          0.215     0.356    STOP_Mode/sec/Q[0]
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.045     0.401 r  STOP_Mode/sec/sec_ctr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.401    STOP_Mode/sec/p_0_in__0[1]
    SLICE_X3Y39          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.186ns (46.186%)  route 0.217ns (53.814%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[3]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  STOP_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=11, routed)          0.217     0.358    STOP_Mode/sec/v_seconds[3]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.045     0.403 r  STOP_Mode/sec/sec_ctr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.403    STOP_Mode/sec/sec_ctr[3]_i_1__0_n_0
    SLICE_X3Y39          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 4.455ns (47.983%)  route 4.830ns (52.017%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.630     5.151    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X5Y36          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  seg7/anode_select_reg[1]/Q
                         net (fo=9, routed)           1.131     6.701    seg7/anode_select[1]
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.324     7.025 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.699    10.724    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    14.436 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.436    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto_res/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_hhmmss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.223ns  (logic 4.039ns (43.799%)  route 5.183ns (56.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.633     5.154    modetog_sto_res/clk_100MHz_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  modetog_sto_res/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  modetog_sto_res/q_reg/Q
                         net (fo=16, routed)          5.183    10.855    led_hhmmss_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.377 r  led_hhmmss_OBUF_inst/O
                         net (fo=0)                   0.000    14.377    led_hhmmss
    L1                                                                r  led_hhmmss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vis_selected_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.060ns  (logic 4.444ns (49.052%)  route 4.616ns (50.948%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.634     5.155    clk_100MHz_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  vis_selected_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  vis_selected_reg[1]/Q
                         net (fo=2, routed)           0.961     6.536    seg7/AN[3][0]
    SLICE_X7Y36          LUT4 (Prop_lut4_I0_O)        0.324     6.860 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.655    10.514    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    14.215 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.215    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.012ns  (logic 4.238ns (47.025%)  route 4.774ns (52.975%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.630     5.151    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X5Y36          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  seg7/anode_select_reg[1]/Q
                         net (fo=9, routed)           1.131     6.701    seg7/anode_select[1]
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.296     6.997 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.644    10.640    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.163 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.163    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vis_selected_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.801ns  (logic 4.218ns (47.923%)  route 4.584ns (52.077%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.634     5.155    clk_100MHz_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  vis_selected_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  vis_selected_reg[1]/Q
                         net (fo=2, routed)           0.961     6.536    seg7/AN[3][0]
    SLICE_X7Y36          LUT4 (Prop_lut4_I0_O)        0.296     6.832 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.622    10.454    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.957 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.957    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pause
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.273ns  (logic 3.971ns (48.006%)  route 4.301ns (51.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.635     5.156    modetog_sto/clk_100MHz_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  modetog_sto/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  modetog_sto/q_reg/Q
                         net (fo=8, routed)           4.301     9.914    led_pause_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.429 r  led_pause_OBUF_inst/O
                         net (fo=0)                   0.000    13.429    led_pause
    P1                                                                r  led_pause (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_mode/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysmode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 4.322ns (57.661%)  route 3.174ns (42.339%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.627     5.148    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  sys_mode/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sys_mode/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          1.005     6.610    sys_mode/sysmode_OBUF[0]
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.154     6.764 r  sys_mode/sysmode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.168     8.932    sysmode_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         3.712    12.644 r  sysmode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.644    sysmode[1]
    V19                                                               r  sysmode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_clk/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 4.346ns (58.246%)  route 3.115ns (41.754%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.631     5.152    modetog_clk/clk_100MHz_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  modetog_clk/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  modetog_clk/q_reg/Q
                         net (fo=7, routed)           0.894     6.502    modetog_clk/clock_mode
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.152     6.654 r  modetog_clk/led1_OBUF_inst_i_1/O
                         net (fo=6, routed)           2.221     8.875    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.738    12.613 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    12.613    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.961ns (57.173%)  route 2.967ns (42.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.627     5.148    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/Q
                         net (fo=14, routed)          2.967     8.571    led0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.076 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    12.076    led0
    U16                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_mode/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysmode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.117ns  (logic 3.957ns (64.689%)  route 2.160ns (35.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.627     5.148    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  sys_mode/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sys_mode/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          2.160     7.764    sysmode_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.265 r  sysmode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.265    sysmode[0]
    U19                                                               r  sysmode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.148ns (42.054%)  route 0.204ns (57.946%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.585     1.468    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bReset/temp3_reg/Q
                         net (fo=21, routed)          0.204     1.820    CLOCK_Mode/bin/sec/reset_db
    SLICE_X2Y27          FDCE                                         f  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.148ns (42.054%)  route 0.204ns (57.946%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.585     1.468    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bReset/temp3_reg/Q
                         net (fo=21, routed)          0.204     1.820    CLOCK_Mode/bin/sec/reset_db
    SLICE_X2Y27          FDCE                                         f  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.604%)  route 0.222ns (54.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.476    modetog_sto/clk_100MHz_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  modetog_sto/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  modetog_sto/q_reg/Q
                         net (fo=8, routed)           0.222     1.839    STOP_Mode/sec/led_pause_OBUF
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  STOP_Mode/sec/sec_ctr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.884    STOP_Mode/sec/sec_ctr[3]_i_1__0_n_0
    SLICE_X3Y39          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.148ns (31.620%)  route 0.320ns (68.380%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.585     1.468    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bReset/temp3_reg/Q
                         net (fo=21, routed)          0.320     1.936    CLOCK_Mode/bin/sec/reset_db
    SLICE_X2Y25          FDCE                                         f  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.148ns (31.620%)  route 0.320ns (68.380%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.585     1.468    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bReset/temp3_reg/Q
                         net (fo=21, routed)          0.320     1.936    CLOCK_Mode/bin/sec/reset_db
    SLICE_X2Y25          FDCE                                         f  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.148ns (31.620%)  route 0.320ns (68.380%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.585     1.468    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bReset/temp3_reg/Q
                         net (fo=21, routed)          0.320     1.936    CLOCK_Mode/bin/sec/reset_db
    SLICE_X2Y25          FDCE                                         f  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.148ns (31.620%)  route 0.320ns (68.380%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.585     1.468    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bReset/temp3_reg/Q
                         net (fo=21, routed)          0.320     1.936    CLOCK_Mode/bin/sec/reset_db
    SLICE_X2Y25          FDCE                                         f  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.186ns (38.912%)  route 0.292ns (61.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.588     1.471    clk_100MHz_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  reset_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  reset_mode_reg/Q
                         net (fo=6, routed)           0.135     1.747    CLOCK_Mode/bin/editdigit/reset_mode
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.157     1.949    CLOCK_Mode/bin/editdigit/next_state__0[0]
    SLICE_X3Y33          LDCE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.186ns (38.684%)  route 0.295ns (61.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.476    modetog_sto/clk_100MHz_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  modetog_sto/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  modetog_sto/q_reg/Q
                         net (fo=8, routed)           0.295     1.912    STOP_Mode/sec/led_pause_OBUF
    SLICE_X3Y39          LUT4 (Prop_lut4_I2_O)        0.045     1.957 r  STOP_Mode/sec/sec_ctr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.957    STOP_Mode/sec/p_0_in__0[1]
    SLICE_X3Y39          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_clk/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.186ns (37.145%)  route 0.315ns (62.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.591     1.474    modetog_clk/clk_100MHz_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  modetog_clk/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  modetog_clk/q_reg/Q
                         net (fo=7, routed)           0.214     1.829    CLOCK_Mode/bin/editdigit/clock_mode
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.100     1.975    CLOCK_Mode/bin/editdigit/next_state__0[1]
    SLICE_X3Y33          LDCE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            hrs_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.304ns  (logic 2.745ns (24.284%)  route 8.559ns (75.716%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[6]_inst/O
                         net (fo=5, routed)           3.797     5.249    CLOCK_Mode/bin/hr/sw_IBUF[6]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.146     5.395 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_9/O
                         net (fo=1, routed)           0.611     6.006    CLOCK_Mode/bin/hr/hrs_ones[2]_i_9_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I0_O)        0.328     6.334 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_5/O
                         net (fo=3, routed)           1.144     7.477    CLOCK_Mode/bin/hr/hrs_ones[2]_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.601 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_11/O
                         net (fo=4, routed)           0.566     8.168    CLOCK_Mode/bin/hr/hrs_ones[2]_i_11_n_0
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.120     8.288 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=1, routed)           0.674     8.962    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.327     9.289 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_4/O
                         net (fo=5, routed)           0.960    10.248    CLOCK_Mode/bin/hr/hrs_tens[2]_i_4_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124    10.372 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_3/O
                         net (fo=1, routed)           0.808    11.180    CLOCK_Mode/bin/hr/hrs_ones[3]_i_3_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124    11.304 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_1/O
                         net (fo=1, routed)           0.000    11.304    CLOCK_Mode_n_2
    SLICE_X4Y36          FDRE                                         r  hrs_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.512     4.853    clk_100MHz_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  hrs_ones_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            hrs_tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.976ns  (logic 2.741ns (24.973%)  route 8.235ns (75.027%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[6]_inst/O
                         net (fo=5, routed)           3.797     5.249    CLOCK_Mode/bin/hr/sw_IBUF[6]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.146     5.395 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_9/O
                         net (fo=1, routed)           0.611     6.006    CLOCK_Mode/bin/hr/hrs_ones[2]_i_9_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I0_O)        0.328     6.334 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_5/O
                         net (fo=3, routed)           1.144     7.477    CLOCK_Mode/bin/hr/hrs_ones[2]_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.601 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_11/O
                         net (fo=4, routed)           0.566     8.168    CLOCK_Mode/bin/hr/hrs_ones[2]_i_11_n_0
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.120     8.288 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=1, routed)           0.674     8.962    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.327     9.289 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_4/O
                         net (fo=5, routed)           0.582     9.870    CLOCK_Mode/bin/hr/hrs_tens[2]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.124     9.994 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_4/O
                         net (fo=2, routed)           0.291    10.285    sys_mode/hrs_tens_reg[1]
    SLICE_X4Y36          LUT4 (Prop_lut4_I1_O)        0.120    10.405 r  sys_mode/hrs_tens[1]_i_1/O
                         net (fo=1, routed)           0.571    10.976    sys_mode_n_3
    SLICE_X4Y35          FDRE                                         r  hrs_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.512     4.853    clk_100MHz_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  hrs_tens_reg[1]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            hrs_tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.890ns  (logic 2.738ns (25.143%)  route 8.152ns (74.857%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[6]_inst/O
                         net (fo=5, routed)           3.797     5.249    CLOCK_Mode/bin/hr/sw_IBUF[6]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.146     5.395 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_9/O
                         net (fo=1, routed)           0.611     6.006    CLOCK_Mode/bin/hr/hrs_ones[2]_i_9_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I0_O)        0.328     6.334 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_5/O
                         net (fo=3, routed)           1.144     7.477    CLOCK_Mode/bin/hr/hrs_ones[2]_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.601 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_11/O
                         net (fo=4, routed)           0.566     8.168    CLOCK_Mode/bin/hr/hrs_ones[2]_i_11_n_0
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.120     8.288 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=1, routed)           0.674     8.962    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.327     9.289 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_4/O
                         net (fo=5, routed)           0.570     9.859    CLOCK_Mode/bin/hr/hrs_tens[2]_i_4_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124     9.983 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_5/O
                         net (fo=4, routed)           0.435    10.418    sys_mode/hrs_tens_reg[0]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.117    10.535 r  sys_mode/hrs_tens[0]_i_1/O
                         net (fo=1, routed)           0.355    10.890    sys_mode_n_4
    SLICE_X4Y35          FDRE                                         r  hrs_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.512     4.853    clk_100MHz_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  hrs_tens_reg[0]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            hrs_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.804ns  (logic 2.745ns (25.410%)  route 8.058ns (74.590%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[6]_inst/O
                         net (fo=5, routed)           3.797     5.249    CLOCK_Mode/bin/hr/sw_IBUF[6]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.146     5.395 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_9/O
                         net (fo=1, routed)           0.611     6.006    CLOCK_Mode/bin/hr/hrs_ones[2]_i_9_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I0_O)        0.328     6.334 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_5/O
                         net (fo=3, routed)           1.144     7.477    CLOCK_Mode/bin/hr/hrs_ones[2]_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.601 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_11/O
                         net (fo=4, routed)           0.566     8.168    CLOCK_Mode/bin/hr/hrs_ones[2]_i_11_n_0
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.120     8.288 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=1, routed)           0.674     8.962    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.327     9.289 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_4/O
                         net (fo=5, routed)           0.582     9.870    CLOCK_Mode/bin/hr/hrs_tens[2]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.124     9.994 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_4/O
                         net (fo=2, routed)           0.685    10.680    CLOCK_Mode/bin/hr/hrs_ctr_reg[5]_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.124    10.804 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_1/O
                         net (fo=1, routed)           0.000    10.804    CLOCK_Mode_n_3
    SLICE_X4Y36          FDRE                                         r  hrs_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.512     4.853    clk_100MHz_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  hrs_ones_reg[2]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            hrs_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.427ns  (logic 2.745ns (26.329%)  route 7.681ns (73.671%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[6]_inst/O
                         net (fo=5, routed)           3.797     5.249    CLOCK_Mode/bin/hr/sw_IBUF[6]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.146     5.395 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_9/O
                         net (fo=1, routed)           0.611     6.006    CLOCK_Mode/bin/hr/hrs_ones[2]_i_9_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I0_O)        0.328     6.334 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_5/O
                         net (fo=3, routed)           1.144     7.477    CLOCK_Mode/bin/hr/hrs_ones[2]_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.601 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_11/O
                         net (fo=4, routed)           0.566     8.168    CLOCK_Mode/bin/hr/hrs_ones[2]_i_11_n_0
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.120     8.288 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=1, routed)           0.674     8.962    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.327     9.289 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_4/O
                         net (fo=5, routed)           0.570     9.859    CLOCK_Mode/bin/hr/hrs_tens[2]_i_4_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124     9.983 r  CLOCK_Mode/bin/hr/hrs_ones[3]_i_5/O
                         net (fo=4, routed)           0.320    10.303    CLOCK_Mode/bin/hr/hrs_ctr_reg[2]_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124    10.427 r  CLOCK_Mode/bin/hr/hrs_ones[1]_i_1/O
                         net (fo=1, routed)           0.000    10.427    CLOCK_Mode_n_4
    SLICE_X5Y35          FDRE                                         r  hrs_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.512     4.853    clk_100MHz_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  hrs_ones_reg[1]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            hrs_tens_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.228ns  (logic 2.621ns (25.627%)  route 7.607ns (74.373%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[6]_inst/O
                         net (fo=5, routed)           3.797     5.249    CLOCK_Mode/bin/hr/sw_IBUF[6]
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.146     5.395 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_9/O
                         net (fo=1, routed)           0.611     6.006    CLOCK_Mode/bin/hr/hrs_ones[2]_i_9_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I0_O)        0.328     6.334 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_5/O
                         net (fo=3, routed)           1.144     7.477    CLOCK_Mode/bin/hr/hrs_ones[2]_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.601 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_11/O
                         net (fo=4, routed)           0.566     8.168    CLOCK_Mode/bin/hr/hrs_ones[2]_i_11_n_0
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.120     8.288 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=1, routed)           0.674     8.962    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.327     9.289 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_4/O
                         net (fo=5, routed)           0.815    10.104    CLOCK_Mode/bin/hr/hrs_tens[2]_i_4_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.228 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_1/O
                         net (fo=1, routed)           0.000    10.228    CLOCK_Mode_n_10
    SLICE_X4Y37          FDRE                                         r  hrs_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.513     4.854    clk_100MHz_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  hrs_tens_reg[2]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            hrs_ones_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.312ns  (logic 1.827ns (24.989%)  route 5.485ns (75.011%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.462     4.918    CLOCK_Mode/bin/hr/sw_IBUF[11]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     5.042 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_3/O
                         net (fo=1, routed)           0.518     5.560    CLOCK_Mode/bin/hr/hrs_ones[0]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.684 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=5, routed)           0.822     6.506    sys_mode/hrs_ones_reg[0]_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.124     6.630 r  sys_mode/hrs_ones[0]_i_1/O
                         net (fo=1, routed)           0.682     7.312    sys_mode_n_9
    SLICE_X4Y35          FDRE                                         r  hrs_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.512     4.853    clk_100MHz_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  hrs_ones_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.268ns  (logic 1.577ns (25.157%)  route 4.691ns (74.843%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.604     5.057    seg7/reset_IBUF
    SLICE_X6Y40          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          1.087     6.268    seg7/elapsed_half1_out
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517     4.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.268ns  (logic 1.577ns (25.157%)  route 4.691ns (74.843%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.604     5.057    seg7/reset_IBUF
    SLICE_X6Y40          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          1.087     6.268    seg7/elapsed_half1_out
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517     4.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.268ns  (logic 1.577ns (25.157%)  route 4.691ns (74.843%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.604     5.057    seg7/reset_IBUF
    SLICE_X6Y40          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          1.087     6.268    seg7/elapsed_half1_out
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517     4.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  seg7/timer_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/pos_sec_count/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.525%)  route 0.111ns (37.475%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[2]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  STOP_Mode/sec/sec_ctr_reg[2]/Q
                         net (fo=12, routed)          0.111     0.252    STOP_Mode/sec/v_seconds[2]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     0.297 r  STOP_Mode/sec/sig_prev_i_1__0/O
                         net (fo=1, routed)           0.000     0.297    STOP_Mode/pos_sec_count/w_inc_mins
    SLICE_X2Y39          FDRE                                         r  STOP_Mode/pos_sec_count/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.864     1.991    STOP_Mode/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  STOP_Mode/pos_sec_count/sig_prev_reg/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/pos_sec_count/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.108%)  route 0.113ns (37.892%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[2]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  STOP_Mode/sec/sec_ctr_reg[2]/Q
                         net (fo=12, routed)          0.113     0.254    STOP_Mode/sec/v_seconds[2]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.045     0.299 r  STOP_Mode/sec/pulse_i_1__4/O
                         net (fo=1, routed)           0.000     0.299    STOP_Mode/pos_sec_count/pulse_reg_0
    SLICE_X2Y39          FDRE                                         r  STOP_Mode/pos_sec_count/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.864     1.991    STOP_Mode/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  STOP_Mode/pos_sec_count/pulse_reg/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.312%)  route 0.191ns (50.688%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[1]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  STOP_Mode/sec/sec_ctr_reg[1]/Q
                         net (fo=12, routed)          0.191     0.332    STOP_Mode/sec/Q[1]
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.045     0.377 r  STOP_Mode/sec/d[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    STOP_Mode/sec_n_0
    SLICE_X3Y38          FDRE                                         r  STOP_Mode/d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.864     1.991    STOP_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  STOP_Mode/d_reg[2]/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.056%)  route 0.171ns (44.944%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/Q
                         net (fo=8, routed)           0.171     0.335    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.045     0.380 r  CLOCK_Mode/bin/sec/sig_prev_i_1/O
                         net (fo=1, routed)           0.000     0.380    CLOCK_Mode/bin/pos_sec_count/w_inc_mins
    SLICE_X1Y27          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.853     1.980    CLOCK_Mode/bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vis_selected_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.561%)  route 0.187ns (47.439%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          LDCE                         0.000     0.000 r  CLOCK_Mode/bin/editdigit/Selected_reg[3]/G
    SLICE_X3Y33          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CLOCK_Mode/bin/editdigit/Selected_reg[3]/Q
                         net (fo=7, routed)           0.187     0.345    sys_mode/vis_selected_reg[3][1]
    SLICE_X3Y35          LUT2 (Prop_lut2_I1_O)        0.049     0.394 r  sys_mode/vis_selected[3]_i_1/O
                         net (fo=1, routed)           0.000     0.394    sys_mode_n_12
    SLICE_X3Y35          FDRE                                         r  vis_selected_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.861     1.988    clk_100MHz_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  vis_selected_reg[3]/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.204ns (51.623%)  route 0.191ns (48.377%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          LDCE                         0.000     0.000 r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[1]/G
    SLICE_X3Y33          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.191     0.349    CLOCK_Mode/bin/editdigit/open/Q[1]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.046     0.395 r  CLOCK_Mode/bin/editdigit/open/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.395    CLOCK_Mode/bin/editdigit/open_n_1
    SLICE_X3Y34          FDRE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.860     1.987    CLOCK_Mode/bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CLOCK_Mode/bin/pos_sec_count/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.796%)  route 0.195ns (48.204%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/Q
                         net (fo=8, routed)           0.195     0.359    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[4]
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.045     0.404 r  CLOCK_Mode/bin/sec/pulse_i_1__3/O
                         net (fo=1, routed)           0.000     0.404    CLOCK_Mode/bin/pos_sec_count/pulse_reg_0
    SLICE_X1Y27          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.853     1.980    CLOCK_Mode/bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/pulse_reg/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.203ns (48.895%)  route 0.212ns (51.105%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          LDCE                         0.000     0.000 r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[0]/G
    SLICE_X3Y33          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CLOCK_Mode/bin/editdigit/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.212     0.370    CLOCK_Mode/bin/editdigit/open/Q[0]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.045     0.415 r  CLOCK_Mode/bin/editdigit/open/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.415    CLOCK_Mode/bin/editdigit/open_n_2
    SLICE_X3Y34          FDRE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.860     1.987    CLOCK_Mode/bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  CLOCK_Mode/bin/editdigit/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/editdigit/Selected_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.203ns (44.079%)  route 0.258ns (55.921%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          LDCE                         0.000     0.000 r  CLOCK_Mode/bin/editdigit/Selected_reg[1]/G
    SLICE_X3Y33          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CLOCK_Mode/bin/editdigit/Selected_reg[1]/Q
                         net (fo=7, routed)           0.258     0.416    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]_0[0]
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.045     0.461 r  CLOCK_Mode/bin/hr/hrs_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.461    CLOCK_Mode/bin/hr/hrs_ctr[1]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.861     1.988    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.272%)  route 0.313ns (62.728%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[0]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  STOP_Mode/sec/sec_ctr_reg[0]/Q
                         net (fo=10, routed)          0.313     0.454    STOP_Mode/min/d_reg[1][0]
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.045     0.499 r  STOP_Mode/min/d[0]_i_1/O
                         net (fo=1, routed)           0.000     0.499    STOP_Mode/min_n_8
    SLICE_X3Y37          FDRE                                         r  STOP_Mode/d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.862     1.989    STOP_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  STOP_Mode/d_reg[0]/C





