include $(TEST_DIR)/../Makefile.in

TOP_FILE := \
    $(OPEN_TITAN_BUILD)/src/lowrisc_constants_top_pkg_0/rtl/top_pkg.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_dv_sim_sram_0/sim_sram_if.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_fifo_sync.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_err_resp.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_sync.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_dv_sim_sram_0/tlul_sink.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_dv_sim_sram_0/sim_sram.sv

INCLUDE := \
    -I$(OPEN_TITAN_BUILD)/src/lowrisc_prim_assert_0.1/rtl/ \
    -I$(OPEN_TITAN_BUILD)/src/lowrisc_prim_util_memload_0/rtl/

TOP_MODULE := sim_sram

VERILATOR_FLAGS := $(TEST_DIR)/sim_sram.vlt
