// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_bicg_kernel_bicg,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.889180,HLS_SYN_LAT=1658,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=8263,HLS_SYN_LUT=6682,HLS_VERSION=2023_1_1}" *)

module kernel_bicg (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        s_address0,
        s_ce0,
        s_we0,
        s_d0,
        s_q0,
        s_address1,
        s_ce1,
        s_we1,
        s_d1,
        s_q1,
        q_address0,
        q_ce0,
        q_we0,
        q_d0,
        p_address0,
        p_ce0,
        p_q0,
        p_address1,
        p_ce1,
        p_q1,
        r_address0,
        r_ce0,
        r_q0
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [10:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [5:0] s_address0;
output   s_ce0;
output   s_we0;
output  [31:0] s_d0;
input  [31:0] s_q0;
output  [5:0] s_address1;
output   s_ce1;
output   s_we1;
output  [31:0] s_d1;
input  [31:0] s_q1;
output  [5:0] q_address0;
output   q_ce0;
output   q_we0;
output  [31:0] q_d0;
output  [5:0] p_address0;
output   p_ce0;
input  [31:0] p_q0;
output  [5:0] p_address1;
output   p_ce1;
input  [31:0] p_q1;
output  [5:0] r_address0;
output   r_ce0;
input  [31:0] r_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] s_address0;
reg s_ce0;
reg s_we0;
reg[31:0] s_d0;
reg s_ce1;
reg s_we1;
reg[5:0] p_address0;
reg p_ce0;
reg[5:0] p_address1;
reg p_ce1;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] p_load_reg_525;
wire    ap_CS_fsm_state2;
reg   [31:0] p_load_1_reg_530;
reg   [31:0] p_load_2_reg_545;
wire    ap_CS_fsm_state3;
reg   [31:0] p_load_3_reg_550;
reg   [31:0] p_load_4_reg_565;
wire    ap_CS_fsm_state4;
reg   [31:0] p_load_5_reg_570;
reg   [31:0] p_load_6_reg_585;
wire    ap_CS_fsm_state5;
reg   [31:0] p_load_7_reg_590;
reg   [31:0] p_load_8_reg_605;
wire    ap_CS_fsm_state6;
reg   [31:0] p_load_9_reg_610;
reg   [31:0] p_load_10_reg_625;
wire    ap_CS_fsm_state7;
reg   [31:0] p_load_11_reg_630;
reg   [31:0] p_load_12_reg_645;
wire    ap_CS_fsm_state8;
reg   [31:0] p_load_13_reg_650;
reg   [31:0] p_load_14_reg_665;
wire    ap_CS_fsm_state9;
reg   [31:0] p_load_15_reg_670;
reg   [31:0] p_load_16_reg_685;
wire    ap_CS_fsm_state10;
reg   [31:0] p_load_17_reg_690;
reg   [31:0] p_load_18_reg_705;
wire    ap_CS_fsm_state11;
reg   [31:0] p_load_19_reg_710;
reg   [31:0] p_load_20_reg_725;
wire    ap_CS_fsm_state12;
reg   [31:0] p_load_21_reg_730;
reg   [31:0] p_load_22_reg_745;
wire    ap_CS_fsm_state13;
reg   [31:0] p_load_23_reg_750;
reg   [31:0] p_load_24_reg_765;
wire    ap_CS_fsm_state14;
reg   [31:0] p_load_25_reg_770;
reg   [31:0] p_load_26_reg_785;
wire    ap_CS_fsm_state15;
reg   [31:0] p_load_27_reg_790;
reg   [31:0] p_load_28_reg_805;
wire    ap_CS_fsm_state16;
reg   [31:0] p_load_29_reg_810;
reg   [31:0] p_load_30_reg_825;
wire    ap_CS_fsm_state17;
reg   [31:0] p_load_31_reg_830;
reg   [31:0] p_load_32_reg_845;
wire    ap_CS_fsm_state18;
reg   [31:0] p_load_33_reg_850;
reg   [31:0] p_load_34_reg_865;
wire    ap_CS_fsm_state19;
reg   [31:0] p_load_35_reg_870;
reg   [31:0] p_load_36_reg_885;
wire    ap_CS_fsm_state20;
reg   [31:0] p_load_37_reg_890;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_start;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_done;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_idle;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_ready;
wire   [5:0] grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_s_address0;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_s_ce0;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_s_we0;
wire   [31:0] grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_s_d0;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_start;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_done;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_idle;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_ready;
wire   [5:0] grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_address0;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_ce0;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_we0;
wire   [31:0] grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_d0;
wire   [5:0] grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_address1;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_ce1;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_we1;
wire   [31:0] grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_d1;
wire   [10:0] grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_A_address0;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_A_ce0;
wire   [10:0] grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_A_address1;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_A_ce1;
wire   [5:0] grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_q_address0;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_q_ce0;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_q_we0;
wire   [31:0] grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_q_d0;
wire   [5:0] grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_r_address0;
wire    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_r_ce0;
reg    grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_start_reg;
reg    grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_start_reg;
wire    ap_CS_fsm_state21;
reg   [20:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_start_reg = 1'b0;
#0 grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_start_reg = 1'b0;
end

kernel_bicg_kernel_bicg_Pipeline_VITIS_LOOP_22_1 grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_start),
    .ap_done(grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_done),
    .ap_idle(grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_idle),
    .ap_ready(grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_ready),
    .s_address0(grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_s_address0),
    .s_ce0(grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_s_ce0),
    .s_we0(grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_s_we0),
    .s_d0(grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_s_d0)
);

kernel_bicg_kernel_bicg_Pipeline_VITIS_LOOP_24_2 grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_start),
    .ap_done(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_done),
    .ap_idle(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_idle),
    .ap_ready(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_ready),
    .s_address0(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_address0),
    .s_ce0(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_ce0),
    .s_we0(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_we0),
    .s_d0(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_d0),
    .s_q0(s_q0),
    .s_address1(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_address1),
    .s_ce1(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_ce1),
    .s_we1(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_we1),
    .s_d1(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_d1),
    .s_q1(s_q1),
    .A_address0(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_A_address0),
    .A_ce0(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_A_address1),
    .A_ce1(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_A_ce1),
    .A_q1(A_q1),
    .q_address0(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_q_address0),
    .q_ce0(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_q_ce0),
    .q_we0(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_q_we0),
    .q_d0(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_q_d0),
    .r_address0(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_r_address0),
    .r_ce0(grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_r_ce0),
    .r_q0(r_q0),
    .sext_ln29(p_load_reg_525),
    .sext_ln29_1(p_load_1_reg_530),
    .sext_ln29_2(p_load_2_reg_545),
    .sext_ln29_3(p_load_3_reg_550),
    .sext_ln29_4(p_load_4_reg_565),
    .sext_ln29_5(p_load_5_reg_570),
    .sext_ln29_6(p_load_6_reg_585),
    .sext_ln29_7(p_load_7_reg_590),
    .sext_ln29_8(p_load_8_reg_605),
    .sext_ln29_9(p_load_9_reg_610),
    .sext_ln29_10(p_load_10_reg_625),
    .sext_ln29_11(p_load_11_reg_630),
    .sext_ln29_12(p_load_12_reg_645),
    .sext_ln29_13(p_load_13_reg_650),
    .sext_ln29_14(p_load_14_reg_665),
    .sext_ln29_15(p_load_15_reg_670),
    .sext_ln29_16(p_load_16_reg_685),
    .sext_ln29_17(p_load_17_reg_690),
    .sext_ln29_18(p_load_18_reg_705),
    .sext_ln29_19(p_load_19_reg_710),
    .sext_ln29_20(p_load_20_reg_725),
    .sext_ln29_21(p_load_21_reg_730),
    .sext_ln29_22(p_load_22_reg_745),
    .sext_ln29_23(p_load_23_reg_750),
    .sext_ln29_24(p_load_24_reg_765),
    .sext_ln29_25(p_load_25_reg_770),
    .sext_ln29_26(p_load_26_reg_785),
    .sext_ln29_27(p_load_27_reg_790),
    .sext_ln29_28(p_load_28_reg_805),
    .sext_ln29_29(p_load_29_reg_810),
    .sext_ln29_30(p_load_30_reg_825),
    .sext_ln29_31(p_load_31_reg_830),
    .sext_ln29_32(p_load_32_reg_845),
    .sext_ln29_33(p_load_33_reg_850),
    .sext_ln29_34(p_load_34_reg_865),
    .sext_ln29_35(p_load_35_reg_870),
    .sext_ln29_36(p_load_36_reg_885),
    .p_load_37_cast(p_load_37_reg_890)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_ready == 1'b1)) begin
            grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_ready == 1'b1)) begin
            grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_load_10_reg_625 <= p_q1;
        p_load_11_reg_630 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_load_12_reg_645 <= p_q1;
        p_load_13_reg_650 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_load_14_reg_665 <= p_q1;
        p_load_15_reg_670 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_load_16_reg_685 <= p_q1;
        p_load_17_reg_690 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_load_18_reg_705 <= p_q1;
        p_load_19_reg_710 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_load_1_reg_530 <= p_q0;
        p_load_reg_525 <= p_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_load_20_reg_725 <= p_q1;
        p_load_21_reg_730 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_load_22_reg_745 <= p_q1;
        p_load_23_reg_750 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_load_24_reg_765 <= p_q1;
        p_load_25_reg_770 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_load_26_reg_785 <= p_q1;
        p_load_27_reg_790 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_load_28_reg_805 <= p_q1;
        p_load_29_reg_810 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_load_2_reg_545 <= p_q1;
        p_load_3_reg_550 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_load_30_reg_825 <= p_q1;
        p_load_31_reg_830 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_load_32_reg_845 <= p_q1;
        p_load_33_reg_850 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_load_34_reg_865 <= p_q1;
        p_load_35_reg_870 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_load_36_reg_885 <= p_q1;
        p_load_37_reg_890 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_load_4_reg_565 <= p_q1;
        p_load_5_reg_570 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_load_6_reg_585 <= p_q1;
        p_load_7_reg_590 <= p_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_load_8_reg_605 <= p_q1;
        p_load_9_reg_610 <= p_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        p_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        p_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        p_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        p_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        p_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_address0 = 64'd1;
    end else begin
        p_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        p_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        p_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        p_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        p_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        p_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        p_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_address1 = 64'd0;
    end else begin
        p_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_ce0 = 1'b1;
    end else begin
        p_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_ce1 = 1'b1;
    end else begin
        p_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        s_address0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_address0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_s_address0;
    end else begin
        s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        s_ce0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_ce0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_s_ce0;
    end else begin
        s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        s_ce1 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_ce1;
    end else begin
        s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        s_d0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_d0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_s_d0;
    end else begin
        s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        s_we0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_we0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_s_we0;
    end else begin
        s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        s_we1 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_we1;
    end else begin
        s_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_A_address0;

assign A_address1 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_A_address1;

assign A_ce0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_A_ce0;

assign A_ce1 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_A_ce1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_start = grp_kernel_bicg_Pipeline_VITIS_LOOP_22_1_fu_457_ap_start_reg;

assign grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_start = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_ap_start_reg;

assign q_address0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_q_address0;

assign q_ce0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_q_ce0;

assign q_d0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_q_d0;

assign q_we0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_q_we0;

assign r_address0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_r_address0;

assign r_ce0 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_r_ce0;

assign s_address1 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_address1;

assign s_d1 = grp_kernel_bicg_Pipeline_VITIS_LOOP_24_2_fu_463_s_d1;

endmodule //kernel_bicg
