---
title:          "High-Performance Register File Design"
date:           2025-07-01 00:00:00 +0800
selected:       false
pub:            " <strong>2nd Prize (Cadence Track)</strong>, China Postgraudate IC Innovation Competition"
# pub_date:       "Apr 2025 - Jul 2025"
pub_pre:        <span class="badge badge-pill badge-publication badge-success">High-Performance Systems </span>
pub_post:       <span class="badge badge-pill badge-publication">Apr 2025 - Jul 2025</span>
abstract: >-
  1) Designed a parallel register file (15W5R, 256Ã—32 bit) with dual-cycle read and single-cycle write timing, implementing address pre-decoding and parallelized priority encoding strategies to reduce arbitration complexity for shortening the critical path.<br/>
  2) Established an automated verification pipeline to ensure RTL and gate-level consistency through cycle-accurate comparisons against reference models.<br/>
  3) Applied timing-driven optimizations (e.g., retiming and min-delay constraints) using Cadence Genus and Innovus to achieve timing closure at 300 MHz operating frequency.<br/>
  4) Conducted dynamic and static power analysis using Cadence Joules with SDF back-annotation and switching activity waveforms.<br/>
  
cover:          /assets/images/covers/2025-High-performance Register File Design.svg
authors:
- Zhe Zhou
- Zhenyu Lei
- Xiaoyu Cheng
- Advised by Prof. Fei Tong
links:
  # Paper: https://www.cell.com
---