<!-- Copyright (C) 2025 by Arm Limited (or its affiliates). All rights reserved -->

<counter_set count="6" name="ARMv9_C1_Premium_cnt"/>
<category counter_set="ARMv9_C1_Premium_cnt" name="C1-Premium" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv9_C1_Premium_ccnt" event="0x11" title="Cycles" name="CPU Cycles" description="The counter increments on every cycle" units="cycles"/>
    <event event="0x00" title="Instructions (Executed)" name="Increment PMSWINC Register" description="The counter increments on writes to the PMSWINC register" units="instructions"/>
    <event event="0x01" title="L1 Instruction Cache" name="Refill" description="Counts any instruction fetch which misses in the cache. This does not count; cache maintenance instructions and non-cacheable accesses."/>
    <event event="0x02" title="L1 Instruction TLB" name="Refill" description="This event counts any refill of the L1 instruction TLB from the MMU Translation Cache (MMUTC). This includes refills that result in a translation fault. TLB maintenance instructions are not counted. This event counts regardless of whether the MMU is enabled."/>
    <event event="0x03" title="L1 Data Cache" name="Refill" description="This event counts any load or store operation or translation table walk access which causes data to be read from outside the L1, including accesses which do not allocate into L1. The following instructions are not counted; Cache maintenance instructions and prefetches, Stores of an entire cache line, even if they make a coherency request outside the L1, Partial cache line writes which do not allocate into the L1 cache and Non-cacheable accesses. This event counts the sum of &apos;L1 Data Cache: Refill (due to read)&apos; and &apos;L1 Data Cache: Refill (due to write)&apos;."/>
    <event event="0x04" title="L1 Data Cache" name="Access" description="This event counts any load or store operation or translation table walk access which looks up in the L1 data cache. In particular, any access which could count the &apos;L1 Data Cache: Refill&apos; event causes this event to count. The following instructions are not counted; Cache maintenance instructions and prefetches and Non-cacheable accesses. This event counts the sum of &apos;L1 Data Cache: Access (due to read)&apos; and &apos;L1 Data Cache: Access (due to write)&apos;."/>
    <event event="0x05" title="L1 Data TLB" name="Refill" description="This event counts any refill of the data L1 TLB from the MMUTC. This includes refills that result in a translation fault. TLB maintenance instructions are not counted. This event counts regardless of whether the MMU is enabled."/>
    <event event="0x08" title="Instructions (Executed)" name="All" description="The counter increments for every architecturally executed instruction" units="instructions"/>
    <event event="0x09" title="Exceptions" name="Taken" description="The counter increments for each exception taken" units="exceptions"/>
    <event event="0x0a" title="Instructions (Executed)" name="Exception Returns" description="The counter increments for each executed exception return instruction" units="instructions"/>
    <event event="0x0b" title="Instructions (Executed)" name="Write to CONTEXTIDR" description="The counter increments for every write to the CONTEXTIDR" units="instructions"/>
    <event event="0x0c" title="Instructions (Executed)" name="Write to PC" description="The counter increments for every software change of the PC. This includes all: Branch instructions, memory reading instructions that explicitly write to the PC, Data processing instructions that explicitly write to the PC, and Exception return instructions." units="instructions"/>
    <event event="0x0d" title="Instructions (Executed)" name="Branch (Immediate)" description="The counter counts all immediate branch instructions that are architecturally executed" units="instructions"/>
    <event event="0x0e" title="Instructions (Executed)" name="Branch (Return)" description="The counter counts all procedure return instructions that are architecturally executed" units="instructions"/>
    <event event="0x10" title="Branch Predictor" name="Mispredictions" description="The counter counts each correction to the predicted program flow that occurs because of a misprediction from, or no prediction from, a change in control flow that the branch prediction resources are capable of predicting"/>
    <event event="0x12" title="Branch Predictor" name="Possible Predictions" description="The counter counts every branch or other change in the program flow that the branch prediction resources are capable of predicting"/>
    <event event="0x13" title="Memory" name="Access" description="This event counts memory accesses due to load or store instructions. The following instructions are not counted; Instruction fetches, Cache maintenance instructions, Translation table walks or prefetches. This event counts the sum of &apos;Memory: Access (due to read)&apos; and &apos;Memory: Access (due to write)&apos;."/>
    <event event="0x14" title="L1 Instruction Cache" name="Access" description="This event counts any instruction fetch which accesses the L1 instruction cache or MOP cache. The following instructions are not counted; cache maintenance instructions, non-cacheable accesses."/>
    <event event="0x15" title="L1 Data Cache" name="Write-back" description="The counter counts every write-back of data from the Level 1 data or unified cache. The counter counts each write-back that causes data to be written from the Level 1 cache to outside of the Level 1 cache."/>
    <event event="0x16" title="L2 Data Cache" name="Access" description="This event counts any transaction from L1 which looks up in the L2 cache, and any writeback from the L1 to the L2. Snoops from outside the core and cache maintenance operations are not counted."/>
    <event event="0x17" title="L2 Data Cache" name="Refill" description="This event counts any cacheable transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 are not counted."/>
    <event event="0x18" title="L2 Data Cache" name="Write-back" description="This event counts any write-back of data from the L2 cache to outside the core. This includes snoops to the L2 which return data, regardless of whether they cause an invalidation. Invalidations from the L2 which do not write data outside of the core and snoops which return data from the L1 are not counted."/>
    <event event="0x19" title="Bus" name="Access" description="This event counts for every beat of data transferred over the data channels between the core and the Snoop Control Unit (SCU). If both read and write data beats are transferred on a given cycle, this event is counted twice on that cycle. This event counts the sum of &apos;Bus: Access (due to read)&apos;, &apos;Bus: Access (due to write)&apos;, and any snoop data responses."/>
    <event event="0x1a" title="Errors" name="Memory" description="Local memory error This event counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs"/>
    <event event="0x1b" title="Instructions (Speculated)" name="All" description="Operation speculatively executed" units="instructions"/>
    <event event="0x1c" title="Instructions (Executed)" name="Write to TTBR" description="The counter counts writes to the translation table base registers, TTBR0 and TTBR1" units="instructions"/>
    <event event="0x1d" title="Cycles" name="Bus Cycles" description="Bus cycles This event duplicates &apos;Cycles: CPU Cycles&apos;" units="cycles"/>
    <event event="0x20" title="L2 Data Cache" name="Allocation" description="L2 data cache allocation without refill. This event counts any full cache line write into the L2 cache which does not cause a linefill, including write-backs from L1 to L2 and full-line writes which do not allocate into L1."/>
    <event event="0x21" title="Instructions (Executed)" name="Branch (Any)" description="Instruction architecturally executed, branch This event counts all branches, taken or not. This excludes exception entries, debug entries and CCFAIL branches." units="instructions"/>
    <event event="0x22" title="Instructions (Executed)" name="Branch (Mispredicted)" description="Instruction architecturally executed, mispredicted branch This event counts any branch counted by &apos;Instructions (Executed): Branch (Any)&apos; which is not correctly predicted and causes a pipeline flush" units="instructions"/>
    <event event="0x23" title="Stalls" name="Frontend" description="No operation issued because of the frontend. The counter counts on any cycle when there are no fetched instructions available to dispatch." units="cycles"/>
    <event event="0x24" title="Stalls" name="Backend" description="No operation issued because of the backend The counter counts on any cycle fetched instructions are not dispatched due to resource constraints" units="cycles"/>
    <event event="0x25" title="L1 Data TLB" name="Access" description="Level 1 data TLB access This event counts any load or store operation which accesses the data L1 TLB. If both a load and a store are executed on a cycle, this event counts twice. This event counts regardless of whether the MMU is enabled."/>
    <event event="0x26" title="L1 Instruction TLB" name="Access" description="Level 1 instruction TLB access This event counts any instruction fetch which accesses the instruction L1 TLB. This event counts regardless of whether the MMU is enabled."/>
    <event event="0x27" title="L2 Instruction Cache" name="Access" description="The counter counts attributable instruction memory accesses that access at least the Level 2 instruction or unified cache. Each attributable access to other Level 2 instruction memory structures, such as refill buffers, is also counted."/>
    <event event="0x28" title="L2 Instruction Cache" name="Refill" description="The counter counts each access counted by &apos;L2 Instruction Cache: Access&apos; that causes a demand refill of any of the Level 1 or 2 caches outside the Level 1 or 2 caches of this PE. A refill includes any access that causes data to be fetched from outside the cache, even if the data is ultimately not allocated into the cache. For example, data might be fetched into a buffer but then discarded, rather than being allocated into a cache. These buffers are treated as part of the cache."/>
    <event event="0x29" title="L3 Data Cache" name="Allocation" description="Attributable L3 cache allocation without refill This event counts any full cache line write into the L3 cache which does not cause a linefill, including write-backs from L2 to L3 and full-line writes which do not allocate into L2"/>
    <event event="0x2a" title="L3 Data Cache" name="Refill" description="Attributable L3 cache refill This event counts for any cacheable read transaction returning data from the SCU for which the data source was outside the cluster. Transactions such as ReadUnique are counted as read transactions, even though they can be generated by store instructions."/>
    <event event="0x2b" title="L3 Data Cache" name="Access" description="Attributable L3 cache access This event counts for any cacheable read transaction returning data from the SCU, or for any cacheable write to the SCU"/>
    <event event="0x2d" title="L2 Data TLB" name="Refill" description="Attributable L2 TLB refill This event counts on any refill of the MMUTC, caused by either an instruction or data access. This event does not count if the MMU is disabled."/>
    <event event="0x2f" title="L2 Data TLB" name="Access" description="Attributable L2 TLB access This event counts on any access to the MMUTC (caused by a refill of any of the L1 TLBs). This event does not count if the MMU is disabled."/>
    <event event="0x31" title="Multi-socket Remote Access" name="Access" description="Access to another socket in a multi-socket system"/>
    <event event="0x32" title="Last Level Cache" name="Access" description="The counter counts each memory read operation or memory write operation that causes a cache access to at least the Last Level data or unified cache. If the cache is shared, only events attributable to this PE are counted. If the cache is not shared, all events are counted."/>
    <event event="0x34" title="Data TLB" name="Translation table walk" description="Access to data TLB that caused a page table walk This event counts on any data access which causes &apos;L2 Data TLB: Refill&apos; to count"/>
    <event event="0x35" title="Instruction TLB" name="Translation table walk" description="Access to instruction TLB that caused a translation table walk. This event counts on any instruction access which causes &apos;L2 Data TLB: Refill&apos; to count."/>
    <event event="0x36" title="Last Level Cache" name="Access (due to read)" description="Last level cache access, read If CPUECTLR. EXTLLC is set, then this event counts any cacheable read transaction which returns a data source of interconnect cache. If CPUECTLR. EXTLLC is not set, then this event is a duplicate of the L*D_CACHE_RD event corresponding to the last level of cache implemented &apos;L2 Data Cache: Access (due to read)&apos; if only one is implemented, or &apos;L1 Data Cache: Access (due to read)&apos; if neither is implemented."/>
    <event event="0x37" title="Last Level Cache" name="Miss (due to read)" description="Last level cache miss, read If CPUECTLR. EXTLLC is set, then this event counts any cacheable read transaction which returns a data source of DRAM, remote, or inter-cluster peer. If CPUECTLR. EXTLLC is not set, then this event is a duplicate of the L*D_CACHE_REFILL_RD event corresponding to the last level of cache implemented &apos;L2 Data Cache: Refill (due to read)&apos; if only one is implemented, or &apos;L1 Data Cache: Refill (due to read)&apos; if neither is implemented."/>
    <event event="0x39" title="L1 Data Cache" name="Miss (due to long-latency read)" description="Level 1 data cache long-latency miss"/>
    <event event="0x3a" title="Operations" name="Executed" description="Micro-operation architecturally executed"/>
    <event event="0x3b" title="Operations" name="Speculated" description="Micro-operation speculatively executed"/>
    <event event="0x3c" title="Stalls" name="All" description="No operation sent for execution"/>
    <event event="0x3d" title="Stalls (Slots)" name="Backend" description="No operation sent for execution on a slot due to the backend" units="slots"/>
    <event event="0x3e" title="Stalls (Slots)" name="Frontend" description="No operation sent for execution on a slot due to the frontend" units="slots"/>
    <event event="0x3f" title="Stalls (Slots)" name="All" description="No operation sent for execution on a slot" units="slots"/>
    <event event="0x40" title="L1 Data Cache" name="Access (due to read)" description="This event counts any load operation or page table walk access which looks up in the L1 data cache. In particular, any access which could count the &apos;L1 Data Cache: Refill (due to read)&apos; event causes this event to count. The following instructions are not counted; cache maintenance instructions and prefetches, non-cacheable accesses."/>
    <event event="0x41" title="L1 Data Cache" name="Access (due to write)" description="This event counts any store operation which looks up in the L1 data cache. In particular, any access which could count the &apos;L1 Data Cache: Refill (due to write)&apos; event causes this event to count. The following instructions are not counted; cache maintenance instructions and prefetches, non-cacheable accesses."/>
    <event event="0x42" title="L1 Data Cache" name="Refill (due to read)" description="This event counts any load operation or page table walk access which causes data to be read from outside the L1, including accesses which do not allocate into L1. The following instructions are not counted; xache maintenance instructions and prefetches, non-cacheable accesses."/>
    <event event="0x43" title="L1 Data Cache" name="Refill (due to write)" description="This event counts any store operation which causes data to be read from outside the L1, including accesses which do not allocate into L1. The following instructions are not counted; cache maintenance instructions and prefetches, stores of an entire cache line, even if they make a coherency request outside the L1, partial cache line writes which do not allocate into the L1 cache, non-cacheable accesses."/>
    <event event="0x44" title="L1 Data Cache" name="Refill (from inside cluster)" description="As &apos;L1 Data Cache: Refill&apos;, but counts only memory operations that generate refills satisfied by transfer from another cache inside of the immediate cluster"/>
    <event event="0x45" title="L1 Data Cache" name="Refill (from outside cluster)" description="As &apos;L1 Data Cache: Refill&apos;, but counts only memory operations that generate refills satisfied by transfer from another cache outside of the immediate cluster"/>
    <event event="0x46" title="L1 Data Cache" name="Write-back (due to reuse)" description="L1 data cache write-back, victim"/>
    <event event="0x47" title="L1 Data Cache" name="Write-back (due to clean)" description="L1 data cache write-back cleaning and coherency"/>
    <event event="0x48" title="L1 Data Cache" name="Invalidation" description="The counter counts each invalidation of a cache line in the Level 1 data or unified cache"/>
    <event event="0x4c" title="L1 Data TLB" name="Refill (due to read)" description="L1 data TLB refill, read"/>
    <event event="0x4d" title="L1 Data TLB" name="Refill (due to write)" description="L1 data TLB refill, write"/>
    <event event="0x4e" title="L1 Data TLB" name="Access (due to read)" description="L1 data TLB access, read"/>
    <event event="0x4f" title="L1 Data TLB" name="Access (due to write)" description="L1 data TLB access, write"/>
    <event event="0x50" title="L2 Data Cache" name="Access (due to read)" description="L2 cache access, read. This event counts any read transaction from L1 which looks up in the L2 cache. Snoops from outside the core are not counted."/>
    <event event="0x51" title="L2 Data Cache" name="Access (due to write)" description="L2 cache access, write. This event counts any write transaction from L1 which looks up in the L2 cache or any write-back from L1 which allocates into the L2 cache. Snoops from outside the core are not counted."/>
    <event event="0x52" title="L2 Data Cache" name="Refill (due to read)" description="This event counts any cacheable read transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 should not be counted. Transactions such as ReadUnique are counted as read transactions, even though they can be generated by store instructions."/>
    <event event="0x53" title="L2 Data Cache" name="Refill (due to write)" description="This event counts any write transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 should not be counted. Transactions such as ReadUnique are not counted as write transactions."/>
    <event event="0x56" title="L2 Data Cache" name="Write-back (due to reuse)" description="L2 cache write-back, victim"/>
    <event event="0x57" title="L2 Data Cache" name="Write-back (due to clean)" description="L2 cache write-back, cleaning and coherency"/>
    <event event="0x58" title="L2 Data Cache" name="Invalidation" description="The counter counts each invalidation of a cache line in the Level 2 data or unified cache"/>
    <event event="0x5c" title="L2 Data TLB" name="Refill (due to read)" description="L2 TLB refill, read"/>
    <event event="0x5d" title="L2 Data TLB" name="Refill (due to write)" description="L2 TLB refill, write"/>
    <event event="0x5e" title="L2 Data TLB" name="Access (due to read)" description="L2 TLB access, read"/>
    <event event="0x5f" title="L2 Data TLB" name="Access (due to write)" description="L2 TLB access, write"/>
    <event event="0x60" title="Bus" name="Access (due to read)" description="This event counts for every beat of data transferred over the read data channel between the core and the SCU"/>
    <event event="0x61" title="Bus" name="Access (due to write)" description="Bus access write This event counts for every beat of data transferred over the write data channel between the core and the SCU"/>
    <event event="0x66" title="Memory" name="Access (due to read)" description="This event counts memory accesses due to load instructions. The following instructions are not counted; instruction fetches, cache maintenance instructions, translation table walks, prefetches."/>
    <event event="0x67" title="Memory" name="Access (due to write)" description="This event counts memory accesses due to store instructions. The following instructions are not counted; instruction fetches, cache maintenance instructions, translation table walks, prefetches."/>
    <event event="0x68" title="Memory" name="Access (due to unaligned read)" description="Unaligned access, read"/>
    <event event="0x69" title="Memory" name="Access (due to unaligned write)" description="Unaligned access, write"/>
    <event event="0x6a" title="Memory" name="Access (due to unaligned read or write)" description="Unaligned access"/>
    <event event="0x6c" title="Instructions (Speculated)" name="Load-Exclusive" description="The counter counts Load-Exclusive instructions speculatively executed" units="instructions"/>
    <event event="0x6d" title="Instructions (Speculated)" name="Store-Exclusive (Successes)" description="The counter counts Store-Exclusive instructions speculatively executed that completed a write" units="instructions"/>
    <event event="0x6e" title="Instructions (Speculated)" name="Store-Exclusive (Failures)" description="The counter counts Store-Exclusive instructions speculatively executed that fail to complete a write. It is within the IMPLEMENTATION DEFINED definition of speculatively executed whether this includes conditional instructions that fail the condition code check." units="instructions"/>
    <event event="0x6f" title="Instructions (Speculated)" name="Store-Exclusive" description="The counter counts Store-Exclusive instructions speculatively executed" units="instructions"/>
    <event event="0x70" title="Instructions (Speculated)" name="Load" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only memory-reading instructions, as defined by the &apos;Instructions (Executed): Load&apos; event" units="instructions"/>
    <event event="0x71" title="Instructions (Speculated)" name="Store" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only memory-writing instructions, as defined by the &apos;Instructions (Executed): Store&apos; event" units="instructions"/>
    <event event="0x72" title="Instructions (Speculated)" name="Load/Store" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only memory-reading and memory-writing instructions, as defined by the &apos;Instructions (Executed): Load&apos; and &apos;Instructions (Executed): Store&apos; events" units="instructions"/>
    <event event="0x73" title="Instructions (Speculated)" name="Data Processing (Integer)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only integer data-processing instructions" units="instructions"/>
    <event event="0x74" title="Instructions (Speculated)" name="Data Processing (Advanced SIMD)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only Advanced SIMD data-processing instructions" units="instructions"/>
    <event event="0x75" title="Instructions (Speculated)" name="Data Processing (Floating-point)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only floating-point data-processing instructions" units="instructions"/>
    <event event="0x76" title="Instructions (Speculated)" name="Branch (software PC writes)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only software changes of the PC" units="instructions"/>
    <event event="0x77" title="Instructions (Speculated)" name="Crypto" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only Cryptographic instructions, except PMULL and VMULL" units="instructions"/>
    <event event="0x78" title="Instructions (Speculated)" name="Branch (immediate)" description="The counter counts immediate branch instructions speculatively executed" units="instructions"/>
    <event event="0x79" title="Instructions (Speculated)" name="Branch (return)" description="The counter counts procedure return instructions speculatively executed" units="instructions"/>
    <event event="0x7a" title="Instructions (Speculated)" name="Branch (indirect)" description="The counter counts indirect branch instructions speculatively executed. This includes software change of the PC other than exception-generating instructions and immediate branch instructions." units="instructions"/>
    <event event="0x7c" title="Instructions (Speculated)" name="Barrier (ISB)" description="The counter counts Instruction Synchronization Barrier instructions speculatively executed, including CP15ISB" units="instructions"/>
    <event event="0x7d" title="Instructions (Speculated)" name="Barrier (DSB)" description="The counter counts data synchronization barrier instructions speculatively executed, including CP15DSB" units="instructions"/>
    <event event="0x7e" title="Instructions (Speculated)" name="Barrier (DMB)" description="The counter counts data memory barrier instructions speculatively executed, including CP15DSB. It does not include the implied barrier operations of load/store operations with release consistency semantics." units="instructions"/>
    <event event="0x7f" title="Instructions (Speculated)" name="Barrier (CSDB)" description="The counter counts control speculation barrier instructions speculatively executed" units="instructions"/>
    <event event="0x81" title="Exceptions" name="Undefined" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are not counted by &apos;Exceptions: SVC&apos;, &apos;Exceptions: SMC&apos;, &apos;Exceptions: HVC&apos;, &apos;Exceptions: Instruction Abort&apos;, &apos;Exceptions: Data Abort&apos;, &apos;Exceptions: IRQ&apos;, and &apos;Exceptions: FIQ&apos;" units="exceptions"/>
    <event event="0x82" title="Exceptions" name="SVC" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are Supervisor Call exceptions" units="exceptions"/>
    <event event="0x83" title="Exceptions" name="Instruction Abort" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are Instruction Abort exceptions" units="exceptions"/>
    <event event="0x84" title="Exceptions" name="Data Abort" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are Data Abort or SError interrupt exceptions" units="exceptions"/>
    <event event="0x86" title="Exceptions" name="IRQ" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are IRQ or Virtual IRQ exceptions" units="exceptions"/>
    <event event="0x87" title="Exceptions" name="FIQ" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are FIQ or Virtual FIQ exceptions" units="exceptions"/>
    <event event="0x88" title="Exceptions" name="SMC" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions that are Secure Monitor Call exceptions excluding those that are trapped as Hyp Trap exceptions" units="exceptions"/>
    <event event="0x8a" title="Exceptions" name="HVC" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions that are Hypervisor Call exceptions including both those taken locally and from non-secure EL1/PL1" units="exceptions"/>
    <event event="0x8b" title="Exceptions" name="Trap (Instruction Abort)" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions not taken locally that are Instruction Abort exceptions" units="exceptions"/>
    <event event="0x8c" title="Exceptions" name="Trap (Data Abort)" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions not taken locally that are Data Abort or SError interrupt exceptions" units="exceptions"/>
    <event event="0x8d" title="Exceptions" name="Trap (Other)" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are not counted by &apos;Exceptions: SMC&apos;, &apos;Exceptions: HVC&apos;, &apos;Exceptions: Trap (Instruction Abort)&apos;, &apos;Exceptions: Trap (Data Abort)&apos;, &apos;Exceptions: Trap (IRQ)&apos;, and &apos;Exceptions: Trap (FIQ)&apos;" units="exceptions"/>
    <event event="0x8e" title="Exceptions" name="Trap (IRQ)" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions not taken locally that are IRQ exceptions" units="exceptions"/>
    <event event="0x8f" title="Exceptions" name="Trap (FIQ)" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions not taken locally that are FIQ exceptions" units="exceptions"/>
    <event event="0x90" title="Instructions (Speculated)" name="Load (Acquire)" description="The counter counts memory-read operations with acquire or acquirepc semantics that are speculatively executed" units="instructions"/>
    <event event="0x91" title="Instructions (Speculated)" name="Store (Release)" description="The counter counts memory-write operations with release semantics that are speculatively executed" units="instructions"/>
    <event event="0xa0" title="L3 Data Cache" name="Access (due to read)" description="As &apos;L3 Data Cache: Access&apos;, but counts only attributable memory-read operations that cause a cache access to at least the Level 3 data or unified cache"/>
    <event event="0x10b" title="L2 Unified Cache" name="Late prefetch" description="L2 prefetch requests, late"/>
    <event event="0x10f" title="L1 Data TLB" name="Refill (by SW preload)" description="Counts L2 DTLB refills that occur as a result of a software prefetch"/>
    <event event="0x158" title="Stalls" name="Backend (Flag renames full)" description="Counts cycles when backend is stalled even when operations are available from the frontend but at least one is not ready to be sent to the backend because no flag rename register is available" units="cycles"/>
    <event event="0x159" title="Stalls" name="Backend (General renames full)" description="Counts cycles when backend is stalled even when operations are available from the frontend but at least one is not ready to be sent to the backend because no general purpose rename register is available" units="cycles"/>
    <event event="0x15a" title="Stalls" name="Backend (Vector renames full)" description="Counts cycles when backend is stalled even when operations are available from the frontend but at least one is not ready to be sent to the backend because no vector rename register is available" units="cycles"/>
    <event event="0x15c" title="Stalls" name="Backend (Full issue queue (SX))" description="Counts cycles counted by &apos;Stalls: Backend (Backend busy)&apos; when the backend could not accept any micro-operations because the simple integer issue queues are full to take any operations for execution" units="cycles"/>
    <event event="0x15d" title="Stalls" name="Backend (Full issue queue (MX))" description="Counts cycles counted by &apos;Stalls: Backend (Backend busy)&apos; when the backend could not accept any micro-operations because the complex integer issue queues are full and can not take any operations for execution" units="cycles"/>
    <event event="0x15e" title="Stalls" name="Backend (Full issue queue (LS))" description="Counts cycles when the backend could not accept any micro-operations because the load/store issue queues are full and can not take any operations for execution" units="cycles"/>
    <event event="0x15f" title="Stalls" name="Backend (Full issue queue (VX))" description="Counts cycles counted by &apos;Stalls: Backend (Backend busy)&apos; when the backend could not accept any micro-operations because the vector issue queues are full and can not take any operations for execution" units="cycles"/>
    <event event="0x160" title="Stalls" name="Backend (MCQ full)" description="Counts cycles counted by &apos;Stalls: Backend (Backend busy)&apos; when the backend could not accept any micro-operations because the commit queue is full and can not take any operations for execution" units="cycles"/>
    <event event="0x179" title="L2 Cache" name="Hit (Line, prefetched)" description="L1D demand including L1 HWPRF hit on prefetched L2 line"/>
    <event event="0x198" title="L2 CHI" name="RXDAT/RXRSP with CBusy of 0" description="Count of RXDAT or RXRSP responses received with indication completer fullness indicator set to 0"/>
    <event event="0x199" title="L2 CHI" name="RXDAT/RXRSP with CBusy of 1" description="Count of RXDAT or RXRSP responses received with indication completer fullness indicator set to 1"/>
    <event event="0x19a" title="L2 CHI" name="RXDAT/RXRSP with CBusy of 2" description="Count of RXDAT or RXRSP responses received with indication completer fullness indicator set to 2"/>
    <event event="0x19b" title="L2 CHI" name="RXDAT/RXRSP with CBusy of 3" description="Count of RXDAT or RXRSP responses received with indication completer fullness indicator set to 3"/>
    <event event="0x19c" title="L2 CHI" name="RXDAT/RXRSP with CBusy Multi-threaded set" description="Count of RXDAT or RXRSP responses received with indication completer indicating multiple cores actively making requests"/>
    <event event="0x1b8" title="L2 Data Cache" name="Access (by L1 HW prefetcher)" description="Counts level 2 cache accesses due to level 1 data cache hardware prefetcher"/>
    <event event="0x1b9" title="L2 Data Cache" name="Refill (by L1 HW prefetcher)" description="Counts level 2 cache refills where the cache line is requested by a level 1 data cache hardware prefetcher"/>
    <event event="0x399" title="Stalls" name="Backend (Predicate renames full)" description="Counts cycles when backend is stalled even when operations are available from the frontend but at least one is not ready to be sent to the backend because no predicate rename register is available" units="cycles"/>
    <event event="0x1338" title="Stalls" name="Backend (Other CPUBOUND)" description="Counts cycles when backend is stalled even when operations are available from the frontend but at least one is not ready to be sent to the backend because a cpu resource other than renames or issue queues" units="cycles"/>
    <event event="0x3000" title="Operations issued" name="Branch" description="This event counts each resolution from the branch execution pipelines"/>
    <event event="0x3001" title="Operations issued" name="Integer" description="This event counts each resolution from the integer execution pipelines"/>
    <event event="0x3002" title="Operations issued" name="Vector/Float" description="This event counts each resolution from the vector execution pipelines"/>
    <event event="0x3003" title="Operations issued" name="Load/Store" description="This event counts each resolution from the load store execution pipelines"/>
    <event event="0x3004" title="Operations issued" name="Store data" description="This event counts each resolution for store data operations"/>
    <event event="0x3005" title="Stalls" name="Frontend (Power throttling linked to low confidence branches)" description="Counts cycles when the frontend did not send any micro-operations to the rename stage as the frontend is actively throttle throughput based on speculation around low confidence branches" units="cycles"/>
    <event event="0x3006" title="Stalls" name="Frontend (Architectural or microarchitectural flushes)" description="Counts cycles when the frontend could not send any micro-operations to the rename stage as the frontend is recovering from a machine flush due to taken exceptions or other micro-architectural flushes not related to branch mispredictions" units="cycles"/>
    <event event="0x3007" title="Stalls" name="Frontend (Flush for branch mispredictions)" description="Counts cycles when the frontend could not send any micro-operations to the rename stage as the frontend is recovering from a resteer due to branch mispredictions" units="cycles"/>
    <event event="0x3008" title="Memory" name="Completed in DRAM" description="Counts access where the data was sourced from the DRAM"/>
    <event event="0x3009" title="Stalls" name="Backend (Power throttling linked to low confidence branches)" description="Counts cycles when the backend did not accept any micro-operations as the backend is actively throttle throughput based on speculation around low confidence branches" units="cycles"/>
    <event event="0x3200" title="Stalls" name="Backend (SME busy)" description="The counter counts each PE cycle counted by &apos;Stalls: Backend (Processor Bound)&apos; when the PEs backend was stalled due SME instructions not able to progress, typically:  - When waiting for SME arbitration - Because of SME backpressure - Because instructions cannot be sent to SME due to dependencies, commit, etc" units="cycles"/>
    <event event="0x3201" title="Stalls" name="Backend (SME backpressure)" description="The counter counts each CPU cycle counted by &apos;Stalls: Backend (SME busy)&apos; when the SME causes backpressure and does not accept instructions. Notes:  - This event counts independently of oldest instruction being ready to be sent to the SME unit - This event does not count when the CPU is waiting for arbitration, and &apos;Stalls: Backend (SME arbitration)&apos; is counting." units="cycles"/>
    <event event="0x3202" title="Stalls" name="Backend (SME arbitration)" description="The counter counts each CPU cycle counted by &apos;Stalls: Backend (SME busy)&apos; when oldest SME instruction cannot be sent because it is waiting for arbitration" units="cycles"/>
    <event event="0x3203" title="Stalls" name="Backend (SME stalled by CPU)" description="The counter counts each PE cycle counted by &apos;Stalls: Backend (SME busy)&apos; when not counted by &apos;Stalls: Backend (SME backpressure)&apos; or &apos;Stalls: Backend (SME arbitration)&apos;. This can typically be due to:  - Instruction waiting for commit point being reached - A register dependency prevents the SSVE oldest instruction to be sent - A control packet needs to be sent." units="cycles"/>
    <event event="0x320c" title="Stalls" name="Backend (SME stalled on LSRT full)" description="The counter counts each CPU cycle counted by &apos;Stalls: Backend (Memory bound)&apos; when at least one Streaming SVE instruction is waiting for an entry being freed to be allocated into the LSRT" units="cycles"/>
    <event event="0x320d" title="Stalls" name="Backend (Barrier stalled by SME)" description="The counter counts each CPU cycle counted by &apos;Stalls: Backend (Memory bound)&apos; when a barrier instruction is executed and waits for completions from SME load/store transactions. This includes effect due to store-release or load-acquire semantic." units="cycles"/>
    <event event="0x320e" title="Stalls" name="Backend (SME stalled by CPU memory hazard)" description="The counter counts each CPU cycle counted by &apos;Stalls: Backend (Memory bound)&apos; when at least one Streaming SVE load/store instruction is waiting for resolution from an address hazard. This could be used to detect cases for which the CPU and SME are making overlapping accesses, that is, both are accessing the same location, and the SME cannot accept the operation to preserve the ordering of memory effects for the location required by the architecture." units="cycles"/>
    <event event="0x320f" title="Stalls" name="Backend (CPU stalled by SME memory hazard)" description="The counter counts each CPU cycle counted by &apos;Stalls: Backend (Memory bound)&apos; when at least one CPU load/store instruction is waiting for resolution from an address hazard. This could be used to detect cases for which the CPU and SME are making overlapping accesses, that is, both are accessing the same location, and the CPU cannot execute the operation to preserve the ordering of memory effects for the location required by the architecture." units="cycles"/>
    <event event="0x3210" title="Stalls" name="Backend (SME stalled on memory hazard or LSRT full)" description="The counter counts each CPU cycle counted by &apos;Stalls: Backend (Memory bound)&apos; when at least one Streaming SVE instruction is waiting for an entry being freed to be allocated into the LSRT or an address hazard to be resolved" units="cycles"/>
    <event event="0x3213" title="SME" name="Allocated" description="The counter counts each PE cycle counted by &apos;Cycles: CPU Cycles&apos; where the CPU had an SME granted arbitration to it, such that the SME and Streaming SVE state of the CPU is held in that SME. It does not count cycles during which a CPU has requested arbitration and is waiting for acknowledgement."/>
    <event event="0x3214" title="SME" name="Arbitration pending" description="The counter counts each PE cycle counted by &apos;Cycles: CPU Cycles&apos; where the CPU is in waiting for arbitration while attempting to access a SME. If can be due an initial arbitration request or contention."/>
    <event event="0x3215" title="SME" name="Reconnect pending" description="The counter counts each PE cycle counted by &apos;SME: Arbitration pending&apos; where the CPU is in waiting for arbitration due to contention, when it was previously arbitrated to a SME but arbitration was granted to another CPU"/>
    <event event="0x3216" title="SME" name="Arbitration Requests" description="The counter counts the number of times an arbitration to SME is requested, either an initial request, or a reconnect request due to contention"/>
    <event event="0x3217" title="SME" name="Reconnect Requests" description="The counter counts the number of times the CPU needs to request arbitration following a disconnect due to contention"/>
    <event event="0x3218" title="SME Operations Issued" name="All" description="The counter counts each operation counted by OP_ISSUE that was issued to a streaming mode compute unit. The definition of which operations are issued to an SME is IMPLEMENTATION DEFINED. The maximum value by which the counter could increment by in a single cycle is IMPLEMENTATION DEFINED."/>
    <event event="0x3219" title="Instructions (Speculated)" name="Streaming SVE" description="The counter counts each instruction counted by &apos;Instructions (Speculated): SVE&apos; when the CPU executes in Streaming mode"/>
    <event event="0x321a" title="Instructions (Speculated)" name="Streaming SVE" description="The counter counts each operation counted by &apos;Instructions (Speculated): SVE&apos; specifically in Streaming mode"/>
    <event event="0x321b" title="Instructions (Speculated)" name="Streaming SVE (Load/Store)" description="The counter counts each Load or Store instruction counted by `&apos;Instructions (Speculated): SVE (Load/Store)&apos;` when CPU executes in Streaming mode"/>
    <event event="0x321c" title="Instructions (Speculated)" name="Streaming SVE (Load)" description="The counter counts each Load instruction counted by `&apos;Instructions (Speculated): SVE (Load)&apos;` when CPU executes in Streaming mode"/>
    <event event="0x321d" title="Instructions (Speculated)" name="Streaming SVE (Store)" description="The counter counts each Store instruction counted by `&apos;Instructions (Speculated): SVE (Store)&apos;` when CPU executes in Streaming mode"/>
    <event event="0x321e" title="Instructions (Speculated)" name="Streaming SVE (Prefetch)" description="The counter counts each Speculatively executed prefetch operation due to any of the following A64 instructions:  - SVE: PRFB, PRFD, PRFH, or PRFW. - SME: RPRFM  This counts in Streaming mode only."/>
    <event event="0x321f" title="Instructions (Speculated)" name="Streaming SVE (Integer)" description="The counter counts each Speculatively executed integer arithmetic operation due to an SVE data-processing instruction listed in SVE integer instructions. This counter only counts operations executed in Streaming mode."/>
    <event event="0x3220" title="Instructions (Speculated)" name="Streaming SVE (Floating Point)" description="The counter counts each Speculatively executed floating-point operation due to an SVE instruction, specifically in streaming mode"/>
    <event event="0x3221" title="Instructions (Speculated)" name="Streaming SVE (Integer, 8-bit)" description="The counter counts each operation counted by &apos;Instructions (Speculated): Streaming SVE (Integer)&apos; where the largest type is 8-bit integer"/>
    <event event="0x3222" title="Instructions (Speculated)" name="Streaming SVE (Integer, 16-bit)" description="The counter counts each operation counted by &apos;Instructions (Speculated): Streaming SVE (Integer)&apos; where the largest type is 16-bit integer"/>
    <event event="0x3223" title="Instructions (Speculated)" name="Streaming SVE (Integer, 32-bit)" description="The counter counts each operation counted by &apos;Instructions (Speculated): Streaming SVE (Integer)&apos; where the largest type is 32-bit integer"/>
    <event event="0x3224" title="Instructions (Speculated)" name="Streaming SVE (Integer, 64-bit)" description="The counter counts each operation counted by &apos;Instructions (Speculated): Streaming SVE (Integer)&apos; where the largest type is 64-bit integer"/>
    <event event="0x3225" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, Half precision)" description="The counter counts each Speculatively executed half-precision floating-point operation due to an SVE instruction, specifically in streaming mode"/>
    <event event="0x3226" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, BFloat16)" description="The counter counts each Speculatively executed BFloat16 floating-point operation due to an SVE instruction, specifically in streaming mode"/>
    <event event="0x3227" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, Single precision)" description="The counter counts each Speculatively executed single-precision floating-point operation due to an SVE instruction, specifically in streaming mode"/>
    <event event="0x3228" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, Double precision)" description="The counter counts each Speculatively executed double-precision floating-point operation due to an SVE instruction, specifically in streaming mode"/>
    <event event="0x3229" title="Instructions (Speculated)" name="Streaming SVE (Integer, Multiply)" description="The counter counts each Speculatively executed integer multiply or multiply-accumulate operation counted by &apos;Instructions (Speculated): Streaming SVE (Integer)&apos;, specifically in Streaming mode, due to any of the following instructions:  - SVE: MAD, MLA, MLS, MSB, MUL, SMULH, or UMULH. - SVE2: CMLA, MLA, MLS, MUL, PMUL, SMLALB, SMLALT, SMLSLB, SMLSLT, SMULH, SMULLB, SMULLT, SQDMLALB, SQDMLALBT, SQDMLALT, SQDMLSLB, SQDMLSLBT, SQDMLSLT, SQDMULH, SQDMULLB, SQDMULLT, SQRDCMLAH, SQRDMLAH, SQRDMLSH, SQRDMULH, UMLALB, UMLALT, UMLSLB, UMLSLT, UMULH, UMULLB, or UMULLT."/>
    <event event="0x322a" title="Instructions (Speculated)" name="Streaming SVE (Integer, Dot Product)" description="The counter counts each integer dot product operation counted by &apos;Instructions (Speculated): Integer, Dot-Product (Advanced SIMD and SVE)&apos; due to any of the following instructions:  - SVE: SDOT, SUDOT, UDOT, or USDOT. - SVE2: CDOT, SUDOT, or USDOT."/>
    <event event="0x322b" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, Add/Subtract)" description="The counter counts each Speculatively executed floating-point add or subtract operation counted by &apos;Instructions (Speculated): Streaming SVE (Floating Point)&apos; due to any of the following instructions:  - SVE: FABD, FADD, FSUB, or FSUBR"/>
    <event event="0x322c" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, Multiply)" description="The counter counts each Speculatively executed floating-point multiply operation counted by &apos;Instructions (Speculated): Streaming SVE (Floating Point)&apos; due to any of the following instructions:  -  SVE: FMUL, FMULX, or FTSMUL"/>
    <event event="0x322d" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, FMA)" description="The counter counts each Speculatively executed floating-point fused multiply-add or multiply-subtract operation counted by &apos;Instructions (Speculated): Floating Point, FMA (all)&apos;, specifically in Streaming mode, due to any of the following instructions:  - SVE: BFMLALB (vectors), BFMLALT (vectors), FCMLA (vectors), FMAD, FMLA (vectors), FMLS (vectors), FMSB, FNMAD, FNMLA, FNMLS, FNMSB, or FTMAD. - SVE2: BFMLALB (vectors), BFMLALT (vectors), FMLALB (vectors), FMLALT (vectors), FMLSLB (vectors), or FMLSLT (vectors)."/>
    <event event="0x322e" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, Dot Product)" description="The counter counts each dot-product operation counted by &apos;Instructions (Speculated): Streaming SVE (Floating Point)&apos; due to any of the following instructions:  - SVE: BFDOT. - SVE2: BFDOT."/>
    <event event="0x322f" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, Square Root)" description="The counter counts each Speculatively executed floating-point square-root operation counted by &apos;Instructions (Speculated): Streaming SVE (Floating Point)&apos;, specifically in Streaming mode, due to any of the following instructions:  - SVE: FSQRT"/>
    <event event="0x3230" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, Divide)" description="The counter counts each Speculatively executed floating-point divide operation counted by &apos;Instructions (Speculated): Floating Point, Divide (all)&apos;, specifically in Streaming mode, due to any of the following instructions:  - SVE: FDIV or FDIVR"/>
    <event event="0x3231" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, Reciprocal Estimate)" description="The counter counts each Speculatively executed floating-point reciprocal estimate operation counted by &apos;Instructions (Speculated): Streaming SVE (Floating Point)&apos;, specifically in Streaming mode, due to any of the following instructions:  - SVE: FRECPE or FRSQRTE"/>
    <event event="0x3232" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, Convert)" description="The counter counts each Speculatively executed floating-point convert operation counted by &apos;Instructions (Speculated): Streaming SVE (Floating Point)&apos;, specifically in Streaming mode, due to an SVE instruction"/>
    <event event="0x3233" title="Instructions (Speculated)" name="Streaming SVE (Floating Point, Vector Reduction)" description="The counter counts each Speculatively executed floating-point treewise reduction operation counted by &apos;Instructions (Speculated): Streaming SVE (Floating Point)&apos;, specifically in Streaming mode, due to any of the following A64 instructions:  - SVE: FADDV, FMAXNMV, FMAXV, FMINNMV, or FMINV"/>
    <event event="0x3234" title="Instructions (Speculated)" name="Streaming SVE (Predicated)" description="Counts operations counted by &apos;Instructions (Speculated): SVE (Predicated)&apos;, but in Streaming mode only. Note: this counts SME operations requiring PSTATE. ZA to be set, including 2D operations."/>
    <event event="0x3235" title="Instructions (Speculated)" name="Streaming SVE (No Active Predicates)" description="Counts operations counted by &apos;Instructions (Speculated): SVE (No Active Predicates)&apos;, but in Streaming mode only"/>
    <event event="0x3236" title="Instructions (Speculated)" name="Streaming SVE (All Active Predicates)" description="Counts speculatively executed predicated SVE operations with all predicate elements active, specifically in Streaming mode"/>
    <event event="0x3237" title="Instructions (Speculated)" name="Streaming SVE (No / Partially Active Predicates)" description="Counts speculatively executed predicated SVE operations with at least one non active predicate elements, specifically in Streaming mode"/>
    <event event="0x3238" title="Instructions (Speculated)" name="Streaming SVE (Partially Active Predicates)" description="Counts speculatively executed predicated SVE operations with at least one but not all active predicate elements, specifically in streaming mode"/>
    <event event="0x3239" title="ALU Operations" name="Floating Point (Streaming SVE,SVE)" description="The counter counts each Streaming SVE floating-point ALU operation counted by &apos;Instructions (Speculated): Streaming SVE (Floating Point)&apos; that was speculatively executed. The counter increments by the number of numerical operations carried out by the instruction per 128/element_size of the result."/>
    <event event="0x323a" title="ALU Operations" name="Floating Point (Streaming SVE,Half precision, SVE)" description="The counter counts each Streaming SVE floating-point half-precision ALU operation counted by `&apos;Instructions (Speculated): Streaming SVE (Floating Point)&apos;` that was speculatively executed. The counter increments by the number of numerical operations carried out by the instruction per 128/element_size of the result."/>
    <event event="0x323b" title="ALU Operations" name="Floating Point (Streaming SVE,BFloat16, SVE)" description="The counter counts each Streaming SVE floating-point BFloat16 ALU operation counted by `&apos;Instructions (Speculated): Streaming SVE (Floating Point)&apos;` that was speculatively executed. The counter increments by the number of numerical operations carried out by the instruction per 128/element_size of the result."/>
    <event event="0x323c" title="ALU Operations" name="Floating Point (Streaming SVE,Single precision, SVE)" description="The counter counts each Streaming SVE floating-point single-precision ALU operation counted by `&apos;Instructions (Speculated): Streaming SVE (Floating Point)&apos;` that was speculatively executed. The counter increments by the number of numerical operations carried out by the instruction per 128/element_size of the result."/>
    <event event="0x323d" title="ALU Operations" name="Floating Point (Streaming SVE,Double precision, SVE)" description="The counter counts each Streaming SVE floating-point double-precision ALU operation counted by `&apos;Instructions (Speculated): Streaming SVE (Floating Point)&apos;` that was speculatively executed. The counter increments by the number of numerical operations carried out by the instruction per 128/element_size of the result."/>
    <event event="0x323e" title="ALU Operations" name="Integer (Streaming SVE,SVE)" description="The counter counts each Streaming SVE integer ALU operation counted by `&apos;Instructions (Speculated): Streaming SVE (Integer)&apos;` that was speculatively executed. The counter increments by the number of numerical operations carried out by the instruction per 128/element_size of the result."/>
    <event event="0x323f" title="ALU Operations" name="Load/Store (Streaming SVE,SVE)" description="The counter counts each speculatively executed memory read operation or memory write operation due to either:  - An SVE predicated vector load or store instruction other than a replicating LD1R or LD1RQ instruction. - An SME vector load or store instruction  The counter increments by the number of elements accessed by the instruction per `128/element_size` vector of the result."/>
    <event event="0x3240" title="ALU Operations" name="Load (Streaming SVE,SVE)" description="The counter counts each speculatively executed memory read operation due to either:  - An SVE predicated vector load instruction other than a replicating LD1R or LD1RQ instruction. - An SME vector load instruction  The counter increments by the number of elements accessed by the instruction per 128/element_size vector of the result."/>
    <event event="0x3241" title="ALU Operations" name="Store (Streaming SVE,SVE)" description="The counter counts each speculatively executed Memory-store operation due to either:  - An SVE predicated vector store instruction. - An SME vector store instruction  The counter increments by the number of elements accessed by the instruction per 128/element_size vector of the result."/>
    <event event="0x3242" title="ALU Bytes Transfered" name="Load/Store (Streaming SVE, SVE)" description="The counter counts each speculatively executed memory read operation or memory write operation due to either:  - An SVE predicated vector load or store instruction other than a replicating LD1R or LD1RQ instruction. - An SME vector load or store instruction  For each instruction, the counter is incremented by `(16 / (CSIZE / MSIZE))`, multiplied by the number of transferred vector registers." units="bytes"/>
    <event event="0x3243" title="ALU Bytes Transfered" name="Load (Streaming SVE, SVE)" description="The counter counts each speculatively executed memory read operation due to either:  - An SVE predicated vector load instruction other than a replicating LD1R or LD1RQ instruction. - An SME vector load instruction  For each instruction, the counter is incremented by `(16 / (CSIZE / MSIZE))`, multiplied by the number of transferred vector registers." units="bytes"/>
    <event event="0x3244" title="ALU Bytes Transfered" name="Store (Streaming SVE, SVE)" description="The counter counts each speculatively executed memory write operation due to either:  - An SVE predicated vector store instruction. - An SME vector store instruction  For each instruction, the counter is incremented by `(16 / (CSIZE / MSIZE))`, multiplied by the number of transferred vector registers." units="bytes"/>
    <event event="0x3245" title="ALU Bytes Transfered" name="Load/Store (Streaming SVE, FP / ASIMD / Non-vector)" description="The counter counts each byte speculatively read or written in SVE streaming due to any of:  - Any Advanced SIMD or SVE non-vector load or store operation. - An SVE replicating LD1R or LD1RQ instruction. For each instruction, the counter is incremented by the number of bytes transferred per register multiplied by the number of registers transferred multiplied by the number of transfers made per register. For example, the counter counts bytes as follows:  - SVE and Advanced SIMDLD1Rinstructions increment the counter by `(MSIZE / 8)`. - SVELD1RQ instructions increment the counter by 16." units="bytes"/>
    <event event="0x3246" title="Cycles" name="SME Cycles" description="Counts SME clock cycles (not timer cycles). The clock measured by this event is defined as the physical clock driving the SME logic."/>
    <event event="0x3247" title="Instructions (Executed)" name="SME" description="Counts instructions that have been architecturally executed inside the SME"/>
    <event event="0x3248" title="Ops (Executed)" name="SME" description="Counts micro-operations that are architecturally executed. This is a count of number of micro-operations retired from the commit queue in a single cycle."/>
    <event event="0x3249" title="Stalls" name="SME (All)" description="Counts cycles when no operations are sent to the SME rename unit from the SME frontend or from the SME rename unit to the SME backend for any reason (either frontend or backend stall)"/>
    <event event="0x324a" title="Stalls" name="SME Frontend" description="No operation has been issued, because of the frontend. The counter counts on any cycle when no operations are issued while instruction queues are not full." units="cycles"/>
    <event event="0x324b" title="Stalls" name="SME Frontend (Waiting on CPU)" description="The counter counts cycles when &apos;Stalls: SME Frontend&apos; increments, due to not enough instructions being sent by the CPU" units="cycles"/>
    <event event="0x324c" title="Stalls" name="SME Frontend (Other CPU)" description="The counter counts cycles when &apos;Stalls: SME Frontend&apos; increments, due to instructions received by another CPU in the system" units="cycles"/>
    <event event="0x324d" title="Stalls" name="SME Backend" description="Counts cycles whenever the SME rename unit is unable to send any micro-operations to the SME backend of the pipeline because of backend resource constraints. Backend resource constraints can include issue stage fullness, execution stage fullness, or other internal pipeline resource fullness." units="cycles"/>
    <event event="0x324e" title="Stalls" name="SME Backend (Data Processing)" description="Counts cycles when &apos;Stalls: SME Backend&apos; is set, due to DP issue queues not accepting instructions" units="cycles"/>
    <event event="0x324f" title="Stalls" name="SME Backend (Memory)" description="Counts cycles when &apos;Stalls: SME Backend&apos; is set, due to Load-Store issue queues not accepting instructions" units="cycles"/>
    <event event="0x3250" title="Stalls" name="SME Backend (Prefetcher)" description="Counts cycles when &apos;Stalls: SME Backend&apos; is set, due to prefetcher issue queues not accepting instructions" units="cycles"/>
    <event event="0x3251" title="Stalls" name="SME Backend (Memory, waiting on cache)" description="Counts cycles when &apos;Stalls: SME Backend (Memory)&apos; is set, with the oldest instruction in at least one of the load issue queues waiting for cache arbitration" units="cycles"/>
    <event event="0x3252" title="Stalls" name="SME Backend (Memory, waiting on store)" description="Counts cycles when &apos;Stalls: SME Backend (Memory)&apos; is set, with the oldest instruction in at least one of the store issue queues waiting for the merge buffer" units="cycles"/>
    <event event="0x3253" title="Instructions (Speculated)" name="Load / Store (SME)" description="Counts load and store operations that have been speculatively executed"/>
    <event event="0x3254" title="Instructions (Speculated)" name="Load (SME)" description="Counts speculatively executed SME load operations including Single Instruction Multiple Data (SIMD) load operations executed in streaming SVE mode"/>
    <event event="0x3255" title="Instructions (Speculated)" name="Load / Store (SME, Unaligned)" description="Counts unaligned memory operations issued by the CPU. This event counts unaligned accesses (as defined by the actual instruction), even if they are subsequently issued as multiple aligned accesses."/>
    <event event="0x3256" title="Latency" name="Access with additional latency from alignment (SME)" description="Counts the number of memory read and write accesses in a cycle that incurred additional latency, due to the alignment of the address and the size of data being accessed, which results in store crossing a single cache line" units="accesses"/>
    <event event="0x3257" title="Instructions (Speculated)" name="Load (SME, Unaligned)" description="Counts unaligned memory read operations issued by the CPU. This event counts unaligned accesses (as defined by the actual instruction), even if they are subsequently issued as multiple aligned accesses. The event does not count preload operations (PLD, PLI)."/>
    <event event="0x3258" title="Latency" name="Load with additional latency from alignment (SME)" description="Counts the number of memory read accesses in a cycle that incurred additional latency, due to the alignment of the address and size of data being accessed, which results in load crossing a single cache line" units="accesses"/>
    <event event="0x3259" title="Instructions (Speculated)" name="Store (SME)" description="Counts speculatively executed SME store operations including Single Instruction Multiple Data (SIMD) load operations executed in streaming SVE mode"/>
    <event event="0x325a" title="Instructions (Speculated)" name="Store (SME, Unaligned)" description="Counts unaligned memory write operations issued by the CPU. This event counts unaligned accesses (as defined by the actual instruction), even if they are subsequently issued as multiple aligned accesses."/>
    <event event="0x325b" title="Latency" name="Store with additional latency from alignment (SME)" description="Counts the number of memory write accesses in a cycle that incurred additional latency, due to the alignment of the address and the size of data being accessed, which results in store crossing a single cache line" units="accesses"/>
    <event event="0x325c" title="Instructions (Speculated)" name="Prefetch (SME)" description="Counts speculatively executed operations in Streaming SVE mode that prefetch memory, executed by SME. Only the SME RPRFM instructions are counted by this event."/>
    <event event="0x325d" title="Stalls" name="SME Dispatch (IQ full, DP0)" description="Count cycles counted by &apos;Stalls: SME Backend&apos; when at least one instruction should be sent to Issue Queue DP0, and this issue queue is full"/>
    <event event="0x325e" title="Stalls" name="SME Dispatch (IQ full, DP1)" description="Count cycles counted by &apos;Stalls: SME Backend&apos; when at least one instruction should be sent to Issue Queue DP1, and this issue queue is full"/>
    <event event="0x325f" title="Stalls" name="SME Dispatch (IQ full, Load)" description="Count cycles counted by &apos;Stalls: SME Backend&apos; when at least one instruction should be sent to Issue Queue LD, and this issue queue is full"/>
    <event event="0x3260" title="SME Operations Issued" name="ALU" description="Count number of operations issued to an ALU execution unit at each cycle"/>
    <event event="0x3261" title="SME Operations Issued" name="Multiply-Accumulate" description="Count number of operations issued to a MAC execution unit at each cycle"/>
    <event event="0x3262" title="SME Operations Issued" name="Permute" description="Count number of operations issued to a Permute execution unit at each cycle"/>
    <event event="0x3263" title="SME Operations Issued" name="Store" description="Count number of operations issued to a Store execution unit at each cycle"/>
    <event event="0x3264" title="SME Operations Issued" name="Matrix Multiply (Data)" description="Count number of operations issued to a Matmul Datapath execution unit at each cycle"/>
    <event event="0x3265" title="SME Operations Issued" name="Matrix Multiply (Move)" description="Count number of operations issued to a Matmul Move execution unit at each cycle"/>
    <event event="0x3266" title="Event Latency" name="Bus (SME, Read)" description="Counts memory transaction requests issued by the CPU to the external bus, including snoop requests and snoop responses in progress on a processor cycle" units="cycles"/>
    <event event="0x3267" title="Bus" name="Bus request (SME)" description="Counts memory transaction requests issued by the CPU to the external bus, including snoop requests and snoop responses"/>
    <event event="0x3268" title="Bus" name="Bus request (SME, due to read)" description="Counts memory read transaction requests issued by the CPU to the external bus, including snoop requests and snoop responses"/>
    <event event="0x3269" title="Bus" name="Bus request (SME, due to write)" description="Counts memory write transaction requests issued by the CPU to the external bus, including snoop requests and snoop responses"/>
    <event event="0x326a" title="Cycles" name="SME Bus Cycles" description="Counts bus cycles in the SME. Bus cycles represent a clock cycle in which a transaction could be sent or received on the interface from the SME to the external bus." units="cycles"/>
    <event event="0x326b" title="Bus" name="Access (SME)" description="Counts memory transactions issued by the SME to the external bus, including snoop requests and snoop responses. Each beat of data is counted individually."/>
    <event event="0x326c" title="Bus" name="Access (SME, due to read)" description="Counts memory read transactions seen on the external bus. Each beat of data is counted individually."/>
    <event event="0x326d" title="Bus" name="Access (SME, due to write)" description="Counts memory write transactions seen on the external bus. Each beat of data is counted individually."/>
    <event event="0x326e" title="Snooping (Data)" name="Hit (SME)" description="This event counts each data snoop that hits in a cache outside of the SME cache"/>
    <event event="0x326f" title="L1 Data Cache" name="Access (SME)" description="Counts each memory-read operation or memory-write operation that causes a level 1 data cache accesses. Each access to a cache line is counted including the multiple accesses caused by single instructions such as multiple-vector operations. Each access to other level 1 data or unified memory structures, for example refill buffers, write buffers, and write-back buffers, are also counted."/>
    <event event="0x3270" title="L1 Data Cache" name="Hit (SME)" description="Counts each access counted by &apos;L1 Data Cache: Access&apos; that hits in the level 1 data cache"/>
    <event event="0x3271" title="L1 Data Cache" name="Hit (SME, due to read/write)" description="Counts cache line hits in the level 1 data cache due to Load or Store operations"/>
    <event event="0x3272" title="L1 Data Cache" name="Hit (SME, due to read)" description="Counts cache line hits in the level 1 data cache due to Load operations"/>
    <event event="0x3273" title="L1 Data Cache" name="Hit (SME, due to write)" description="Counts cache line hits in the level 1 data cache due to Store operations"/>
    <event event="0x3274" title="L1 Data Cache" name="Hit (SME, by HW prefetcher, due to read/write, first)" description="The counter counts each demand access first hit counted by &apos;L1 Data Cache: Hit (due to read/write)&apos; where the cache line was fetched by a hardware prefetcher. That is, the &apos;L1 Data Cache: Refill (by HW prefetcher)&apos; event was generated when the cache line was fetched into the cache. Only the first hit by a demand access is counted. After this event is generated for a cache line, the event is not generated again for the same cache line while it remains in the cache."/>
    <event event="0x3275" title="L1 Data Cache" name="Miss (SME)" description="Counts access counted by &apos;L1 Data Cache: Access&apos; that miss in the level 1 data cache"/>
    <event event="0x3276" title="L1 Data Cache" name="Access (SME, due to read/write)" description="Counts level 1 data demand cache accesses from any load or store operation"/>
    <event event="0x3277" title="L1 Data Cache" name="Access (SME, due to read)" description="Counts level 1 data cache accesses from any load operation"/>
    <event event="0x3278" title="L1 Data Cache" name="Access (SME, due to write)" description="Counts level 1 data cache accesses generated by store operations"/>
    <event event="0x3279" title="L1 Data Cache" name="Access (SME, by HW prefetcher, or SW preload)" description="Counts level 1 data cache accesses from hardware prefetcher, software preload or prefetch  instructions"/>
    <event event="0x327a" title="L1 Data Cache" name="Access (SME, by HW prefetcher)" description="The counter counts each access counted by &apos;L1 Data Cache: Access&apos; that is due to a hardware prefetch. The hardware prefetch is generated by a hardware prefetcher at the Level 1 data or unified cache."/>
    <event event="0x327b" title="L1 Data Cache" name="Access (SME, by SW preload)" description="Counts level 1 data cache accesses from software preload or prefetch  instructions"/>
    <event event="0x327c" title="L1 Data Cache" name="Refill (SME)" description="Counts each access counted by &apos;L1 Data Cache: Access&apos; that causes a level 1 data cache refill due to a miss in the level 1 data cache. This event only counts one event per cache line."/>
    <event event="0x327d" title="L1 Data Cache" name="Refill (SME, from inside cluster)" description="Counts level 1 data cache refills where the cache line data came from caches inside the immediate cluster of the core"/>
    <event event="0x327e" title="L1 Data Cache" name="Refill (SME, from outside cluster)" description="Counts level 1 data cache refills for which the cache line data came from outside the immediate cluster of the core, like an SLC in the system interconnect or DRAM"/>
    <event event="0x3280" title="L1 Data Cache" name="Refill (SME, due to read)" description="Counts level 1 data cache refills caused by speculatively executed load instructions where the memory read operation misses in the level 1 data cache. This event only counts one event per cache line."/>
    <event event="0x3281" title="L1 Data Cache" name="Refill (SME, due to write)" description="Counts level 1 data cache refills caused by speculatively executed store instructions where the memory write operation misses in the level 1 data cache. This event only counts one event per cache line."/>
    <event event="0x3282" title="L1 Data Cache" name="Invalidation (SME)" description="Counts each explicit invalidation of a cache line in the level 1 data cache caused by broadcast cache coherency operations from another CPU in the system. This event does not count for the following conditions:  1. A cache refill invalidates a cache line. 2. Invalidation during hardware power-off sequence."/>
    <event event="0x3283" title="L1 Data Cache" name="Miss (SME, due to long-latency read)" description="Counts cache line refills into the level 1 data cache from any memory read operations, that incurred additional latency"/>
    <event event="0x3284" title="L1 Data Cache" name="Write-back (SME)" description="Counts write-backs of dirty data from the L1 data cache to the next cache. This occurs when either a dirty cache line is evicted from L1 data cache and allocated in the next cache or dirty data is written to the next cache and possibly to the next level of cache. This event counts both victim cache line evictions and cache write-backs from snoops or cache maintenance operations. The following cache operations are not counted:  1. Invalidations which do not result in data being transferred out of the L1 (such as evictions of clean data), 2. Full line writes which write to next level of cache without writing L1, such as write streaming mode."/>
    <event event="0x3285" title="L1 Data Cache" name="Write-back (SME, due to clean)" description="Counts write-backs from the level 1 data cache that are a result of a coherency operation made by another CPU. Event count includes cache maintenance operations."/>
    <event event="0x3286" title="L1 Data Cache" name="Write-back (SME, due to reuse)" description="Counts dirty cache line evictions from the level 1 data cache caused by a new cache line allocation. This event does not count evictions caused by cache maintenance operations."/>
    <event event="0x3287" title="L3 Data Cache" name="Access (SME)" description="Counts level 3 cache accesses. Level 3 cache is a unified cache for data and instruction accesses. Accesses are for misses in the lower level caches or translation resolutions due to accesses."/>
    <event event="0x3288" title="L3 Data Cache" name="Access (SME, due to read/write)" description="Counts level 3 cache accesses caused by any memory read or write operation. level 3 cache is a unified cache for data and instruction accesses. Accesses are for misses in the lower level caches or translation resolutions due to accesses."/>
    <event event="0x3289" title="L3 Data Cache" name="Access (SME, due to read)" description="Sum of L3 cache reads from all Pipelines"/>
    <event event="0x328a" title="L3 Data Cache" name="Access (SME, due to write)" description="L3 cache write"/>
    <event event="0x328b" title="L3 Data Cache" name="Allocation (SME)" description="Counts level 3 cache line allocates that do not fetch data from outside the level 3 data or unified cache. For example, allocates due to streaming stores."/>
    <event event="0x328d" title="L3 Data Cache" name="Miss (SME, due to long-latency read)" description="Counts any cache line refill into the level 3 cache from memory read operations that incurred additional latency"/>
    <event event="0x328e" title="L3 Data Cache" name="Hit (SME)" description="Counts level 3 cache accesses that hit in the level 3 cache"/>
    <event event="0x328f" title="L3 Data Cache" name="Miss (SME)" description="Counts level 3 cache accesses that missed in the level 3 cache"/>
    <event event="0x3290" title="L3 Data Cache" name="Refill (SME)" description="Counts level 3 accesses that receive data from outside the L3 cache"/>
    <event event="0x3291" title="L3 Data Cache" name="Refill (SME, by SW preload)" description="Counts cacheable reads generated by hardware or software prefetches that receive data from outside the L3 cache"/>
    <event event="0x3292" title="L3 Data Cache" name="Refill (SME, due to read)" description="- This event duplicates &apos;L3 Data Cache: Refill&apos;. - If either the core is configured without a per-core L2 or the cluster is configured without an L3 cache, this event is not implemented."/>
    <event event="0x3293" title="Last Level Cache" name="Access (SME)" description="Counts transactions that were returned from outside the core cluster. This event counts when the system register CMECFG. EXTLLC bit is set."/>
    <event event="0x3294" title="Last Level Cache" name="Access (SME, due to read)" description="Counts read transactions that were returned from outside the core cluster. This event counts when the system register CMECFG. EXTLLC bit is set. This event counts read transactions returned from outside the core if those transactions are either hit in the system level cache or missed in the SLC and are returned from any other external sources. This event is a superset of the &apos;Last Level Cache: Miss (SME, due to read)&apos; event."/>
    <event event="0x3295" title="Last Level Cache" name="Miss (SME, due to read)" description="Counts read transactions that were returned from outside the core cluster but missed in the system level cache. This event counts when the system register CMECFG. EXTLLC bit is set. This event counts read transactions returned from outside the core if those transactions are missed in the System level Cache. The data source of the transaction is indicated by a field in the CHI transaction returning to the CPU. This event does not  count reads caused by cache maintenance operations. This event is a subset of the &apos;Last Level Cache: Access (SME, due to read)&apos; event."/>
    <event event="0x3296" title="Last Level Cache" name="Hit (SME)" description="Counts transactions that were returned from outside the core cluster, hitting in the last. level cache. This event counts when the system register CMECFG. EXTLLC bit is set."/>
    <event event="0x3298" title="Memory" name="Access (SME)" description="Counts memory accesses issued by the SME load store unit, where those accesses are issued due to load or store operations. This event counts memory accesses no matter whether the data is received from any level of cache hierarchy or external memory. If memory accesses are broken up into smaller transactions than what were specified in the load or store instructions, then the event counts those smaller memory transactions."/>
    <event event="0x3299" title="Memory" name="Access (SME, due to read)" description="Counts memory accesses issued by the CPU due to load operations. The event counts any memory load access, no matter whether the data is received from any level of cache hierarchy or external memory. The event also counts atomic load operations. If memory accesses are broken up by the load/store unit into smaller transactions that are issued by the bus interface, then the event counts those smaller transactions."/>
    <event event="0x329a" title="Event Latency" name="Memory (SME, Read)" description="Counts the number of outstanding loads or memory read accesses per cycle" units="cycles"/>
    <event event="0x329b" title="Memory" name="Access (SME, due to write)" description="Counts memory accesses issued by the SME due to store operations. The event counts any memory store access, no matter whether the data is located in any level of cache or external memory. If memory accesses are broken up by the load/store unit into smaller transactions that are issued by the bus interface, then the event counts those smaller transactions."/>
    <event event="0x329c" title="Multi-socket Remote Access" name="Access (SME)" description="Counts accesses to another chip, which is implemented as a different CMN mesh in the system. If the CHI bus response back to the core indicates that the data source is from another chip (mesh), then the counter is updated. If no data is returned, even if the system snoops another chip/mesh, then the counter is not updated."/>
    <event event="0x329d" title="Multi-socket Remote Access" name="Access (SME, due to read)" description="Counts read accesses to another chip, which is implemented as a different CMN mesh in the system. If the CHI bus response back to the core indicates that the data source is from another chip (mesh), then the counter is updated. If no data is returned, even if the system snoops another chip/mesh, then the counter is not updated."/>
    <event event="0x329e" title="Stalls" name="SME Max power throttle cycles" description="Count number of SME cycles during which Max Power mitigation mechanisms causes throttling of the unit, impacting performance"/>
    <event event="0x32a0" title="Stalls" name="SME L3 TXDAT link-credit stall" description="Count number of SME cycles stalls due to missing L3 TXDAT link-credit"/>
    <event event="0x32a1" title="Stalls" name="SME L3 TXRSP link-credit stall" description="Count number of SME cycles stalls due to missing L3 TXRSP link-credit"/>
    <event event="0x32a2" title="Stalls" name="SME L3 TXREQ link-credit stall" description="Count number of SME cycles stalls due to missing L3 TXREQ link-credit"/>
    <event event="0x32a3" title="SME" name="Dataless evicts" description="Count number of writeback evictions converted to dataless EVICT"/>
    <event event="0x32a4" title="Streaming SVE" name="Slow instructions" description="Number of instructions which are considered as slow instructions (communication to the CPU, serializing instruction)" units="instructions"/>
    <event event="0x32a5" title="Streaming SVE" name="Slow instructions producing a General purpose register" description="Number of instructions producing a GPR register (not XZR/WZR) from the SME unit to the CPU" units="instructions"/>
    <event event="0x32a6" title="Streaming SVE" name="Slow instructions producing a predicate register" description="Number of instructions producing a Predicate register from the SME unit to the CPU" units="instructions"/>
    <event event="0x32a7" title="Streaming SVE" name="Slow instructions producing condition flags" description="Number of instructions producing a Flag register (CPSR) from the SME unit to the CPU" units="instructions"/>
    <event event="0x32a8" title="Stalls" name="SSVE Context Switch" description="Cycles inside the SME unit lost for context switch (new instructions will be stalled in decode stage). Counted for a CPU by the time arbitration acknowledge is sent to the time first instruction can be executed." units="cycles"/>
    <event event="0x32a9" title="Stalls" name="SSVE Context Switch (Fast)" description="Cycles inside the SME unit lost because a CPU loads/stores its context (without causing a real context switch)" units="cycles"/>
    <event event="0x32aa" title="SME Operations Issued" name="Divide / Square Root" description="Count number of operations issued to a DIV/SQRT execution unit at each cycle"/>
    <event event="0x32ab" title="Instructions (Speculated)" name="Streaming SVE (Unpredicated)" description="The counter counts each Speculatively executed data-processing, load, or store operation due to an Streaming SVE instruction without a Governing predicate operand. This counts the SME operations requiring PSTATE. ZA to be set. It does not count Advanced SIMD operations."/>
    <event event="0x32ac" title="Memory" name="Access to DRAM (SME)" description="Counts access where the data was sourced from the DRAM"/>
    <event event="0x32ad" title="L1 Data Cache" name="Hit (SME, by HW prefetcher, due to read/write, first, line-fill buffer)" description="The counter counts each demand access first hit in outstanding where the cache line was fetched by a hardware prefetcher. Only the first hit by a demand access is counted. After this event is generated for a cache line, the event is not generated again for the same cache line while it remains in the cache."/>
    <event event="0x32af" title="Instructions (Speculated)" name="SME (Integer, Other)" description="The counter counts each speculatively executed instruction counted by &apos;Instructions (Speculated): SME (Integer)&apos; due to an operation which reads from or writes to any part of the ZA array, which is not counted by &apos;Instructions (Speculated): SME (Integer, Dot Product)&apos;, &apos;Instructions (Speculated): SME (Integer, Matrix Outer Product Accumulate)&apos; or &apos;Instructions (Speculated): SME (Integer, Multiply)&apos;"/>
    <event event="0x32b0" title="Instructions (Speculated)" name="SME (Floating Point, Other)" description="The counter counts each speculatively instruction counted by &apos;Instructions (Speculated): SME (Floating Point)&apos; due to an operation which reads from or writes to any part of the ZA array, which is not counted by &apos;Instructions (Speculated): SME (Floating Point, Add/Subtract)&apos;, &apos;Instructions (Speculated): SME (Floating Point, Dot Product)&apos;, &apos;Instructions (Speculated): SME (Floating Point, FMA)&apos; or &apos;Instructions (Speculated): SME (Floating Point, Matrix Outer Product Accumulate)&apos;"/>
    <event event="0x32b1" title="L1 Data Cache" name="Refill (SME, by SW preload)" description="Counts level 1 data cache refills where the cache line access was generated by software preload or prefetch instructions"/>
    <event event="0x32b2" title="L1 Data Cache" name="Refill (SME, by HW prefetcher)" description="Counts each hardware prefetch counted by &apos;L1 Data Cache: Access (by HW prefetcher)&apos; that causes a refill of the Level 1 data or unified cache from outside of the Level 1 data or unified cache"/>
    <event event="0x32b3" title="L3 Data Cache" name="Access (SME, by SW preload)" description="Counts level 3 cache accesses generated by software prefetches"/>
    <event event="0x32b4" title="L3 Data Cache" name="Access (SME, by HW prefetcher)" description="Counts level 3 cache accesses generated by hardware prefetches"/>
    <event event="0x32c0" title="MPMM" name="Matmul tile operation, FP32" description="The counter counts MATMUL event used for MPMM"/>
    <event event="0x32c1" title="MPMM" name="Matmul tile operation, Integer" description="The counter counts MATMUL event used for MPMM"/>
    <event event="0x32c2" title="MPMM" name="Matmul tile operation, FP16" description="The counter counts MATMUL event used for MPMM"/>
    <event event="0x32c3" title="MPMM" name="Matmul tile operation, BF16" description="The counter counts MATMUL event used for MPMM"/>
    <event event="0x32c4" title="MPMM" name="Matmul 2-vectors operation, FP32" description="The counter counts MATMUL event used for MPMM"/>
    <event event="0x32c5" title="MPMM" name="Matmul 4-vectors operation, FP32" description="The counter counts MATMUL event used for MPMM"/>
    <event event="0x32c6" title="MPMM" name="Matmul 2-vectors operation, FP16 or BF16" description="The counter counts MATMUL event used for MPMM"/>
    <event event="0x32c7" title="MPMM" name="Matmul 2-vectors operation, Integer" description="The counter counts MATMUL event used for MPMM"/>
    <event event="0x32c8" title="MPMM" name="Matmul 4-vectors operation, Integer" description="The counter counts MATMUL event used for MPMM"/>
    <event event="0x32c9" title="MPMM" name="Matmul 8-vectors operation, Integer" description="The counter counts MATMUL event used for MPMM"/>
    <event event="0x32ca" title="MPMM" name="Matmul 2-vectors operation, write" description="The counter counts MATMUL event used for MPMM"/>
    <event event="0x32cb" title="MPMM" name="Matmul 2-vectors operation, read" description="The counter counts MATMUL event used for MPMM"/>
    <event event="0x32cc" title="MPMM" name="VX0 ALU operation, FP16" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32cd" title="MPMM" name="VX1 ALU operation, FP16" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32ce" title="MPMM" name="VX0 ALU operation, FP32" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32cf" title="MPMM" name="VX1 ALU operation, FP32" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32d0" title="MPMM" name="VX0 ALU operation, FP64" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32d1" title="MPMM" name="VX1 ALU operation, FP64" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32d2" title="MPMM" name="VX0 ALU operation, 8-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32d3" title="MPMM" name="VX1 ALU operation, 8-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32d4" title="MPMM" name="VX0 ALU operation, 16-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32d5" title="MPMM" name="VX1 ALU operation, 16-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32d6" title="MPMM" name="VX0 ALU operation, 32-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32d7" title="MPMM" name="VX1 ALU operation, 32-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32d8" title="MPMM" name="VX0 ALU operation, 64-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32d9" title="MPMM" name="VX1 ALU operation, 64-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32da" title="MPMM" name="VX0 MAC operation, FP16" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32db" title="MPMM" name="VX1 MAC operation, FP16" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32dc" title="MPMM" name="VX0 MAC operation, FP32" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32dd" title="MPMM" name="VX1 MAC operation, FP32" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32de" title="MPMM" name="VX0 MAC operation, FP64" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32df" title="MPMM" name="VX1 MAC operation, FP64" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32e0" title="MPMM" name="VX0 MAC operation, 8-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32e1" title="MPMM" name="VX1 MAC operation, 8-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32e2" title="MPMM" name="VX0 MAC operation, 16-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32e3" title="MPMM" name="VX1 MAC operation, 16-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32e4" title="MPMM" name="VX0 MAC operation, 32-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32e5" title="MPMM" name="VX1 MAC operation, 32-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32e6" title="MPMM" name="VX0 MAC operation, 64-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32e7" title="MPMM" name="VX1 MAC operation, 64-bit integer" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32e8" title="MPMM" name="Dual issue on DP0 issue queue" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32e9" title="MPMM" name="Dual issue on DP1 issue queue" description="The counter counts VPU event used for MPMM"/>
    <event event="0x32ea" title="MPMM" name="Load arbitrated in the pipeline" description="The counter counts L1 event used for MPMM"/>
    <event event="0x32eb" title="MPMM" name="Prefetch request not arbitrated" description="The counter counts L1 event used for MPMM"/>
    <event event="0x4000" title="Statistical Profiling" name="Sample Population" description="The counter counts each operation that might be sampled, whether or not the operation was sampled. Operations that are executed at an Exception level or Security state in which the Statistical Profiling Extension is disabled are not counted."/>
    <event event="0x4001" title="Statistical Profiling" name="Sample Feed" description="The counter counts each time the sample interval counter reaches zero and is reloaded, and the sample does not collide with the previous sample. Samples that are removed by filtering, or discarded, and not written to the Profiling Buffer are counted."/>
    <event event="0x4002" title="Statistical Profiling" name="Sample Filtered" description="The counter counts each sample counted by &apos;Statistical Profiling: Sample Feed&apos; that is not removed by filtering. Sample records that are not removed by filtering, but are discarded before being written to the Profiling Buffer because of a Profiling Buffer management event or because Discard mode is implemented and enabled, are counted."/>
    <event event="0x4003" title="Statistical Profiling" name="Sample Collision" description="The counter counts each time the sample interval counter reaches zero and is reloaded, and the sample collides with the previous sample because the previous sampled operation has not completed generating its sample record"/>
    <event event="0x4004" title="Cycles" name="AMU Constant Cycles" description="Constant frequency cycles" units="cycles"/>
    <event event="0x4005" title="Stalls" name="Backend (Memory Stall Cycles)" description="No operation sent due to the backend and memory stalls" units="cycles"/>
    <event event="0x4006" title="L1 Instruction Cache" name="Miss (long-latency)" description="L1 instruction cache long latency miss"/>
    <event event="0x4009" title="L2 Data Cache" name="Miss (due to long-latency read)" description="L2 cache long latency miss"/>
    <event event="0x400a" title="L2 Instruction Cache" name="Miss (long-latency)" description="The counter counts each access counted by &apos;L2 Instruction Cache: Access&apos; that incurs additional latency because it returns instructions from outside the Level 2 instruction cache. The event indicates to software that the access missed in the Level 2 instruction cache and might have a significant performance impact due to the additional latency, compared to the latency of an access that hits in the Level 2 instruction cache."/>
    <event event="0x400b" title="L3 Data Cache" name="Miss (due to long-latency read)" description="L3 cache long latency miss"/>
    <event event="0x400d" title="PMU" name="Overflows (EL1, EL0)" description="PMU overow, counters accessible to EL1 and EL0"/>
    <event event="0x400f" title="PMU" name="Overflows (EL2)" description="PMU overow, counters reserved for use by EL2"/>
    <event event="0x4020" title="Latency" name="Access with additional latency from alignment" description="Access with additional latency from alignment" units="accesses"/>
    <event event="0x4021" title="Latency" name="Load with additional latency from alignment" description="Load with additional latency from alignment" units="accesses"/>
    <event event="0x4022" title="Latency" name="Store with additional latency from alignment" description="Store with additional latency from alignment" units="accesses"/>
    <event event="0x4024" title="MTE" name="Checked data memory access" description="Checked data memory access" units="accesses"/>
    <event event="0x4025" title="MTE" name="Checked data memory access, read" description="Checked data memory access, read" units="accesses"/>
    <event event="0x4026" title="MTE" name="Checked data memory access, write" description="Checked data memory access, write" units="accesses"/>
    <event event="0x8000" title="Instructions (Executed)" name="SVE and Avanced SIMD (SIMD only)" description="The counter counts the following architecturally executed SIMD instructions. :   SVE instructions, but not non-SIMD SVE instructions.  Advanced SIMD instructions, but not Advanced SIMD scalar instructions." units="instructions"/>
    <event event="0x8004" title="Instructions (Speculated)" name="SVE and Advanced SIMD (SIMD only)" description="The counter counts each Speculatively executed operation due to either:  An SVE instruction that is not a non-SIMD SVE instruction.  An A64 Advanced SIMD instruction that is not an Advanced SIMD scalar instruction." units="instructions"/>
    <event event="0x8005" title="Instructions (Speculated)" name="Advanced SIMD" description="Advanced SIMD operations speculatively executed" units="instructions"/>
    <event event="0x8006" title="Instructions (Speculated)" name="SVE" description="SVE operations speculatively executed" units="instructions"/>
    <event event="0x8010" title="Instructions (Speculated)" name="Floating Point (all)" description="The counter counts speculatively executed operations due to scalar, Advanced SIMD, and SVE floating-point instructions. These instructions are in the floating point instructions category and optionally the floating-point conversions instructions category and the floating-point or integer instructions category listed in the Arm Architecture Reference Manual Supplement, The Scalable Vector Extension (SVE), for Armv8-A." units="instructions"/>
    <event event="0x8014" title="Instructions (Speculated)" name="Floating Point, Half-Precision (all)" description="Half-precision floating-point operation speculatively executed" units="instructions"/>
    <event event="0x8018" title="Instructions (Speculated)" name="Floating Point, Single-Precision (all)" description="Single-precision floating-point operation speculatively executed" units="instructions"/>
    <event event="0x801c" title="Instructions (Speculated)" name="Floating Point, Double-Precision (all)" description="Double-precision floating-point operation speculatively executed" units="instructions"/>
    <event event="0x8040" title="Instructions (Speculated)" name="Integer (all)" description="The counter counts each speculatively executed integer arithmetic operation due to an A64 scalar, Advanced SIMD, and SVE data-processing instruction listed in SVE integer instructions" units="instructions"/>
    <event event="0x8043" title="Instructions (Speculated)" name="Integer (Advanced SIMD and SVE)" description="The counter counts speculatively executed integer arithmetic operations due to Advanced SIMD and SVE data-processing instructions. These instructions are listed in the integer instructions category and optionally the floating-point conversions category and the floating-point or integer category in the Arm Architecture Reference Manual Supplement, The Scalable Vector Extension (SVE), for Armv8-A." units="instructions"/>
    <event event="0x8056" title="Instructions (Speculated)" name="SVE" description="The counter counts each operation counted by &apos;Instructions (Speculated): All&apos; that is a scalable vector data processing operation. It does not count:  - SME operations counted by &apos;Instructions (Speculated): SME&apos;. - Neon operation counted by &apos;Instructions (Speculated): Data Processing (Advanced SIMD)&apos; - Load/store operations."/>
    <event event="0x8057" title="Instructions (Speculated)" name="SVE and Avanced SIMD (all)" description="The counter counts each operation counted by &apos;Instructions (Speculated): All&apos; that is an Advanced SIMD or scalable vector data processing operation. It does not count:  - SME operations counted by &apos;Instructions (Speculated): SME&apos;. - Load/store operations  See &apos;Instructions (Speculated): Data Processing (Advanced SIMD)&apos; and &apos;Instructions (Speculated): SVE&apos; for these classifications."/>
    <event event="0x8074" title="Instructions (Speculated)" name="SVE (Predicated)" description="SVE predicated operations speculatively executed" units="instructions"/>
    <event event="0x8075" title="Instructions (Speculated)" name="SVE (No Active Predicates)" description="SVE predicated operations with no active predicates speculatively executed" units="instructions"/>
    <event event="0x8076" title="Instructions (Speculated)" name="SVE (All Active Predicates)" description="SVE predicated operations speculatively executed with all active predicates" units="instructions"/>
    <event event="0x8077" title="Instructions (Speculated)" name="SVE (Partially Active Predicates)" description="SVE predicated operations speculatively executed with partially active predicates" units="instructions"/>
    <event event="0x8078" title="Instructions (Speculated)" name="SVE (Unpredicated)" description="The counter counts speculatively executed SIMD data-processing and load/store operations due to SVE instructions without a Governing predicate" units="instructions"/>
    <event event="0x8079" title="Instructions (Speculated)" name="SVE (No / Partially Active Predicates)" description="SVE predicated operations speculatively executed with a Governing predicate in which at least one element is FALSE" units="instructions"/>
    <event event="0x8080" title="Instructions (Speculated)" name="SVE (Load/Store)" description="The counter counts speculatively executed operations that read from, write to, or prefetch memory due to SVE instructions" units="instructions"/>
    <event event="0x8081" title="Instructions (Speculated)" name="SVE (Load)" description="The counter counts speculatively executed operations that read from memory due to SVE load instructions" units="instructions"/>
    <event event="0x8082" title="Instructions (Speculated)" name="SVE (Store)" description="The counter counts speculatively executed operations that write to memory due to SVE store instructions" units="instructions"/>
    <event event="0x8083" title="Instructions (Speculated)" name="SVE (Prefetch)" description="The counter counts speculatively executed operations that prefetch memory due to SVE prefetch instructions" units="instructions"/>
    <event event="0x8087" title="Instructions (Speculated)" name="Prefetch (all)" description="The counter counts each speculatively executed operation that prefetches memory due to any of the following A64 instructions: Scalar: PRFM. SVE: PRFB, PRFD, PRFH, or PRFW." units="instructions"/>
    <event event="0x80bc" title="Instructions (Speculated)" name="SVE (Load, First-fault)" description="SVE First-fault load operations speculatively executed" units="instructions"/>
    <event event="0x80bd" title="Instructions (Speculated)" name="SVE (Load, First-fault, Write 0 to FFR)" description="SVE First-fault load operations speculatively executed which set FFR bit to 0" units="instructions"/>
    <event event="0x80c0" title="ALU Operations" name="Floating Point (SVE)" description="Scalable floating-point element operations speculatively executed" units="instructions"/>
    <event event="0x80c1" title="ALU Operations" name="Floating Point (FP / ASIMD / Non-vector)" description="Non-scalable floating-point element operations speculatively executed" units="instructions"/>
    <event event="0x80d0" title="ALU Operations" name="Floating Point (SME)" description="The counter counts each speculatively executed scalable floating-point matrix arithmetic operation counted by &apos;Instructions (Speculated): Floating Point (all)&apos;. The counter increments by the number of numerical operations carried out by the instruction per 128/element_size by 128/element_size tile of the result."/>
    <event event="0x80d2" title="ALU Operations" name="Floating Point (Half precision, SME)" description="The counter counts each Streaming SVE half-precision floating-point matrix ALU operation counted by `&apos;Instructions (Speculated): SME (Floating Point)&apos;` that was speculatively executed. The counter increments by the number of numerical operations carried out by the instruction per 128/element_size by 128/element_size tile of the result."/>
    <event event="0x80d3" title="ALU Operations" name="Floating Point (BFloat16, SME)" description="The counter counts each Streaming SVE half-precision floating-point matrix ALU operation counted by `&apos;Instructions (Speculated): SME (Floating Point)&apos;` that was speculatively executed. The counter increments by the number of numerical operations carried out by the instruction per 128/element_size by 128/element_size tile of the result."/>
    <event event="0x80d4" title="ALU Operations" name="Floating Point (Single precision, SME)" description="The counter counts each Streaming SVE single-precision floating-point matrix ALU operation counted by `&apos;Instructions (Speculated): SME (Floating Point)&apos;` that was speculatively executed. The counter increments by the number of numerical operations carried out by the instruction per 128/element_size by 128/element_size tile of the result."/>
    <event event="0x80d6" title="ALU Operations" name="Floating Point (Double precision, SME)" description="The counter counts each Streaming SVE double-precision floating-point matrix ALU operation counted by `&apos;Instructions (Speculated): SME (Floating Point)&apos;` that was speculatively executed. The counter increments by the number of numerical operations carried out by the instruction per 128/element_size by 128/element_size tile of the result."/>
    <event event="0x80e3" title="Instructions (Speculated)" name="Integer, 8-bit (Advanced SIMD and SVE)" description="Operation counted by &apos;Instructions (Speculated): Integer (Advanced SIMD and SVE)&apos; where the largest type is 8-bit integer" units="instructions"/>
    <event event="0x80e7" title="Instructions (Speculated)" name="Integer, 16-bit (Advanced SIMD and SVE)" description="Operation counted by &apos;Instructions (Speculated): Integer (Advanced SIMD and SVE)&apos; where the largest type is 16-bit integer" units="instructions"/>
    <event event="0x80eb" title="Instructions (Speculated)" name="Integer, 32-bit (Advanced SIMD and SVE)" description="Operation counted by &apos;Instructions (Speculated): Integer (Advanced SIMD and SVE)&apos; where the largest type is 32-bit integer" units="instructions"/>
    <event event="0x80ef" title="Instructions (Speculated)" name="Integer, 64-bit (Advanced SIMD and SVE)" description="The counter counts each operation counted by &apos;Instructions (Speculated): Integer (Advanced SIMD and SVE)&apos; where the largest type is an 64-bit integer" units="instructions"/>
    <event event="0x8108" title="Instructions (Executed)" name="Branch (immediate branch taken)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (Immediate)&apos; and &apos;Instructions (Executed): Write to PC&apos;. These are all direct branch instructions on the architecturally executed path, where the branch is taken." units="instructions"/>
    <event event="0x810c" title="Instructions (Executed)" name="Branch (indirect branch taken excluding returns)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (indirect branch)&apos; and &apos;Instructions (Executed): Write to PC&apos;, that is not counted by &apos;Instructions (Executed): Branch (Return)&apos;. These are all indirect branch instructions, excluding return instructions, on the architecturally executed path, where the branch is taken." units="instructions"/>
    <event event="0x8110" title="Instructions (Executed)" name="Branch (predicted immediate branch)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (Immediate)&apos; and &apos;Instructions (Executed): Branch (predicted branch)&apos;. These are all direct branch instructions on the architecturally executed path, where the branch is correctly predicted." units="instructions"/>
    <event event="0x8111" title="Instructions (Executed)" name="Branch (mispredicted immediate branch)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (Immediate)&apos; and &apos;Instructions (Executed): Branch (Mispredicted)&apos;. These are all direct branch instructions on the architecturally executed path, where the branch is mispredicted." units="instructions"/>
    <event event="0x8112" title="Instructions (Executed)" name="Branch (predicted indirect branch)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (indirect branch)&apos; and &apos;Instructions (Executed): Branch (predicted branch)&apos;. These are all indirect branch instructions, including return instructions, on the architecturally executed path, where the branch is correctly predicted." units="instructions"/>
    <event event="0x8113" title="Instructions (Executed)" name="Branch (mispredicted indirect branch)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (indirect branch)&apos; and &apos;Instructions (Executed): Branch (Mispredicted)&apos;. These are all indirect branch instructions, including return instructions, on the architecturally executed path, where the branch is mispredicted." units="instructions"/>
    <event event="0x8114" title="Instructions (Executed)" name="Branch (predicted procedure return)" description="The counter counts each instruction counted by &apos;Instructions (Executed): Branch (predicted indirect branch)&apos; where if taken, the branch would be counted by &apos;Instructions (Executed): Branch (Return)&apos;. These are all return instructions on the architecturally executed path, where the branch is correctly predicted." units="instructions"/>
    <event event="0x8115" title="Instructions (Executed)" name="Branch (mispredicted procedure return)" description="The counter counts each instruction counted by &apos;Instructions (Executed): Branch (mispredicted indirect branch)&apos; where if taken, the branch would also be counted by &apos;Instructions (Executed): Branch (Return)&apos;. These are all return instructions on the architecturally executed path, where the branch is mispredicted." units="instructions"/>
    <event event="0x8116" title="Instructions (Executed)" name="Branch (predicted indirect branch, excluding return)" description="The counter counts each instruction counted by &apos;Instructions (Executed): Branch (predicted indirect branch)&apos; where if taken, the branch would not be counted by &apos;Instructions (Executed): Branch (Return)&apos;. These are all indirect branch instructions, excluding return instructions, on the architecturally executed path, where the branch is correctly predicted." units="instructions"/>
    <event event="0x8117" title="Instructions (Executed)" name="Branch (mispredicted indirect branch, excluding return)" description="The counter counts each instruction counted by &apos;Instructions (Executed): Branch (mispredicted indirect branch)&apos; where if taken, the branch would not be counted by &apos;Instructions (Executed): Branch (Return)&apos;. These are all indirect branch instructions, excluding return instructions, on the architecturally executed path, where the branch is mispredicted." units="instructions"/>
    <event event="0x8118" title="Instructions (Executed)" name="Branch (predicted branch, taken)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (predicted branch)&apos; and &apos;Instructions (Executed): Write to PC&apos;. These are all branch instructions on the architecturally executed path, where the branch is correctly predicted and taken." units="instructions"/>
    <event event="0x8119" title="Instructions (Executed)" name="Branch (mispredicted branch, taken)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (Mispredicted)&apos; and &apos;Instructions (Executed): Write to PC&apos;. These are all branch instructions on the architecturally executed path, where the branch is mispredicted and taken." units="instructions"/>
    <event event="0x811a" title="Instructions (Executed)" name="Branch (predicted branch, not taken)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (predicted branch)&apos; and &apos;Instructions (Executed): Branch (branch not taken)&apos;. These are all branch instructions on the architecturally executed path, where the branch is correctly predicted and not taken." units="instructions"/>
    <event event="0x811b" title="Instructions (Executed)" name="Branch (mispredicted branch, not taken)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (Mispredicted)&apos; and &apos;Instructions (Executed): Branch (branch not taken)&apos;. These are all branch instructions on the architecturally executed path, where the branch is mispredicted and not taken." units="instructions"/>
    <event event="0x811c" title="Instructions (Executed)" name="Branch (predicted branch)" description="The counter counts each instruction counted by &apos;Instructions (Executed): Branch (Any)&apos; that is not counted by &apos;Instructions (Executed): Branch (Mispredicted)&apos;. These are all branch instructions on the architecturally executed path, where the branch is correctly predicted." units="instructions"/>
    <event event="0x811d" title="Instructions (Executed)" name="Branch (indirect branch)" description="The counter counts each Software change of the PC that is not counted by &apos;Instructions (Executed): Branch (Immediate)&apos;. Software change of the PC has the same definition as for the &apos;Instructions (Executed): Write to PC&apos; and &apos;Instructions (Executed): Branch (branch not taken)&apos; events. Note: conditional branches are always counted, regardless of whether the branch is taken." units="instructions"/>
    <event event="0x8120" title="Event Latency" name="Instruction Fetch" description="Event in progress, &apos;Memory: Access (due to instruction fetch)&apos;" units="cycles"/>
    <event event="0x8121" title="Event Latency" name="Memory (Read)" description="Event in progress, &apos;Memory: Access (due to read)&apos;" units="cycles"/>
    <event event="0x8124" title="Memory" name="Access (due to instruction fetch)" description="Instruction memory access" units="instructions"/>
    <event event="0x8125" title="Event Latency" name="Bus (Read)" description="Bus read transactions in progress" units="cycles"/>
    <event event="0x8128" title="Event Latency" name="DTLB Walk" description="Event in progress, &apos;Data TLB: Translation table walk&apos;" units="cycles"/>
    <event event="0x8129" title="Event Latency" name="ITLB Walk" description="Event in progress, &apos;Instruction TLB: Translation table walk&apos;" units="cycles"/>
    <event event="0x812a" title="Statistical Profiling" name="Sample Feed (branch)" description="Statistical Profiling sample taken, branch. The counter counts each sample counted by &apos;Statistical Profiling: Sample Feed&apos; that are branch operations."/>
    <event event="0x812b" title="Statistical Profiling" name="Sample Feed (load)" description="Statistical Profiling sample taken, load. The counter counts each sample counted by &apos;Statistical Profiling: Sample Feed&apos; that are load or load atomic operations."/>
    <event event="0x812c" title="Statistical Profiling" name="Sample Feed (store)" description="Statistical Profiling sample taken, store. The counter counts each sample counted by &apos;Statistical Profiling: Sample Feed&apos; that are store or atomic operations, including load atomic operations."/>
    <event event="0x812d" title="Statistical Profiling" name="Sample Feed (matching operation type)" description="Statistical Profiling sample taken, matching operation type. The counter counts each sample counted by &apos;Statistical Profiling: Sample Feed&apos; that meets the operation type filter constraints."/>
    <event event="0x812e" title="Statistical Profiling" name="Sample Feed (matching events)" description="Statistical Profiling sample taken, matching events. The counter counts each sample counted by &apos;Statistical Profiling: Sample Feed&apos; that meets the Events packet filter constraints."/>
    <event event="0x812f" title="Statistical Profiling" name="Sample Feed (exceeding minimum latency)" description="Statistical Profiling sample taken, exceeding minimum latency. The counter counts each sample counted by &apos;Statistical Profiling: Sample Feed&apos; that meets the operation latency filter constraints."/>
    <event event="0x8130" title="L1 Data TLB" name="Access (due to read/write)" description="The counter counts each access counted by &apos;L1 Data TLB: Access&apos; that is due to a demand memory read operation or demand memory write operation"/>
    <event event="0x8131" title="L1 Instruction TLB" name="Access (due to read)" description="The counter counts each access counted by &apos;L1 Instruction TLB: Access&apos; that is due to a demand Instruction memory access"/>
    <event event="0x8132" title="L1 Data TLB" name="Access (by SW preload)" description="The counter counts each access counted by &apos;L1 Data TLB: Access&apos; that is due to a preload or prefetch instruction"/>
    <event event="0x8133" title="L1 Instruction TLB" name="Access (by SW preload)" description="The counter counts each access counted by &apos;L1 Instruction TLB: Access&apos; that is due to a preload or prefetch instruction"/>
    <event event="0x8134" title="Data TLB" name="Hardware update of translation table" description="The counter counts each access counted by &apos;L1 Data TLB: Access&apos; that causes a hardware update of a translation table entry"/>
    <event event="0x8135" title="Instruction TLB" name="Hardware update of translation table" description="The counter counts each access counted by &apos;L1 Instruction TLB: Access&apos; that causes a hardware update of a translation table entry"/>
    <event event="0x8136" title="Data TLB" name="Translation table walk, step" description="The counter counts each translation table walk access made by a refill of the data or unified TLB"/>
    <event event="0x8137" title="Instruction TLB" name="Translation table walk, step" description="The counter counts each translation table walk access made by a refill of the instruction TLB"/>
    <event event="0x8138" title="Data TLB" name="Large page translation table walk" description="The counter counts each translation table walk counted by &apos;Data TLB: Translation table walk&apos; where the result of the walk yields a large page size"/>
    <event event="0x8139" title="Instruction TLB" name="Large page translation table walk" description="The counter counts each translation table walk counted by &apos;Instruction TLB: Translation table walk&apos; where the result of the walk yields a large page size"/>
    <event event="0x813a" title="Data TLB" name="Small page translation table walk" description="The counter counts each translation table walk counted by &apos;Data TLB: Translation table walk&apos; where the result of the walk yields a small page size"/>
    <event event="0x813b" title="Instruction TLB" name="Small page translation table walk" description="The counter counts each translation table walk counted by &apos;Instruction TLB: Translation table walk&apos; where the result of the walk yields a small page size"/>
    <event event="0x813c" title="Data TLB" name="Demand access, at least one table walk" description="Data TLB demand access with at least one translation table walk. The counter counts each demand access counted by &apos;L1 Data TLB: Access (due to read/write)&apos; that causes a refill or update of a data or unified TLB involving at least one translation table walk access."/>
    <event event="0x813d" title="Instruction TLB" name="Demand access (with a translation table walk)" description="The counter counts each demand access counted by &apos;L1 Instruction TLB: Access (due to read)&apos; that causes a refill or update of an instruction TLB involving at least one translation table walk access"/>
    <event event="0x813e" title="Data TLB" name="Software preload access (with a translation table walk)" description="The counter counts each access counted by &apos;L1 Data TLB: Access (by SW preload)&apos; that causes a refill or update of a data or unified TLB involving at least one translation table walk access"/>
    <event event="0x813f" title="Instruction TLB" name="Software preload access (with a translation table walk)" description="The counter counts each access counted by &apos;L1 Instruction TLB: Access (by SW preload)&apos; that causes a refill or update of an instruction TLB involving at least one translation table walk access"/>
    <event event="0x8140" title="L1 Data Cache" name="Access (due to read/write)" description="The counter counts each access counted by &apos;L1 Data Cache: Access&apos; that is due to a demand read or demand write access"/>
    <event event="0x8141" title="L1 Instruction Cache" name="Access (due to read)" description="The counter counts each access counted by &apos;L1 Instruction Cache: Access&apos; that is due to a demand Instruction memory access. This includes instruction prefetches made by the PE for Speculatively executed instructions."/>
    <event event="0x8142" title="L1 Data Cache" name="Access (by SW preload)" description="The counter counts each access counted by &apos;L1 Data Cache: Access&apos; that is due to a preload or prefetch instruction"/>
    <event event="0x8143" title="L1 Instruction Cache" name="Access (by SW preload)" description="The counter counts each access counted by &apos;L1 Instruction Cache: Access&apos; that is due to a preload or prefetch instruction"/>
    <event event="0x8144" title="L1 Data Cache" name="Miss" description="The counter counts each demand access counted by &apos;L1 Data Cache: Access (due to read/write)&apos; that misses in the Level 1 data or unified cache, causing an access to outside of the Level 1 caches of this PE"/>
    <event event="0x8145" title="L1 Instruction Cache" name="Access (by HW prefetcher)" description="The counter counts each access counted by &apos;L1 Instruction Cache: Access&apos; that is due to a hardware prefetch. The hardware prefetch is generated by a hardware prefetcher at the Level 1 instruction or unified cache. The PE might prefetch instructions as part of instruction pipelining, and might do so for Speculatively executed instruction paths. PE instruction prefetching is not counted as hardware prefetching. Unlike PE instruction prefetching, a hardware prefetch only allocates instructions into the cache."/>
    <event event="0x8146" title="L1 Data Cache" name="Refill (by SW preload)" description="The counter counts each access counted by &apos;L1 Data Cache: Access (by SW preload)&apos; that causes a refill of the Level 1 data or unified cache from outside of the Level 1 data or unified cache"/>
    <event event="0x8147" title="L1 Instruction Cache" name="Refill (by SW preload)" description="The counter counts each access counted by &apos;L1 Instruction Cache: Access (by SW preload)&apos; that causes a refill of the Level 1 instruction or unified cache from outside of the Level 1 instruction or unified cache"/>
    <event event="0x8148" title="L2 Data Cache" name="Access (due to read/write)" description="The counter counts each access counted by &apos;L2 Data Cache: Access&apos; that is due to a demand memory read operation or demand memory write operation"/>
    <event event="0x8149" title="L2 Instruction Cache" name="Access (due to read)" description="Counts L2 cache accesses that are due to a demand instruction cache access"/>
    <event event="0x814a" title="L2 Data Cache" name="Access (by SW preload)" description="The counter counts each access counted by &apos;L2 Data Cache: Access&apos; that is due to a preload or prefetch instruction. This includes accesses to the Level 2 data or unified cache due to a refill of another cache caused by a preload or prefetch instruction."/>
    <event event="0x814b" title="L2 Instruction Cache" name="Access (by SW preload)" description="Counts level 2 instruction cache accesses generated by software preload or prefetch instructions"/>
    <event event="0x814c" title="L2 Data Cache" name="Miss" description="The counter counts each demand access counted by &apos;L2 Data Cache: Access (due to read/write)&apos; that misses in the Level 1 and Level 2 data or unified caches, causing an access to outside of the Level 1 and Level 2 caches of this PE"/>
    <event event="0x814e" title="L2 Data Cache" name="Refill (by SW preload)" description="The counter counts each access counted by &apos;L2 Data Cache: Access (by SW preload)&apos; that causes a refill of the Level 2 data or unified cache, or any Level 1 data, instruction, or unified cache of this PE, from outside of those caches"/>
    <event event="0x814f" title="L2 Instruction Cache" name="Refill (by SW preload)" description="Counts level 2 instruction cache refills generated by software preload or prefetch instructions"/>
    <event event="0x8150" title="L3 Data Cache" name="Access (due to read/write)" description="The counter counts each access counted by &apos;L3 Data Cache: Access&apos; that is due to a demand memory read operation or demand memory write operation"/>
    <event event="0x8151" title="L3 Data Cache" name="Access (by SW preload)" description="The counter counts each access counted by &apos;L3 Data Cache: Access&apos; that is due to a preload or prefetch instruction. This includes accesses to the Level 3 data or unified cache due to a refill of another cache caused by a preload or prefetch instruction."/>
    <event event="0x8152" title="L3 Data Cache" name="Miss" description="The counter counts each demand access counted by &apos;L3 Data Cache: Access (due to read/write)&apos; that misses in the Level 1 to Level 3 data or unified caches, causing an access to outside of the Level 1 to Level 3 caches of this PE"/>
    <event event="0x8153" title="L3 Data Cache" name="Refill (by SW preload)" description="The counter counts each access counted by &apos;L3 Data Cache: Access (by SW preload)&apos; that causes a refill of the Level 3 data or unified cache, or any Level 1 or Level 2 data, instruction, or unified cache of this PE, from outside of those caches"/>
    <event event="0x8154" title="L1 Data Cache" name="Access (by HW prefetcher)" description="The counter counts each access counted by &apos;L1 Data Cache: Access&apos; that is due to a hardware prefetch. The hardware prefetch is generated by a hardware prefetcher at the Level 1 data or unified cache."/>
    <event event="0x8155" title="L2 Data Cache" name="Access (by HW prefetcher)" description="The counter counts each access counted by &apos;L2 Data Cache: Access&apos; that is due to a hardware prefetch. The hardware prefetch is generated by a hardware prefetcher at the Level 2 data or unified cache."/>
    <event event="0x8158" title="Stalls" name="Frontend (Memory Bound)" description="The counter counts each cycle counted by &apos;Stalls: Frontend&apos; when no instructions are delivered from the memory system. This includes the cycles counted by &apos;Stalls: Frontend (Level 1 instruction cache)&apos;, &apos;Stalls: Frontend (Last level PE cache or memory)&apos; and &apos;Stalls: Frontend (TLB miss)&apos;." units="cycles"/>
    <event event="0x8159" title="Stalls" name="Frontend (Level 1 instruction cache)" description="The counter counts each cycle counted by &apos;Stalls: Frontend (Memory Bound)&apos; when there is a demand instruction miss in the L1 instruction cache. If the complex is configured with a per-complex L2 cache, this event does not count if &apos;Stalls: Frontend (Last level PE cache or memory)&apos; counts. If the complex is not configured with a per-complex L2 cache, this event is not implemented." units="cycles"/>
    <event event="0x815b" title="Stalls" name="Frontend (Last level PE cache or memory)" description="The counter counts each cycle counted by &apos;Stalls: Frontend (Memory Bound)&apos; when there is a demand instruction miss in the last level of cache within the PE clock domain or a non- cacheable instruction fetch in progress. If the complex is configured with a per-complex L2 cache, this event is based on L2 cache misses. If the complex is not configured with a per-complex L2 cache, this event is based on L1 instruction cache misses." units="cycles"/>
    <event event="0x815c" title="Stalls" name="Frontend (TLB miss)" description="The counter counts each cycle counted by &apos;Stalls: Frontend (Memory Bound)&apos; when there is a demand instruction miss in the instruction or unified TLB" units="cycles"/>
    <event event="0x8160" title="Stalls" name="Frontend (Processor bound)" description="The counter counts each cycle counted by &apos;Stalls: Frontend&apos; when the frontend is stalled on a frontend processor resource, not including memory. This includes the cycles counted by &apos;Stalls: Frontend (Flow control)&apos; and &apos;Stalls: Frontend (Flush recovery)&apos;." units="cycles"/>
    <event event="0x8161" title="Stalls" name="Frontend (Flow control)" description="The counter counts each cycle counted by &apos;Stalls: Frontend (Processor bound)&apos; when the frontend is recovering from a ush" units="cycles"/>
    <event event="0x8162" title="Stalls" name="Frontend (Flush recovery)" description="The counter counts each cycle counted by &apos;Stalls: Frontend (Processor bound)&apos; when the frontend is recovering from a ush" units="cycles"/>
    <event event="0x8164" title="Stalls" name="Backend (Memory bound)" description="The counter counts each cycle counted by &apos;Stalls: Backend&apos; when the backend is waiting for a memory access to complete. This includes the cycles counted by &apos;Stalls: Backend (Level 1 data cache)&apos;, &apos;Stalls: Backend (Memory Stall Cycles)&apos;, &apos;Stalls: Backend (Interlock, Store)&apos; and &apos;Stalls: Backend (TLB)&apos;." units="cycles"/>
    <event event="0x8165" title="Stalls" name="Backend (Level 1 data cache)" description="The counter counts each cycle counted by &apos;Stalls: Backend (Memory bound)&apos; when there is a demand data miss in the L1 data cache. If the complex is configured with a per-complex L2 cache, this event does not count if &apos;Stalls: Backend (Memory Stall Cycles)&apos; counts. If the complex is not configured with a per-complex L2 cache, this event is not implemented." units="cycles"/>
    <event event="0x8167" title="Stalls" name="Backend (TLB)" description="The counter counts each cycle counted by &apos;Stalls: Backend (Memory bound)&apos; when there is a demand data miss in the L1 data TLB" units="cycles"/>
    <event event="0x8168" title="Stalls" name="Backend (Interlock, Store)" description="No operation issued due to the backend, store" units="cycles"/>
    <event event="0x816a" title="Stalls" name="Backend (Processor Bound)" description="The counter counts each cycle counted by &apos;Stalls: Backend&apos; when the backend is stalled on a processor resource, not including memory" units="cycles"/>
    <event event="0x816b" title="Stalls" name="Backend (Backend busy)" description="The counter counts each cycle counted by &apos;Stalls: Backend&apos; when operations are available from the frontend but the backend is not able to accept an operation because an execution unit is busy" units="cycles"/>
    <event event="0x816d" title="Stalls" name="Backend (Rename Full)" description="The counter counts each cycle counted by &apos;Stalls: Backend (Processor Bound)&apos; when operation are available from the frontend but at least one is not ready to be sent to the backend because no rename register is available" units="cycles"/>
    <event event="0x8170" title="Atomic memory" name="Speculative Compare and Swap (near, fail)" description="This event counts compare and swap instructions that executed locally to the PE and did not update the location accessed"/>
    <event event="0x8171" title="Atomic memory" name="Speculative Compare and Swap (near, pass)" description="The counter counts each Compare and Swap operation counted by &apos;Atomic memory: Speculative Compare and Swap (near)&apos; that updates the location accessed" units="instructions"/>
    <event event="0x8172" title="Atomic memory" name="Speculative Compare and Swap (near)" description="The counter counts each Compare and Swap operation that executes locally to the PE" units="instructions"/>
    <event event="0x8173" title="Atomic memory" name="Speculative Compare and Swap (far)" description="The counter counts each Compare and Swap operation that does not execute locally to the PE" units="instructions"/>
    <event event="0x8174" title="Instructions (Speculated)" name="Speculative Compare and Swap" description="This event counts the total compare and swap instructions that were executed"/>
    <event event="0x8175" title="Instructions (Speculated)" name="Atomic Load" description="This event counts the total atomic memory instructions that return a value that were speculatively executed"/>
    <event event="0x8176" title="Instructions (Speculated)" name="Atomic Store" description="This event counts the total atomic memory instructions that do not return a value that were speculatively executed"/>
    <event event="0x8177" title="Instructions (Speculated)" name="Atomic Load or Store" description="This event counts the total atomic memory instructions that were speculatively executed"/>
    <event event="0x8179" title="Instructions (Executed)" name="Indirect branch without link excluding procedure return, taken" description="Counts architecturally executed indirect branch without link instructions, excluding return instructions, that were taken"/>
    <event event="0x817a" title="Instructions (Executed)" name="Branch with link, taken" description="Counts architecturally executed branch with link instructions that were taken"/>
    <event event="0x817b" title="Instructions (Executed)" name="Branch without link, taken" description="Counts architecturally executed branch without link instructions that were taken"/>
    <event event="0x817c" title="Instructions (Executed)" name="Indirect branch with link, taken" description="Counts architecturally executed indirect branch with link instructions that were taken"/>
    <event event="0x817d" title="Instructions (Executed)" name="Indirect branch without link, taken" description="Counts architecturally executed indirect branch without link instructions that were taken"/>
    <event event="0x817e" title="Instructions (Executed)" name="Direct branch with link, taken" description="Counts architecturally executed direct branch with link instructions that were taken"/>
    <event event="0x817f" title="Instructions (Executed)" name="Direct branch without link, taken" description="Counts architecturally executed direct branch without link instructions that were taken"/>
    <event event="0x8180" title="Instructions (Executed)" name="Unconditional branch" description="Counts architecturally executed unconditional branch instructions"/>
    <event event="0x8181" title="Instructions (Executed)" name="Conditional branch" description="Counts architecturally executed conditional branch instructions"/>
    <event event="0x8188" title="Data TLB" name="Translation table walk (block)" description="Counts number of demand data translation table walks caused by a miss in the L2 TLB and yielding a block descriptor at level 1 or level 2 of the translation"/>
    <event event="0x8189" title="Instruction TLB" name="Translation table walk (block)" description="Counts number of instruction translation table walks caused by a miss in the L2 TLB and yielding a block descriptor at level 1 or level 2 of the translation"/>
    <event event="0x818a" title="Data TLB" name="Translation table walk (page)" description="Counts number of demand data translation table walks caused by a miss in the L2 TLB and yielding a block descriptor at level 1 or level 2 of the translation"/>
    <event event="0x818b" title="Instruction TLB" name="Translation table walk (page)" description="Counts number of instruction translation table walks caused by a miss in the L2 TLB and yielding a page descriptor at level 3 of the translation"/>
    <event event="0x818d" title="Bus" name="Bus request, read" description="The counter counts each transaction counted by &apos;Bus: Bus request&apos; that is a memory read operation"/>
    <event event="0x818e" title="Bus" name="Bus request, write" description="Counts memory write transaction requests issued by the CPU to the external bus"/>
    <event event="0x818f" title="Bus" name="Bus request" description="The counter counts each request generated by a memory read operation or memory write operation that accesses outside of the boundary of the PE and its closely-coupled caches. Where this boundary lies with respect to any implemented caches is IMPLEMENTATION DEFINED. Where an implementation has multiple buses at this boundary, this event counts the sum of requests across all buses."/>
    <event event="0x8190" title="Snooping (Instruction)" name="Hit (read)" description="The counter counts each snoop generated in response to a demand Instruction memory access that hits in a cache outside of the cache hierarchy of this PE"/>
    <event event="0x81a4" title="Snooping (Data)" name="Hit (prefetcher)" description="This event counts each data hardware prefetch that is satisfied by a snoop request that hits in a cache outside of the cache hierarchy of this PE"/>
    <event event="0x81b4" title="Snooping (Data)" name="Hit" description="The counter counts each snoop that hits in a cache outside of the cache hierarchy of this PE"/>
    <event event="0x81bc" title="L1 Data Cache" name="Refill (by HW prefetcher)" description="The counter counts each hardware prefetch counted by &apos;L1 Data Cache: Access (by HW prefetcher)&apos; that causes a refill of the Level 1 data or unified cache from outside of the Level 1 data or unified cache"/>
    <event event="0x81bd" title="L2 Data Cache" name="Refill (by HW prefetcher)" description="The counter counts each hardware prefetch counted by &apos;L2 Data Cache: Access (by HW prefetcher)&apos; that causes a refill of the Level 2 data or unified cache, or any Level 1 data, instruction, or unified cache of this PE, from outside of those caches"/>
    <event event="0x81c0" title="L1 Instruction Cache" name="Hit (due to read)" description="The counter counts each demand fetch counted by &apos;L1 Instruction Cache: Access (due to read)&apos; that hits in the Level 1 instruction or unified cache"/>
    <event event="0x81c1" title="L2 Instruction Cache" name="Hit (due to read)" description="Counts level 2 cache hits that are due to a demand instruction cache access"/>
    <event event="0x81d0" title="L1 Instruction Cache" name="Hit (by SW preload, due to read, first)" description="The counter counts each demand fetch first hit counted by &apos;L1 Instruction Cache: Hit (due to read)&apos; where the cache line was fetched in response to a preload or prefetch instruction. That is, the &apos;L1 Instruction Cache: Refill (by SW preload)&apos; event was generated when the cache line was fetched into the cache. Only the first hit by a demand access is counted. After this event is generated for a cache line, the event is not generated again for the same cache line while it remains in the cache."/>
    <event event="0x81e0" title="L1 Instruction Cache" name="Hit (by HW prefetcher, due to read, first)" description="The counter counts each demand fetch first hit counted by &apos;L1 Instruction Cache: Hit (due to read)&apos; where the cache line was fetched by a hardware prefetcher. That is, the L1I_CACHE_REFILL_HWPRF event was generated when the cache line was fetched into the cache. Only the first hit by a demand access is counted. After this event is generated for a cache line, the event is not generated again for the same cache line while it remains in the cache."/>
    <event event="0x81ec" title="L1 Data Cache" name="Hit (by HW prefetcher, due to read/write, first)" description="Counts first level 1 data demand cache hit from any load or store operation where the cache line was fetched by a hardware prefetcher"/>
    <event event="0x81ed" title="L2 Data Cache" name="Hit (by HW prefetcher, due to read/write, first)" description="Counts L2 cache hits due to demand memory operations, which are the first demand hit on a cache line prefetched by a hardware prefetcher into the L2 cache"/>
    <event event="0x8200" title="L1 Instruction Cache" name="Hit" description="The counter counts each access counted by &apos;L1 Instruction Cache: Access&apos; that hits in the Level 1 instruction or unified cache"/>
    <event event="0x8206" title="L3 Data Cache" name="Hit" description="Counts each access counted by &apos;L3 Data Cache: Access&apos; that hits in the Level 3 cache. Level 3 cache is a unified cache for data and instruction accesses. Accesses are for misses in the lower level caches or translation resolutions due to accesses."/>
    <event event="0x8207" title="Last Level Cache" name="Hit" description="Counts each access counted by &apos;Last Level Cache: Access&apos; that hits in the Last level cache. This event counts transactions for external last level cache when the system register CPUECTLR. EXTLLC bit is set, otherwise it counts transactions for L3 cache."/>
    <event event="0x8208" title="L1 Instruction Cache" name="Hit (by SW preload)" description="The counter counts each software preload counted by &apos;L1 Instruction Cache: Access (by SW preload)&apos; that hits in the Level 1 instruction or unified cache"/>
    <event event="0x8209" title="L2 Instruction Cache" name="Hit (by SW preload)" description="Counts level 2 instruction cache hits generated by software preload or prefetch instructions"/>
    <event event="0x8240" title="L1 Instruction Cache" name="Hit (due to read, line-fill buffer)" description="The counter counts each demand access counted by &apos;L1 Instruction Cache: Hit (due to read)&apos; that hits a recently fetched line in the Level 1 instruction or unified cache. That is, the access hits a cache line that is in the process of being loaded into the Level 1 instruction or unified cache, and so does not generate a new refill, but has to wait for the previous refill to complete."/>
    <event event="0x8244" title="L1 Data Cache" name="Hit (due to read, line-fill buffer)" description="Counts load data accesses that access the level 1 data cache and hit in a line that is in the process of being loaded into the level 1 data cache"/>
    <event event="0x8248" title="L1 Data Cache" name="Hit (due to write, line-fill buffer)" description="Counts store data accesses that access the level 1 data cache and hit in a line that is in the process of being loaded into the level 1 data cache"/>
    <event event="0x824c" title="L1 Data Cache" name="Hit (due to read/write, line-fill buffer)" description="Counts load or store data accesses that access the level 1 data cache and hit in a line that is in the process of being loaded into the level 1 data cache"/>
    <event event="0x824d" title="L2 Data Cache" name="Hit (due to read/write, line-fill buffer)" description="Counts load or store data accesses that access the level 2 data cache and hit in a line that is in the process of being loaded into the level 2 data cache"/>
    <event event="0x8250" title="L1 Instruction Cache" name="Hit (by SW preload, due to read, first, line-fill buffer)" description="The counter counts each demand fetch line-fill buffer first hit counted by &apos;L1 Instruction Cache: Hit (due to read, line-fill buffer)&apos; where the cache line was fetched in response to a preload or prefetch instruction. That is, the fetch hits a cache line that is in the process of being loaded into the Level 1 instruction or unified cache, and so does not generate a new refill, but has to wait for the previous refill to complete, and the &apos;L1 Instruction Cache: Refill (by SW preload)&apos; event was generated when the cache line was fetched into the cache. Only the first hit by a demand access is counted. After this event is generated for a cache line, the event is not generated again for the same cache line while it remains in the cache."/>
    <event event="0x8260" title="L1 Instruction Cache" name="Hit (by HW prefetcher, due to read, first, line-fill buffer)" description="The counter counts each demand fetch line-fill buffer first hit counted by &apos;L1 Instruction Cache: Hit (due to read, line-fill buffer)&apos; where the cache line was fetched by a hardware prefetcher. That is, the fetch hits a cache line that is in the process of being loaded into the Level 1 instruction or unified cache, and so does not generate a new refill, but has to wait for the previous refill to complete, and the L1I_CACHE_REFILL_HWPRF event was generated when the cache line was fetched into the cache. Only the first hit by a demand access is counted. After this event is generated for a cache line, the event is not generated again for the same cache line while it remains in the cache."/>
    <event event="0x826c" title="L1 Data Cache" name="Hit (by HW prefetcher, due to read/write, first, line-fill buffer)" description="Counts first load or store data accesses that access the level 1 data cache and hit in a line that is in the process of being loaded into the level 1 data cache"/>
    <event event="0x826d" title="L2 Data Cache" name="Hit (by HW prefetcher, due to read/write, first, line-fill buffer)" description="The counter counts each demand access line-fill buffer first hit counted by &apos;L2 Data Cache: Hit (due to read/write, line-fill buffer)&apos; where the cache line was fetched by a hardware prefetcher"/>
    <event event="0x8284" title="L1 Data Cache" name="Access (by HW prefetcher, or SW preload)" description="The counter counts each fetch counted by either &apos;L1 Data Cache: Access (by HW prefetcher)&apos; or &apos;L1 Data Cache: Access (by SW preload)&apos;"/>
    <event event="0x8285" title="L2 Data Cache" name="Access (by HW prefetcher, or SW preload)" description="The counter counts each fetch counted by either &apos;L2 Data Cache: Access (by HW prefetcher)&apos; or &apos;L2 Data Cache: Access (by SW preload)&apos;"/>
    <event event="0x8352" title="Instructions (Speculated)" name="SME (Floating Point)" description="The counter counts each speculatively executed floating-point operation counted by &apos;Instructions (Speculated): Advanced SIMD, SVE, SME&apos; due to an operation which reads from or writes to any part of the ZA array"/>
    <event event="0x835c" title="Instructions (Speculated)" name="SME" description="The counter counts each operation counted by &apos;Instructions (Speculated): Advanced SIMD, SVE, SME&apos; that is an SME data-processing operation. Operations due to the following instructions are counted as SME data-processing operations:  - Data-processing operations involving the ZA and ZT registers. This includes all operations that operate on the ZA or ZT registers, except those that are counted as load and store operations. Operations due to instructions added by FEAT_SME which involve the SVE registers but do not involve any ZA or ZT registers are counted as SVE data-processing operations."/>
    <event event="0x835d" title="Instructions (Speculated)" name="Advanced SIMD, SVE, SME" description="The counter counts each operation counted by &apos;Instructions (Speculated): All&apos; that is an Advanced SIMD, scalable vector extension, or scalable matrix extension data-processing operation. See &apos;Instructions (Speculated): SVE and Avanced SIMD (all)&apos; and &apos;Instructions (Speculated): SME&apos; for these classifications."/>
    <event event="0x835e" title="Instructions (Speculated)" name="SME" description="The counter counts each speculatively executed operation counted by &apos;Instructions (Speculated): Advanced SIMD, SVE, SME&apos; that is classified as an SME operation. Operations due to the following instructions are counted as SME operations:  - Data-processing operations involving the ZA and ZT registers. - Load and store operations involving the ZA and ZT registers. Operations due to instructions added by FEAT_SME which involve the SVE registers but do not involve any ZA or ZT registers are counted as SVE data-processing operations."/>
    <event event="0x835f" title="Instructions (Speculated)" name="Advanced SIMD, SVE, SME" description="The counter counts each speculatively executed operation counted by &apos;Instructions (Speculated): All&apos; that is classified as an Advanced SIMD, scalable vector extension, or scalable matrix extension operation. See &apos;Instructions (Speculated): SVE and Avanced SIMD (all)&apos; and &apos;Instructions (Speculated): SME&apos; for these classifications."/>
    <event event="0x8360" title="Instructions (Speculated)" name="SME (Integer, 8-bit)" description="The counter counts each speculatively executed 8-bit integer operation counted by &apos;Instructions (Speculated): SME (Integer)&apos; due to an operation which reads from or writes to any part of the ZA array. Note: this includes operations attributed to LUTI2 8-bit integer instructions."/>
    <event event="0x8362" title="Instructions (Speculated)" name="SME (Floating Point, BFloat16)" description="The counter counts each speculatively executed BFloat16 floating-point operation counted by &apos;Instructions (Speculated): SME (Floating Point)&apos; due to an operation which reads from or writes to any part of the ZA array"/>
    <event event="0x8364" title="Instructions (Speculated)" name="SME (Integer, 16-bit)" description="The counter counts each speculatively executed 16-bit integer operation counted by &apos;Instructions (Speculated): SME (Integer)&apos; due to an operation which reads from or writes to any part of the ZA array. Note: this includes operations attributed to LUTI2 and LUTI4 16-bit integer instructions."/>
    <event event="0x8366" title="Instructions (Speculated)" name="SME (Floating Point, Half precision)" description="The counter counts each speculatively executed half-precision floating-point operation counted by &apos;Instructions (Speculated): SME (Floating Point)&apos; due to an operation which reads from or writes to any part of the ZA array"/>
    <event event="0x836a" title="Instructions (Speculated)" name="SME (Floating Point, Single precision)" description="The counter counts each speculatively executed single-precision floating-point operation counted by &apos;Instructions (Speculated): SME (Floating Point)&apos; due to an operation which reads from or writes to any part of the ZA array"/>
    <event event="0x8370" title="Instructions (Speculated)" name="SME (Floating Point, Add/Subtract)" description="The counter counts each speculatively executed floating-point addition or subtraction instruction counted by &apos;Instructions (Speculated): SME (Floating Point)&apos; due to an operation which reads from or writes to any part of the ZA array"/>
    <event event="0x8372" title="Instructions (Speculated)" name="SME (Floating Point, FMA)" description="The counter counts each speculatively executed floating-point outer product and accumulate, or outer product and subtract instruction counted by &apos;Instructions (Speculated): SME (Floating Point)&apos; due to an operation which reads from or writes to any part of the ZA array"/>
    <event event="0x8374" title="Instructions (Speculated)" name="SME (Floating Point, Dot Product)" description="The counter counts each speculatively executed floating-point dot product instruction counted by &apos;Instructions (Speculated): SME (Floating Point)&apos; due to an operation which reads from or writes to any part of the ZA array"/>
    <event event="0x8376" title="Instructions (Speculated)" name="SME (Floating Point, Matrix Outer Product Accumulate)" description="The counter counts each speculatively executed floating-point outer product and accumulate, or outer product and subtract instruction counted by &apos;Instructions (Speculated): SME (Floating Point)&apos; due to an operation which reads from or writes to any part of the ZA array"/>
    <event event="0x8378" title="Instructions (Speculated)" name="SME (Integer)" description="The counter counts each speculatively executed integer operation counted by &apos;Instructions (Speculated): SME&apos; due to an operation which reads from or writes to any part of the ZA array. Note: this includes operations attributed to LUTI2 and LUTI4 integer instructions."/>
    <event event="0x837a" title="Instructions (Speculated)" name="SME (Integer, Multiply)" description="The counter counts each speculatively executed integer multiply, multiply-add, or multiply-subtract instruction counted by SE_INT_MUL_SPEC due to an operation which reads from or writes to any part of the ZA array"/>
    <event event="0x837c" title="Instructions (Speculated)" name="SME (Integer, Dot Product)" description="The counter counts each speculatively executed integer dot product instruction counted by SE_INT_DOT_SPEC due to an operation which reads from or writes to any part of the ZA array"/>
    <event event="0x837e" title="Instructions (Speculated)" name="SME (Integer, Matrix Outer Product Accumulate)" description="The counter counts each speculatively executed integer outer product and accumulate, or outer product and subtract instruction counted by &apos;Instructions (Speculated): SME (Integer)&apos; due to an operation which reads from or writes to any part of the ZA array"/>
    <event event="0x8380" title="Cycles" name="PSTATE.ZA Active Cycles" description="The counter counts each cycle counted by &apos;Cycles: CPU Cycles&apos; when PSTATE. ZA was enabled." units="cycles"/>
    <event event="0x8381" title="Instructions (Speculated)" name="SME (No / Partially Active Predicates, 2D)" description="The counter counts each speculatively executed predicated 2D SME operation which targets the ZA array counted by &apos;Instructions (Speculated): SME (Predicated, 2D)&apos; where at least one element is Inactive. That is, at least one element in the Governing predicates is FALSE. For outer product instructions which are widening, predication is considered with respect to the input element size."/>
    <event event="0x8384" title="Instructions (Speculated)" name="SME (Predicated, 2D)" description="The counter counts each speculatively executed 2D operation which targets the ZA array counted by &apos;Instructions (Speculated): SVE (Predicated)&apos; due to an SME instruction with a Governing predicate operand that determines the Active elements"/>
    <event event="0x8385" title="Instructions (Speculated)" name="SME (No Active Predicates, 2D)" description="The counter counts each speculatively executed predicated 2D SME operation which targets the ZA array counted by &apos;Instructions (Speculated): SME (No / Partially Active Predicates, 2D)&apos; where all elements are Inactive. That is, all elements in the Governing predicates are FALSE. For outer product instructions which are widening, predication is considered with respect to the input element size."/>
    <event event="0x8386" title="Instructions (Speculated)" name="SME (All Active Predicates, 2D)" description="The counter counts each speculatively executed predicated 2D SME operation which targets the ZA array counted by &apos;Instructions (Speculated): SME (Predicated, 2D)&apos; where all elements are Active. That is, all elements in the Governing predicates are TRUE. For outer product instructions which are widening, predication is considered with respect to the input element size."/>
    <event event="0x8387" title="Instructions (Speculated)" name="SME (Partially Active Predicates, 2D)" description="The counter counts each speculatively executed predicated 2D SME operation which targets the ZA array counted by &apos;Instructions (Speculated): SME (No / Partially Active Predicates, 2D)&apos; where neither all elements are Active nor all elements are Inactive. That is, the elements in the Governing predicates are neither all TRUE nor all FALSE. For outer product instructions which are widening, predication is considered with respect to the input element size."/>
    <event event="0x8388" title="Instructions (Speculated)" name="SME (Load/Store, ZA Unpredicated)" description="The counter counts each speculatively executed operation that reads from or writes to memory counted by &apos;Instructions (Speculated): SME (Load/Store, Non-predicate Register)&apos; that was due to an unpredicated instruction targeting the ZA array"/>
    <event event="0x8389" title="Instructions (Speculated)" name="SME (Load, ZA Unpredicated)" description="The counter counts each speculatively executed operation that reads from memory counted by &apos;Instructions (Speculated): SME (Load/Store, ZA Unpredicated)&apos; that was due to an unpredicated instruction targeting the ZA array"/>
    <event event="0x838a" title="Instructions (Speculated)" name="SME (Store, ZA Unpredicated)" description="The counter counts each speculatively executed operation that writes to memory counted by &apos;Instructions (Speculated): SME (Load/Store, ZA Unpredicated)&apos; that was due to an unpredicated instruction targeting the ZA array"/>
    <event event="0x838c" title="Instructions (Speculated)" name="SME (Load/Store, ZT Unpredicated)" description="The counter counts each speculatively executed operation that reads from or writes to memory counted by &apos;Instructions (Speculated): SME (Load/Store, Non-predicate Register)&apos; that was due to an unpredicated instruction targeting the ZT register"/>
    <event event="0x838d" title="Instructions (Speculated)" name="SME (Load, ZT Unpredicated)" description="The counter counts each speculatively executed operation that reads from memory counted by &apos;Instructions (Speculated): SME (Load/Store, ZT Unpredicated)&apos; that was due to an unpredicated instruction targeting the ZT register"/>
    <event event="0x838e" title="Instructions (Speculated)" name="SME (Store, ZT Unpredicated)" description="The counter counts each speculatively executed operation that writes to memory counted by &apos;Instructions (Speculated): SME (Load/Store, ZT Unpredicated)&apos; that was due to an unpredicated instruction targeting the ZT register"/>
    <event event="0x8390" title="Instructions (Speculated)" name="SME (Load/Store, Non-predicate Register)" description="The counter counts each speculatively executed operation that reads from or writes to memory counted by &apos;Instructions (Speculated): SME&apos; that was due to an unpredicated instruction targeting the ZA array or ZT register"/>
    <event event="0x8391" title="Instructions (Speculated)" name="SME (Load, Non-predicate Register)" description="The counter counts each speculatively executed operation that reads from memory counted by &apos;Instructions (Speculated): SME (Load/Store, Non-predicate Register)&apos; that was due to an unpredicated instruction targeting the ZA array or ZT register"/>
    <event event="0x8392" title="Instructions (Speculated)" name="SME (Store, Non-predicate Register)" description="The counter counts each speculatively executed operation that writes to memory counted by &apos;Instructions (Speculated): SME (Load/Store, Non-predicate Register)&apos; that was due to an unpredicated instruction targeting the ZA array or ZT register"/>
    <event event="0x8394" title="Instructions (Speculated)" name="SME (Load/Store, Tile)" description="The counter counts each speculatively executed operation that reads from or writes to memory counted by &apos;Instructions (Speculated): SME (Load/Store, Non-predicate Register)&apos; that was due to an instruction with at least one governing predicate which is targeting the ZA array"/>
    <event event="0x8395" title="Instructions (Speculated)" name="SME (Load, Tile)" description="The counter counts each speculatively executed operation that reads from memory counted by &apos;Instructions (Speculated): SME (Load/Store, Tile)&apos; that was due to an instruction with at least one governing predicate which is targeting the ZA array"/>
    <event event="0x8396" title="Instructions (Speculated)" name="SME (Store, Tile)" description="The counter counts each speculatively executed operation that writes to memory counted by &apos;Instructions (Speculated): SME (Load/Store, Tile)&apos; that was due to an instruction with at least one governing predicate which is targeting the ZA array"/>
    <event event="0x839a" title="Instructions (Speculated)" name="SME (LUT)" description="The counter counts each speculatively executed LUT operation counted by &apos;Instructions (Speculated): SME&apos; that returns a value from a lookup table made up of a ZT register which is indexed by values from a Z register"/>
</category>
<spe name="Arm C1-Premium Statistical Profiling Extension" id="arm_c1_premium_spe_pmu" extends="armv8.7_spe_sve">
    <!-- Define data source packet source types -->
    <data-source index="0x0" name="Level 1 data cache" />
    <data-source index="0x8" name="Level 2 cache" />
    <data-source index="0x9" name="Peer CPU" />
    <data-source index="0xa" name="Local cluster" />
    <data-source index="0xb" name="System cache" />
    <data-source index="0xc" name="Peer cluster" />
    <data-source index="0xd" name="Remote" />
    <data-source index="0xe" name="DRAM" />

    <!-- Define event packet event types -->
    <event bit="12" ratio-label="Late prefetch" set-label="Late" clear-label="Not Late" show-by-default="set"
           name="Late prefetch"
           description="Late prefetch event">
        <valid-op-type class="load-store" sub-class="load" />
    </event>
</spe>