
---------- Begin Simulation Statistics ----------
final_tick                                14372548000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95983                       # Simulator instruction rate (inst/s)
host_mem_usage                                 910020                       # Number of bytes of host memory used
host_op_rate                                   191571                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   105.15                       # Real time elapsed on the host
host_tick_rate                              136681937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10092874                       # Number of instructions simulated
sim_ops                                      20144335                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014373                       # Number of seconds simulated
sim_ticks                                 14372548000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3384290                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              55505                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            350901                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4012228                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1310469                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3384290                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2073821                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4012228                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  325894                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       232709                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12981126                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7853119                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            351388                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2198423                       # Number of branches committed
system.cpu.commit.bw_lim_events               1076057                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1419                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9630096                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10092874                       # Number of instructions committed
system.cpu.commit.committedOps               20144335                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     12359838                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.629822                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.511157                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6920853     55.99%     55.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1381461     11.18%     67.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       887842      7.18%     74.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1072020      8.67%     83.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       435814      3.53%     86.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       250410      2.03%     88.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       180299      1.46%     90.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       155082      1.25%     91.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1076057      8.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12359838                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     451852                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               187337                       # Number of function calls committed.
system.cpu.commit.int_insts                  19853467                       # Number of committed integer instructions.
system.cpu.commit.loads                       2257581                       # Number of loads committed
system.cpu.commit.membars                         660                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       117929      0.59%      0.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15932171     79.09%     79.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           61522      0.31%     79.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37312      0.19%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5609      0.03%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            608      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           10746      0.05%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           54727      0.27%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           57656      0.29%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          82896      0.41%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          2066      0.01%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            7      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            1      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           95      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           44      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2201418     10.93%     92.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1350643      6.70%     98.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        56163      0.28%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       172721      0.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20144335                       # Class of committed instruction
system.cpu.commit.refs                        3780945                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10092874                       # Number of Instructions Simulated
system.cpu.committedOps                      20144335                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.424029                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.424029                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2549856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2549856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73699.535741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73699.535741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79683.345280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79683.345280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2460897                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2460897                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6556237000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6556237000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034888                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034888                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        88959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        45710                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        45710                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3446225000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3446225000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43249                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1523551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1523551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64842.652651                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64842.652651                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62842.213455                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62842.213455                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1491183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1491183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2098826981                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2098826981                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        32368                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32368                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          914                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          914                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1976638982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1976638982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        31454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31454                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.426418                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              4179                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       131331                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4073407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4073407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71336.668516                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71336.668516                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72592.318675                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72592.318675                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3952080                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3952080                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   8655063981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8655063981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029785                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029785                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       121327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         121327                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        46624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        46624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5422863982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5422863982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018339                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018339                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        74703                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74703                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4073407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4073407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71336.668516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71336.668516                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72592.318675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72592.318675                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3952080                       # number of overall hits
system.cpu.dcache.overall_hits::total         3952080                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   8655063981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8655063981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029785                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029785                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       121327                       # number of overall misses
system.cpu.dcache.overall_misses::total        121327                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        46624                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        46624                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5422863982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5422863982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018339                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018339                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74703                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74703                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  73659                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          543                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             53.918362                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          8221497                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.155053                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995269                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995269                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             74683                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           8221497                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1019.155053                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4026785                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            239000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        44557                       # number of writebacks
system.cpu.dcache.writebacks::total             44557                       # number of writebacks
system.cpu.decode.BlockedCycles               4101577                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               34074519                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4353610                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4532076                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 352284                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                489602                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2933856                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         47014                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1858839                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         20612                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     4012228                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2609146                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8486147                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                132761                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          132                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       18460015                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  615                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         1914                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          4705                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  704568                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         14                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.279159                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4983338                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1636363                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.284394                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           13829149                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.634959                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.471105                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8118028     58.70%     58.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   308989      2.23%     60.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   259977      1.88%     62.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   385645      2.79%     65.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   391843      2.83%     68.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   332264      2.40%     70.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   343054      2.48%     73.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   348445      2.52%     75.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3340904     24.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13829149                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    754683                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   286828                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      2609145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2609145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29810.952643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29810.952643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28842.203533                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28842.203533                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2457109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2457109                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4532337996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4532337996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.058270                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.058270                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       152036                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        152036                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        14967                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14967                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3953371996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3953371996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       137069                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       137069                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.611111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                90                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         1585                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      2609145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2609145                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29810.952643                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29810.952643                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28842.203533                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28842.203533                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2457109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2457109                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   4532337996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4532337996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.058270                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.058270                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       152036                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         152036                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        14967                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14967                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3953371996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3953371996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052534                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052534                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       137069                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       137069                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      2609145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2609145                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29810.952643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29810.952643                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28842.203533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28842.203533                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2457109                       # number of overall hits
system.cpu.icache.overall_hits::total         2457109                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   4532337996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4532337996                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.058270                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.058270                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       152036                       # number of overall misses
system.cpu.icache.overall_misses::total        152036                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        14967                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14967                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3953371996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3953371996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052534                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052534                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       137069                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       137069                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 136795                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             18.926205                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          5355358                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.710788                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998870                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998870                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            137068                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           5355358                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.710788                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2594177                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       136795                       # number of writebacks
system.cpu.icache.writebacks::total            136795                       # number of writebacks
system.cpu.idleCycles                          543400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               451861                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2613196                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.783830                       # Inst execution rate
system.cpu.iew.exec_refs                      4797605                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1858002                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1610763                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3488792                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4503                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             24913                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2243670                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            29767557                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2939603                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            761968                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25638183                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  13003                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                357999                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 352284                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                375842                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          3769                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           325643                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         3748                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1426                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        16578                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1231211                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       720306                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1426                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       333642                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         118219                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  29925817                       # num instructions consuming a value
system.cpu.iew.wb_count                      25298738                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607511                       # average fanout of values written-back
system.cpu.iew.wb_producers                  18180272                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.760212                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25461334                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36755650                       # number of integer regfile reads
system.cpu.int_regfile_writes                20645292                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.702233                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.702233                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            237755      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20754285     78.61%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                64875      0.25%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39286      0.15%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7942      0.03%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 734      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                12444      0.05%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81441      0.31%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                70631      0.27%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               92138      0.35%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4147      0.02%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               1      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             113      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             46      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2995706     11.35%     92.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1743413      6.60%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           85830      0.33%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         209354      0.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26400151                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  600303                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1180555                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       546227                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             812458                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      427948                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016210                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  366867     85.73%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   5861      1.37%     87.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    313      0.07%     87.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    50      0.01%     87.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  109      0.03%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23071      5.39%     92.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12167      2.84%     95.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               936      0.22%     95.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            18573      4.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               25990041                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           65974112                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24752511                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          38579471                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   29755698                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  26400151                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11859                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9623221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             97268                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          10440                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13792571                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13829149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.909022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.355356                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6793817     49.13%     49.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1106009      8.00%     57.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1195212      8.64%     65.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1136434      8.22%     73.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1069173      7.73%     81.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              895133      6.47%     88.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              928237      6.71%     94.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              468435      3.39%     98.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              236699      1.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13829149                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.836845                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     2610097                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1936                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            186290                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           162330                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3488792                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2243670                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10293650                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    342                       # number of misc regfile writes
system.cpu.numCycles                         14372549                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     14372548000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2352330                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              23195926                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               22                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 286413                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4645424                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 132578                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 40768                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              80809670                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               32590958                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            37099467                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4686263                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1261187                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 352284                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1784694                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 13903541                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            926245                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         48885306                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8154                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                576                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1618104                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            540                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     41058212                       # The number of ROB reads
system.cpu.rob.rob_writes                    61040962                       # The number of ROB writes
system.cpu.timesIdled                           49868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          860                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           860                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74453.338989                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74453.338989                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2444079759                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2444079759                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        32827                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          32827                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       136859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         136859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117759.184823                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117759.184823                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 98074.433495                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98074.433495                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         130626                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             130626                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    733992999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    733992999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.045543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.045543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         6233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    606099999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    606099999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.045156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.045156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         6180                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6180                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         31444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109422.752400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109422.752400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89431.543722                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89431.543722                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             17696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17696                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1504344000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1504344000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.437222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.437222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           13748                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13748                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1229326000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1229326000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.437158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.437158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        13746                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13746                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        43239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108940.888873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108940.888873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92141.962835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92141.962835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   2963519000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2963519000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.629131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.629131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        27203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data         1964                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1964                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2325571000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2325571000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.583709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.583709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        25239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        25239                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_rate::.cpu.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       124000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       124000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       134540                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       134540                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       134540                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           134540                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        44557                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44557                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        44557                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44557                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           136859                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74683                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               211542                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 117759.184823                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109102.659276                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110246.185126                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 98074.433495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91186.276773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92128.794398                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               130626                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33732                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164358                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    733992999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4467863000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5201855999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.045543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.548331                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223048                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               6233                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              40951                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47184                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            1966                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2019                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    606099999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3554897000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4160996999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.045156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.522006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.213504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          6180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45165                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          136859                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74683                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              211542                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 117759.184823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109102.659276                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110246.185126                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 98074.433495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91186.276773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74453.338989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84689.157324                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              130626                       # number of overall hits
system.l2.overall_hits::.cpu.data               33732                       # number of overall hits
system.l2.overall_hits::total                  164358                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    733992999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4467863000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5201855999                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.045543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.548331                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223048                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              6233                       # number of overall misses
system.l2.overall_misses::.cpu.data             40951                       # number of overall misses
system.l2.overall_misses::total                 47184                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           1966                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2019                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    606099999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3554897000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2444079759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6605076758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.045156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.522006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.368683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         6180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        32827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            77992                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            39359                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                  781                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               41660                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1142                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          77254                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1607                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.avg_refs                      5.526564                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  3438862                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     215.500968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       478.172046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1693.675715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1662.795923                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.052613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.116741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.413495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.405956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988805                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2717                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.336670                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.663330                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     81350                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   3438862                       # Number of tag accesses
system.l2.tags.tagsinuse                  4050.144653                       # Cycle average of tags in use
system.l2.tags.total_refs                      449586                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                      5045                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               38932                       # number of writebacks
system.l2.writebacks::total                     38932                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     122970.77                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41977.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     38932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      6180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     32660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23227.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       346.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    347.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       173.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         4.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     27519129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27519129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          27519129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         174123057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    145441713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             347083899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173361606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         27519129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        174123057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    145441713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            520445505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173361606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173361606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        27817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.543696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.513278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.302920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9474     34.06%     34.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9112     32.76%     66.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3072     11.04%     77.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1619      5.82%     83.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          905      3.25%     86.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          574      2.06%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          487      1.75%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          334      1.20%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2240      8.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27817                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                4983680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 4988480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2490176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2491648                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       395520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        395520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         395520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2502592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      2090368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4988480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2491648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2491648                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         6180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        32662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     46614.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39584.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43868.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       395520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2497920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2090240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 27519128.828096449375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 173797993.229871273041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 145432807.042982220650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    288079281                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1547858185                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1432840450                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        38932                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   8672709.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2490176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 173259188.280324399471                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 337645938613                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2247                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              187409                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36819                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2247                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            6180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           39103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        32662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               77945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38932                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38932                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    76.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              4591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2474                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001723660500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.580774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.192044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.028939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2220     98.80%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           17      0.76%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.13%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.13%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   33909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     77945                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 77945                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       77945                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 79.97                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    62271                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  389350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   14372455000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3268777916                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1808715416                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.315977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.259815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.418247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1051     46.77%     46.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      4.18%     50.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              677     30.13%     81.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              238     10.59%     91.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              155      6.90%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               24      1.07%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.13%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    38932                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38932                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      38932                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                68.53                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   26679                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1155949740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                102159120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3006161760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            505.519709                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     52749250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     380640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2936690500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2209652497                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2200442359                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   6592373394                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             37683840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 54276090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       848516640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               290162460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         899832960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        767354520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7265606280                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          11738645141                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              103235940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1181470920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 96539940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3055966080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            506.011798                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     45802750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     385060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2805939500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2181507002                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2252724382                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   6701514366                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             35259840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 51289425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       837716160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               265829340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         910281840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        738183780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             7272678855                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          11688600368                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               99869040                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       229588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       229588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 229588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7480128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7480128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7480128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           308537830                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          406708582                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77949                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77949    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               77949                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        73700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        151643                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              64199                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38932                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34762                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13746                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13746                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64199                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       410721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       223065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                633786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17513728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7631360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               25145088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  14372548000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          784952992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         411233970                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         224189879                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2505088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           338584                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020852                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.143280                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 331543     97.92%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7022      2.07%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     19      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             338584                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         2415                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           19                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       210479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4600                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       422243                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4619                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          127020                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            180307                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       136794                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           67424                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            49556                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31444                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31444                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        137069                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43239                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
