{
  "module_name": "dcn20_dwb.h",
  "hash_id": "6d2f47501a73f77764850e1b643066bb2f1ec20d181636de9f79f5828cf303e7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dwb.h",
  "human_readable_source": " \n#ifndef __DC_DWBC_DCN20_H__\n#define __DC_DWBC_DCN20_H__\n\n#define TO_DCN20_DWBC(dwbc_base) \\\n\tcontainer_of(dwbc_base, struct dcn20_dwbc, base)\n\n#define DWBC_COMMON_REG_LIST_DCN2_0(inst) \\\n\tSRI2_DWB(WB_ENABLE, CNV, inst),\\\n\tSRI2_DWB(WB_EC_CONFIG, CNV, inst),\\\n\tSRI2_DWB(CNV_MODE, CNV, inst),\\\n\tSRI2_DWB(CNV_WINDOW_START, CNV, inst),\\\n\tSRI2_DWB(CNV_WINDOW_SIZE, CNV, inst),\\\n\tSRI2_DWB(CNV_UPDATE, CNV, inst),\\\n\tSRI2_DWB(CNV_SOURCE_SIZE, CNV, inst),\\\n\tSRI2_DWB(CNV_TEST_CNTL, CNV, inst),\\\n\tSRI2_DWB(CNV_TEST_CRC_RED, CNV, inst),\\\n\tSRI2_DWB(CNV_TEST_CRC_GREEN, CNV, inst),\\\n\tSRI2_DWB(CNV_TEST_CRC_BLUE, CNV, inst),\\\n\tSRI2_DWB(WBSCL_COEF_RAM_SELECT, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_COEF_RAM_TAP_DATA, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_MODE, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_TAP_CONTROL, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_DEST_SIZE, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_HORZ_FILTER_SCALE_RATIO, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_HORZ_FILTER_INIT_Y_RGB, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_HORZ_FILTER_INIT_CBCR, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_VERT_FILTER_SCALE_RATIO, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_VERT_FILTER_INIT_Y_RGB, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_VERT_FILTER_INIT_CBCR, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_ROUND_OFFSET, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_OVERFLOW_STATUS, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_COEF_RAM_CONFLICT_STATUS, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_TEST_CNTL, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_TEST_CRC_RED, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_TEST_CRC_GREEN, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_TEST_CRC_BLUE, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_BACKPRESSURE_CNT_EN, WBSCL, inst),\\\n\tSRI2_DWB(WB_MCIF_BACKPRESSURE_CNT, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_CLAMP_Y_RGB, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_CLAMP_CBCR, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_OUTSIDE_PIX_STRATEGY, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_OUTSIDE_PIX_STRATEGY_CBCR, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_DEBUG, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_TEST_DEBUG_INDEX, WBSCL, inst),\\\n\tSRI2_DWB(WBSCL_TEST_DEBUG_DATA, WBSCL, inst),\\\n\tSRI2_DWB(WB_DEBUG_CTRL, CNV, inst),\\\n\tSRI2_DWB(WB_DBG_MODE, CNV, inst),\\\n\tSRI2_DWB(WB_HW_DEBUG, CNV, inst),\\\n\tSRI2_DWB(CNV_TEST_DEBUG_INDEX, CNV, inst),\\\n\tSRI2_DWB(CNV_TEST_DEBUG_DATA, CNV, inst),\\\n\tSRI2_DWB(WB_SOFT_RESET, CNV, inst),\\\n\tSRI2_DWB(WB_WARM_UP_MODE_CTL1, CNV, inst),\\\n\tSRI2_DWB(WB_WARM_UP_MODE_CTL2, CNV, inst)\n\n#define DWBC_COMMON_MASK_SH_LIST_DCN2_0(mask_sh) \\\n\tSF_DWB(WB_ENABLE, WB_ENABLE, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, DISPCLK_R_WB_GATE_DIS, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, DISPCLK_G_WB_GATE_DIS, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, DISPCLK_G_WBSCL_GATE_DIS, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, WB_TEST_CLK_SEL, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, WB_LB_LS_DIS, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, WB_LB_SD_DIS, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, WB_LUT_LS_DIS, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, WBSCL_LB_MEM_PWR_MODE_SEL, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, WBSCL_LB_MEM_PWR_DIS, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, WBSCL_LB_MEM_PWR_FORCE, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, WBSCL_LB_MEM_PWR_STATE, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, WB_RAM_PW_SAVE_MODE, mask_sh),\\\n\tSF_DWB(WB_EC_CONFIG, WBSCL_LUT_MEM_PWR_STATE, mask_sh),\\\n\tSF_DWB(CNV_MODE, CNV_OUT_BPC, mask_sh),\\\n\tSF_DWB(CNV_MODE, CNV_FRAME_CAPTURE_RATE, mask_sh),\\\n\tSF_DWB(CNV_MODE, CNV_WINDOW_CROP_EN, mask_sh),\\\n\tSF_DWB(CNV_MODE, CNV_STEREO_TYPE, mask_sh),\\\n\tSF_DWB(CNV_MODE, CNV_INTERLACED_MODE, mask_sh),\\\n\tSF_DWB(CNV_MODE, CNV_EYE_SELECTION, mask_sh),\\\n\tSF_DWB(CNV_MODE, CNV_STEREO_POLARITY, mask_sh),\\\n\tSF_DWB(CNV_MODE, CNV_INTERLACED_FIELD_ORDER, mask_sh),\\\n\tSF_DWB(CNV_MODE, CNV_STEREO_SPLIT, mask_sh),\\\n\tSF_DWB(CNV_MODE, CNV_NEW_CONTENT, mask_sh),\\\n\tSF_DWB(CNV_MODE, CNV_FRAME_CAPTURE_EN_CURRENT, mask_sh),\\\n\tSF_DWB(CNV_MODE, CNV_FRAME_CAPTURE_EN, mask_sh),\\\n\tSF_DWB(CNV_WINDOW_START, CNV_WINDOW_START_X, mask_sh),\\\n\tSF_DWB(CNV_WINDOW_START, CNV_WINDOW_START_Y, mask_sh),\\\n\tSF_DWB(CNV_WINDOW_SIZE, CNV_WINDOW_WIDTH, mask_sh),\\\n\tSF_DWB(CNV_WINDOW_SIZE, CNV_WINDOW_HEIGHT, mask_sh),\\\n\tSF_DWB(CNV_UPDATE, CNV_UPDATE_PENDING, mask_sh),\\\n\tSF_DWB(CNV_UPDATE, CNV_UPDATE_TAKEN, mask_sh),\\\n\tSF_DWB(CNV_UPDATE, CNV_UPDATE_LOCK, mask_sh),\\\n\tSF_DWB(CNV_SOURCE_SIZE, CNV_SOURCE_WIDTH, mask_sh),\\\n\tSF_DWB(CNV_SOURCE_SIZE, CNV_SOURCE_HEIGHT, mask_sh),\\\n\tSF_DWB(CNV_TEST_CNTL, CNV_TEST_CRC_EN, mask_sh),\\\n\tSF_DWB(CNV_TEST_CNTL, CNV_TEST_CRC_CONT_EN, mask_sh),\\\n\tSF_DWB(CNV_TEST_CRC_RED, CNV_TEST_CRC_RED_MASK, mask_sh),\\\n\tSF_DWB(CNV_TEST_CRC_RED, CNV_TEST_CRC_SIG_RED, mask_sh),\\\n\tSF_DWB(CNV_TEST_CRC_GREEN, CNV_TEST_CRC_GREEN_MASK, mask_sh),\\\n\tSF_DWB(CNV_TEST_CRC_GREEN, CNV_TEST_CRC_SIG_GREEN, mask_sh),\\\n\tSF_DWB(CNV_TEST_CRC_BLUE, CNV_TEST_CRC_BLUE_MASK, mask_sh),\\\n\tSF_DWB(CNV_TEST_CRC_BLUE, CNV_TEST_CRC_SIG_BLUE, mask_sh),\\\n\tSF_DWB(WB_DEBUG_CTRL, WB_DEBUG_EN, mask_sh),\\\n\tSF_DWB(WB_DEBUG_CTRL, WB_DEBUG_SEL, mask_sh),\\\n\tSF_DWB(WB_DBG_MODE, WB_DBG_MODE_EN, mask_sh),\\\n\tSF_DWB(WB_DBG_MODE, WB_DBG_DIN_FMT, mask_sh),\\\n\tSF_DWB(WB_DBG_MODE, WB_DBG_36MODE, mask_sh),\\\n\tSF_DWB(WB_DBG_MODE, WB_DBG_CMAP, mask_sh),\\\n\tSF_DWB(WB_DBG_MODE, WB_DBG_PXLRATE_ERROR, mask_sh),\\\n\tSF_DWB(WB_DBG_MODE, WB_DBG_SOURCE_WIDTH, mask_sh),\\\n\tSF_DWB(WB_HW_DEBUG, WB_HW_DEBUG, mask_sh),\\\n\tSF_DWB(WB_SOFT_RESET, WB_SOFT_RESET, mask_sh),\\\n\tSF_DWB(CNV_TEST_DEBUG_INDEX, CNV_TEST_DEBUG_INDEX, mask_sh),\\\n\tSF_DWB(CNV_TEST_DEBUG_INDEX, CNV_TEST_DEBUG_WRITE_EN, mask_sh),\\\n\tSF_DWB(CNV_TEST_DEBUG_DATA, CNV_TEST_DEBUG_DATA, mask_sh),\\\n\tSF_DWB(WBSCL_COEF_RAM_SELECT, WBSCL_COEF_RAM_TAP_PAIR_IDX, mask_sh),\\\n\tSF_DWB(WBSCL_COEF_RAM_SELECT, WBSCL_COEF_RAM_PHASE, mask_sh),\\\n\tSF_DWB(WBSCL_COEF_RAM_SELECT, WBSCL_COEF_RAM_FILTER_TYPE, mask_sh),\\\n\tSF_DWB(WBSCL_COEF_RAM_TAP_DATA, WBSCL_COEF_RAM_EVEN_TAP_COEF, mask_sh),\\\n\tSF_DWB(WBSCL_COEF_RAM_TAP_DATA, WBSCL_COEF_RAM_EVEN_TAP_COEF_EN, mask_sh),\\\n\tSF_DWB(WBSCL_COEF_RAM_TAP_DATA, WBSCL_COEF_RAM_ODD_TAP_COEF, mask_sh),\\\n\tSF_DWB(WBSCL_COEF_RAM_TAP_DATA, WBSCL_COEF_RAM_ODD_TAP_COEF_EN, mask_sh),\\\n\tSF_DWB(WBSCL_MODE, WBSCL_MODE, mask_sh),\\\n\tSF_DWB(WBSCL_MODE, WBSCL_OUT_BIT_DEPTH, mask_sh),\\\n\tSF_DWB(WBSCL_TAP_CONTROL, WBSCL_V_NUM_OF_TAPS_Y_RGB, mask_sh),\\\n\tSF_DWB(WBSCL_TAP_CONTROL, WBSCL_V_NUM_OF_TAPS_CBCR, mask_sh),\\\n\tSF_DWB(WBSCL_TAP_CONTROL, WBSCL_H_NUM_OF_TAPS_Y_RGB, mask_sh),\\\n\tSF_DWB(WBSCL_TAP_CONTROL, WBSCL_H_NUM_OF_TAPS_CBCR, mask_sh),\\\n\tSF_DWB(WBSCL_DEST_SIZE, WBSCL_DEST_HEIGHT, mask_sh),\\\n\tSF_DWB(WBSCL_DEST_SIZE, WBSCL_DEST_WIDTH, mask_sh),\\\n\tSF_DWB(WBSCL_HORZ_FILTER_SCALE_RATIO, WBSCL_H_SCALE_RATIO, mask_sh),\\\n\tSF_DWB(WBSCL_HORZ_FILTER_INIT_Y_RGB, WBSCL_H_INIT_FRAC_Y_RGB, mask_sh),\\\n\tSF_DWB(WBSCL_HORZ_FILTER_INIT_Y_RGB, WBSCL_H_INIT_INT_Y_RGB, mask_sh),\\\n\tSF_DWB(WBSCL_HORZ_FILTER_INIT_CBCR, WBSCL_H_INIT_FRAC_CBCR, mask_sh),\\\n\tSF_DWB(WBSCL_HORZ_FILTER_INIT_CBCR, WBSCL_H_INIT_INT_CBCR, mask_sh),\\\n\tSF_DWB(WBSCL_VERT_FILTER_SCALE_RATIO, WBSCL_V_SCALE_RATIO, mask_sh),\\\n\tSF_DWB(WBSCL_VERT_FILTER_INIT_Y_RGB, WBSCL_V_INIT_FRAC_Y_RGB, mask_sh),\\\n\tSF_DWB(WBSCL_VERT_FILTER_INIT_Y_RGB, WBSCL_V_INIT_INT_Y_RGB, mask_sh),\\\n\tSF_DWB(WBSCL_VERT_FILTER_INIT_CBCR, WBSCL_V_INIT_FRAC_CBCR, mask_sh),\\\n\tSF_DWB(WBSCL_VERT_FILTER_INIT_CBCR, WBSCL_V_INIT_INT_CBCR, mask_sh),\\\n\tSF_DWB(WBSCL_ROUND_OFFSET, WBSCL_ROUND_OFFSET_Y_RGB, mask_sh),\\\n\tSF_DWB(WBSCL_ROUND_OFFSET, WBSCL_ROUND_OFFSET_CBCR, mask_sh),\\\n\tSF_DWB(WBSCL_OVERFLOW_STATUS, WBSCL_DATA_OVERFLOW_FLAG, mask_sh),\\\n\tSF_DWB(WBSCL_OVERFLOW_STATUS, WBSCL_DATA_OVERFLOW_ACK, mask_sh),\\\n\tSF_DWB(WBSCL_OVERFLOW_STATUS, WBSCL_DATA_OVERFLOW_MASK, mask_sh),\\\n\tSF_DWB(WBSCL_OVERFLOW_STATUS, WBSCL_DATA_OVERFLOW_INT_STATUS, mask_sh),\\\n\tSF_DWB(WBSCL_OVERFLOW_STATUS, WBSCL_DATA_OVERFLOW_INT_TYPE, mask_sh),\\\n\tSF_DWB(WBSCL_COEF_RAM_CONFLICT_STATUS, WBSCL_HOST_CONFLICT_FLAG, mask_sh),\\\n\tSF_DWB(WBSCL_COEF_RAM_CONFLICT_STATUS, WBSCL_HOST_CONFLICT_ACK, mask_sh),\\\n\tSF_DWB(WBSCL_COEF_RAM_CONFLICT_STATUS, WBSCL_HOST_CONFLICT_MASK, mask_sh),\\\n\tSF_DWB(WBSCL_COEF_RAM_CONFLICT_STATUS, WBSCL_HOST_CONFLICT_INT_STATUS, mask_sh),\\\n\tSF_DWB(WBSCL_COEF_RAM_CONFLICT_STATUS, WBSCL_HOST_CONFLICT_INT_TYPE, mask_sh),\\\n\tSF_DWB(WBSCL_TEST_CNTL, WBSCL_TEST_CRC_EN, mask_sh),\\\n\tSF_DWB(WBSCL_TEST_CNTL, WBSCL_TEST_CRC_CONT_EN, mask_sh),\\\n\tSF_DWB(WBSCL_TEST_CRC_RED, WBSCL_TEST_CRC_RED_MASK, mask_sh),\\\n\tSF_DWB(WBSCL_TEST_CRC_RED, WBSCL_TEST_CRC_SIG_RED, mask_sh),\\\n\tSF_DWB(WBSCL_TEST_CRC_GREEN, WBSCL_TEST_CRC_GREEN_MASK, mask_sh),\\\n\tSF_DWB(WBSCL_TEST_CRC_GREEN, WBSCL_TEST_CRC_SIG_GREEN, mask_sh),\\\n\tSF_DWB(WBSCL_TEST_CRC_BLUE, WBSCL_TEST_CRC_BLUE_MASK, mask_sh),\\\n\tSF_DWB(WBSCL_TEST_CRC_BLUE, WBSCL_TEST_CRC_SIG_BLUE, mask_sh),\\\n\tSF_DWB(WBSCL_BACKPRESSURE_CNT_EN, WBSCL_BACKPRESSURE_CNT_EN, mask_sh),\\\n\tSF_DWB(WB_MCIF_BACKPRESSURE_CNT, WB_MCIF_Y_MAX_BACKPRESSURE, mask_sh),\\\n\tSF_DWB(WB_MCIF_BACKPRESSURE_CNT, WB_MCIF_C_MAX_BACKPRESSURE, mask_sh),\\\n\tSF_DWB(WBSCL_CLAMP_Y_RGB, WBSCL_CLAMP_UPPER_Y_RGB, mask_sh),\\\n\tSF_DWB(WBSCL_CLAMP_Y_RGB, WBSCL_CLAMP_LOWER_Y_RGB, mask_sh),\\\n\tSF_DWB(WBSCL_CLAMP_CBCR, WBSCL_CLAMP_UPPER_CBCR, mask_sh),\\\n\tSF_DWB(WBSCL_CLAMP_CBCR, WBSCL_CLAMP_LOWER_CBCR, mask_sh),\\\n\tSF_DWB(WBSCL_OUTSIDE_PIX_STRATEGY, WBSCL_OUTSIDE_PIX_STRATEGY, mask_sh),\\\n\tSF_DWB(WBSCL_OUTSIDE_PIX_STRATEGY, WBSCL_BLACK_COLOR_G_Y, mask_sh),\\\n\tSF_DWB(WBSCL_OUTSIDE_PIX_STRATEGY_CBCR, WBSCL_BLACK_COLOR_B_CB, mask_sh),\\\n\tSF_DWB(WBSCL_OUTSIDE_PIX_STRATEGY_CBCR, WBSCL_BLACK_COLOR_R_CR, mask_sh),\\\n\tSF_DWB(WBSCL_DEBUG, WBSCL_DEBUG, mask_sh),\\\n\tSF_DWB(WBSCL_TEST_DEBUG_INDEX, WBSCL_TEST_DEBUG_INDEX, mask_sh),\\\n\tSF_DWB(WBSCL_TEST_DEBUG_INDEX, WBSCL_TEST_DEBUG_WRITE_EN, mask_sh),\\\n\tSF_DWB(WBSCL_TEST_DEBUG_DATA, WBSCL_TEST_DEBUG_DATA, mask_sh),\\\n\tSF_DWB(WB_WARM_UP_MODE_CTL1, WIDTH_WARMUP, mask_sh),\\\n\tSF_DWB(WB_WARM_UP_MODE_CTL1, HEIGHT_WARMUP, mask_sh),\\\n\tSF_DWB(WB_WARM_UP_MODE_CTL1, GMC_WARM_UP_ENABLE, mask_sh),\\\n\tSF_DWB(WB_WARM_UP_MODE_CTL2, DATA_VALUE_WARMUP, mask_sh),\\\n\tSF_DWB(WB_WARM_UP_MODE_CTL2, MODE_WARMUP, mask_sh),\\\n\tSF_DWB(WB_WARM_UP_MODE_CTL2, DATA_DEPTH_WARMUP, mask_sh)\n\n#define DWBC_REG_FIELD_LIST_DCN2_0(type) \\\n\ttype WB_ENABLE;\\\n\ttype DISPCLK_R_WB_GATE_DIS;\\\n\ttype DISPCLK_G_WB_GATE_DIS;\\\n\ttype DISPCLK_G_WBSCL_GATE_DIS;\\\n\ttype WB_TEST_CLK_SEL;\\\n\ttype WB_LB_LS_DIS;\\\n\ttype WB_LB_SD_DIS;\\\n\ttype WB_LUT_LS_DIS;\\\n\ttype WBSCL_LB_MEM_PWR_MODE_SEL;\\\n\ttype WBSCL_LB_MEM_PWR_DIS;\\\n\ttype WBSCL_LB_MEM_PWR_FORCE;\\\n\ttype WBSCL_LB_MEM_PWR_STATE;\\\n\ttype WB_RAM_PW_SAVE_MODE;\\\n\ttype WBSCL_LUT_MEM_PWR_STATE;\\\n\ttype CNV_OUT_BPC;\\\n\ttype CNV_FRAME_CAPTURE_RATE;\\\n\ttype CNV_WINDOW_CROP_EN;\\\n\ttype CNV_STEREO_TYPE;\\\n\ttype CNV_INTERLACED_MODE;\\\n\ttype CNV_EYE_SELECTION;\\\n\ttype CNV_STEREO_POLARITY;\\\n\ttype CNV_INTERLACED_FIELD_ORDER;\\\n\ttype CNV_STEREO_SPLIT;\\\n\ttype CNV_NEW_CONTENT;\\\n\ttype CNV_FRAME_CAPTURE_EN_CURRENT;\\\n\ttype CNV_FRAME_CAPTURE_EN;\\\n\ttype CNV_WINDOW_START_X;\\\n\ttype CNV_WINDOW_START_Y;\\\n\ttype CNV_WINDOW_WIDTH;\\\n\ttype CNV_WINDOW_HEIGHT;\\\n\ttype CNV_UPDATE_PENDING;\\\n\ttype CNV_UPDATE_TAKEN;\\\n\ttype CNV_UPDATE_LOCK;\\\n\ttype CNV_SOURCE_WIDTH;\\\n\ttype CNV_SOURCE_HEIGHT;\\\n\ttype CNV_TEST_CRC_EN;\\\n\ttype CNV_TEST_CRC_CONT_EN;\\\n\ttype CNV_TEST_CRC_RED_MASK;\\\n\ttype CNV_TEST_CRC_SIG_RED;\\\n\ttype CNV_TEST_CRC_GREEN_MASK;\\\n\ttype CNV_TEST_CRC_SIG_GREEN;\\\n\ttype CNV_TEST_CRC_BLUE_MASK;\\\n\ttype CNV_TEST_CRC_SIG_BLUE;\\\n\ttype WB_DEBUG_EN;\\\n\ttype WB_DEBUG_SEL;\\\n\ttype WB_DBG_MODE_EN;\\\n\ttype WB_DBG_DIN_FMT;\\\n\ttype WB_DBG_36MODE;\\\n\ttype WB_DBG_CMAP;\\\n\ttype WB_DBG_PXLRATE_ERROR;\\\n\ttype WB_DBG_SOURCE_WIDTH;\\\n\ttype WB_HW_DEBUG;\\\n\ttype CNV_TEST_DEBUG_INDEX;\\\n\ttype CNV_TEST_DEBUG_WRITE_EN;\\\n\ttype CNV_TEST_DEBUG_DATA;\\\n\ttype WB_SOFT_RESET;\\\n\ttype WBSCL_COEF_RAM_TAP_PAIR_IDX;\\\n\ttype WBSCL_COEF_RAM_PHASE;\\\n\ttype WBSCL_COEF_RAM_FILTER_TYPE;\\\n\ttype WBSCL_COEF_RAM_SEL;\\\n\ttype WBSCL_COEF_RAM_SEL_CURRENT;\\\n\ttype WBSCL_COEF_RAM_RD_SEL;\\\n\ttype WBSCL_COEF_RAM_EVEN_TAP_COEF;\\\n\ttype WBSCL_COEF_RAM_EVEN_TAP_COEF_EN;\\\n\ttype WBSCL_COEF_RAM_ODD_TAP_COEF;\\\n\ttype WBSCL_COEF_RAM_ODD_TAP_COEF_EN;\\\n\ttype WBSCL_MODE;\\\n\ttype WBSCL_OUT_BIT_DEPTH;\\\n\ttype WBSCL_V_NUM_OF_TAPS_Y_RGB;\\\n\ttype WBSCL_V_NUM_OF_TAPS_CBCR;\\\n\ttype WBSCL_H_NUM_OF_TAPS_Y_RGB;\\\n\ttype WBSCL_H_NUM_OF_TAPS_CBCR;\\\n\ttype WBSCL_DEST_HEIGHT;\\\n\ttype WBSCL_DEST_WIDTH;\\\n\ttype WBSCL_H_SCALE_RATIO;\\\n\ttype WBSCL_H_INIT_FRAC_Y_RGB;\\\n\ttype WBSCL_H_INIT_INT_Y_RGB;\\\n\ttype WBSCL_H_INIT_FRAC_CBCR;\\\n\ttype WBSCL_H_INIT_INT_CBCR;\\\n\ttype WBSCL_V_SCALE_RATIO;\\\n\ttype WBSCL_V_INIT_FRAC_Y_RGB;\\\n\ttype WBSCL_V_INIT_INT_Y_RGB;\\\n\ttype WBSCL_V_INIT_FRAC_CBCR;\\\n\ttype WBSCL_V_INIT_INT_CBCR;\\\n\ttype WBSCL_ROUND_OFFSET_Y_RGB;\\\n\ttype WBSCL_ROUND_OFFSET_CBCR;\\\n\ttype WBSCL_DATA_OVERFLOW_FLAG;\\\n\ttype WBSCL_DATA_OVERFLOW_ACK;\\\n\ttype WBSCL_DATA_OVERFLOW_MASK;\\\n\ttype WBSCL_DATA_OVERFLOW_INT_STATUS;\\\n\ttype WBSCL_DATA_OVERFLOW_INT_TYPE;\\\n\ttype WBSCL_HOST_CONFLICT_FLAG;\\\n\ttype WBSCL_HOST_CONFLICT_ACK;\\\n\ttype WBSCL_HOST_CONFLICT_MASK;\\\n\ttype WBSCL_HOST_CONFLICT_INT_STATUS;\\\n\ttype WBSCL_HOST_CONFLICT_INT_TYPE;\\\n\ttype WBSCL_TEST_CRC_EN;\\\n\ttype WBSCL_TEST_CRC_CONT_EN;\\\n\ttype WBSCL_TEST_CRC_RED_MASK;\\\n\ttype WBSCL_TEST_CRC_SIG_RED;\\\n\ttype WBSCL_TEST_CRC_GREEN_MASK;\\\n\ttype WBSCL_TEST_CRC_SIG_GREEN;\\\n\ttype WBSCL_TEST_CRC_BLUE_MASK;\\\n\ttype WBSCL_TEST_CRC_SIG_BLUE;\\\n\ttype WBSCL_BACKPRESSURE_CNT_EN;\\\n\ttype WB_MCIF_Y_MAX_BACKPRESSURE;\\\n\ttype WB_MCIF_C_MAX_BACKPRESSURE;\\\n\ttype WBSCL_CLAMP_UPPER_Y_RGB;\\\n\ttype WBSCL_CLAMP_LOWER_Y_RGB;\\\n\ttype WBSCL_CLAMP_UPPER_CBCR;\\\n\ttype WBSCL_CLAMP_LOWER_CBCR;\\\n\ttype WBSCL_OUTSIDE_PIX_STRATEGY;\\\n\ttype WBSCL_BLACK_COLOR_G_Y;\\\n\ttype WBSCL_BLACK_COLOR_B_CB;\\\n\ttype WBSCL_BLACK_COLOR_R_CR;\\\n\ttype WBSCL_DEBUG;\\\n\ttype WBSCL_TEST_DEBUG_INDEX;\\\n\ttype WBSCL_TEST_DEBUG_WRITE_EN;\\\n\ttype WBSCL_TEST_DEBUG_DATA;\\\n\ttype WIDTH_WARMUP;\\\n\ttype HEIGHT_WARMUP;\\\n\ttype GMC_WARM_UP_ENABLE;\\\n\ttype DATA_VALUE_WARMUP;\\\n\ttype MODE_WARMUP;\\\n\ttype DATA_DEPTH_WARMUP; \\\n\nstruct dcn20_dwbc_registers {\n\t \n\tuint32_t WB_ENABLE;\n\tuint32_t WB_EC_CONFIG;\n\tuint32_t CNV_MODE;\n\tuint32_t CNV_WINDOW_START;\n\tuint32_t CNV_WINDOW_SIZE;\n\tuint32_t CNV_UPDATE;\n\tuint32_t CNV_SOURCE_SIZE;\n\tuint32_t CNV_TEST_CNTL;\n\tuint32_t CNV_TEST_CRC_RED;\n\tuint32_t CNV_TEST_CRC_GREEN;\n\tuint32_t CNV_TEST_CRC_BLUE;\n\tuint32_t WB_DEBUG_CTRL;\n\tuint32_t WB_DBG_MODE;\n\tuint32_t WB_HW_DEBUG;\n\tuint32_t CNV_TEST_DEBUG_INDEX;\n\tuint32_t CNV_TEST_DEBUG_DATA;\n\tuint32_t WB_SOFT_RESET;\n\tuint32_t WBSCL_COEF_RAM_SELECT;\n\tuint32_t WBSCL_COEF_RAM_TAP_DATA;\n\tuint32_t WBSCL_MODE;\n\tuint32_t WBSCL_TAP_CONTROL;\n\tuint32_t WBSCL_DEST_SIZE;\n\tuint32_t WBSCL_HORZ_FILTER_SCALE_RATIO;\n\tuint32_t WBSCL_HORZ_FILTER_INIT_Y_RGB;\n\tuint32_t WBSCL_HORZ_FILTER_INIT_CBCR;\n\tuint32_t WBSCL_VERT_FILTER_SCALE_RATIO;\n\tuint32_t WBSCL_VERT_FILTER_INIT_Y_RGB;\n\tuint32_t WBSCL_VERT_FILTER_INIT_CBCR;\n\tuint32_t WBSCL_ROUND_OFFSET;\n\tuint32_t WBSCL_OVERFLOW_STATUS;\n\tuint32_t WBSCL_COEF_RAM_CONFLICT_STATUS;\n\tuint32_t WBSCL_TEST_CNTL;\n\tuint32_t WBSCL_TEST_CRC_RED;\n\tuint32_t WBSCL_TEST_CRC_GREEN;\n\tuint32_t WBSCL_TEST_CRC_BLUE;\n\tuint32_t WBSCL_BACKPRESSURE_CNT_EN;\n\tuint32_t WB_MCIF_BACKPRESSURE_CNT;\n\tuint32_t WBSCL_CLAMP_Y_RGB;\n\tuint32_t WBSCL_CLAMP_CBCR;\n\tuint32_t WBSCL_OUTSIDE_PIX_STRATEGY;\n\tuint32_t WBSCL_OUTSIDE_PIX_STRATEGY_CBCR;\n\tuint32_t WBSCL_DEBUG;\n\tuint32_t WBSCL_TEST_DEBUG_INDEX;\n\tuint32_t WBSCL_TEST_DEBUG_DATA;\n\tuint32_t WB_WARM_UP_MODE_CTL1;\n\tuint32_t WB_WARM_UP_MODE_CTL2;\n};\n\n\nstruct dcn20_dwbc_mask {\n\tDWBC_REG_FIELD_LIST_DCN2_0(uint32_t)\n};\n\nstruct dcn20_dwbc_shift {\n\tDWBC_REG_FIELD_LIST_DCN2_0(uint8_t)\n};\n\nstruct dcn20_dwbc {\n\tstruct dwbc base;\n\tconst struct dcn20_dwbc_registers *dwbc_regs;\n\tconst struct dcn20_dwbc_shift *dwbc_shift;\n\tconst struct dcn20_dwbc_mask *dwbc_mask;\n};\n\nvoid dcn20_dwbc_construct(struct dcn20_dwbc *dwbc20,\n\tstruct dc_context *ctx,\n\tconst struct dcn20_dwbc_registers *dwbc_regs,\n\tconst struct dcn20_dwbc_shift *dwbc_shift,\n\tconst struct dcn20_dwbc_mask *dwbc_mask,\n\tint inst);\n\nbool dwb2_disable(struct dwbc *dwbc);\n\nbool dwb2_is_enabled(struct dwbc *dwbc);\n\nvoid dwb2_set_stereo(struct dwbc *dwbc,\n\tstruct dwb_stereo_params *stereo_params);\n\nvoid dwb2_set_new_content(struct dwbc *dwbc,\n\tbool is_new_content);\n\nvoid dwb2_config_dwb_cnv(struct dwbc *dwbc,\n\tstruct dc_dwb_params *params);\n\nvoid dwb2_set_scaler(struct dwbc *dwbc, struct dc_dwb_params *params);\n\nbool dwb_program_vert_scalar(struct dcn20_dwbc *dwbc20,\n\tuint32_t src_height,\n\tuint32_t dest_height,\n\tstruct scaling_taps num_taps,\n\tenum dwb_subsample_position subsample_position);\n\nbool dwb_program_horz_scalar(struct dcn20_dwbc *dwbc20,\n\tuint32_t src_width,\n\tuint32_t dest_width,\n\tstruct scaling_taps num_taps);\n\n\n#endif\n\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}