// Seed: 4008587351
module module_0 (
    input  tri  id_0,
    input  wire id_1,
    output tri  id_2,
    input  tri  id_3,
    input  wor  id_4,
    output tri1 id_5,
    input  tri0 id_6,
    input  tri  id_7,
    input  tri0 id_8,
    output wire id_9
);
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wor id_3,
    output wor id_4,
    input supply1 id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri id_8,
    inout wire id_9,
    output supply1 id_10
    , id_26, id_27,
    input supply1 id_11,
    output supply0 id_12,
    input supply0 id_13,
    output supply0 id_14,
    input wor id_15,
    input wor id_16,
    input wor id_17,
    input wor id_18,
    input tri1 id_19,
    input tri1 id_20,
    input supply1 id_21,
    input wire id_22,
    input wire id_23,
    output tri1 id_24
);
  wire id_28;
  module_0(
      id_8, id_22, id_4, id_1, id_6, id_4, id_3, id_20, id_5, id_9
  );
  assign id_24 = 1 == id_16;
endmodule
