
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F8)
	S11= FU.OutID1=>A_EX.In                                     Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= FU.OutID2=>B_EX.In                                     Premise(F11)
	S14= B_MEM.Out=>B_WB.In                                     Premise(F12)
	S15= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F13)
	S16= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F14)
	S17= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F15)
	S18= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F16)
	S19= FU.Bub_ID=>CU_ID.Bub                                   Premise(F17)
	S20= FU.Halt_ID=>CU_ID.Halt                                 Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F19)
	S22= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F20)
	S23= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S24= FU.Halt_IF=>CU_IF.Halt                                 Premise(F22)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F23)
	S26= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F25)
	S28= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F26)
	S29= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F27)
	S30= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F28)
	S31= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F29)
	S32= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F30)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F31)
	S34= IR_EX.Out=>FU.IR_EX                                    Premise(F32)
	S35= IR_ID.Out=>FU.IR_ID                                    Premise(F33)
	S36= IR_MEM.Out=>FU.IR_MEM                                  Premise(F34)
	S37= IR_WB.Out=>FU.IR_WB                                    Premise(F35)
	S38= ALU.Out=>FU.InEX                                       Premise(F36)
	S39= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F37)
	S40= GPR.Rdata1=>FU.InID1                                   Premise(F38)
	S41= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F39)
	S42= GPR.Rdata2=>FU.InID2                                   Premise(F40)
	S43= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F41)
	S44= ALUOut_MEM.Out=>FU.InMEM                               Premise(F42)
	S45= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F43)
	S46= ALUOut_WB.Out=>FU.InWB                                 Premise(F44)
	S47= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F45)
	S48= IR_ID.Out25_21=>GPR.RReg1                              Premise(F46)
	S49= IR_ID.Out20_16=>GPR.RReg2                              Premise(F47)
	S50= ALUOut_WB.Out=>GPR.WData                               Premise(F48)
	S51= IR_WB.Out15_11=>GPR.WReg                               Premise(F49)
	S52= IMMU.Addr=>IAddrReg.In                                 Premise(F50)
	S53= PC.Out=>ICache.IEA                                     Premise(F51)
	S54= ICache.IEA=addr                                        Path(S5,S53)
	S55= ICache.Hit=ICacheHit(addr)                             ICache-Search(S54)
	S56= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S54,S3)
	S57= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S55,S25)
	S58= FU.ICacheHit=ICacheHit(addr)                           Path(S55,S33)
	S59= ICache.Out=>ICacheReg.In                               Premise(F52)
	S60= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S56,S59)
	S61= PC.Out=>IMMU.IEA                                       Premise(F53)
	S62= IMMU.IEA=addr                                          Path(S5,S61)
	S63= CP0.ASID=>IMMU.PID                                     Premise(F54)
	S64= IMMU.PID=pid                                           Path(S4,S63)
	S65= IMMU.Addr={pid,addr}                                   IMMU-Search(S64,S62)
	S66= IAddrReg.In={pid,addr}                                 Path(S65,S52)
	S67= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S64,S62)
	S68= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S67,S26)
	S69= IR_MEM.Out=>IR_DMMU1.In                                Premise(F55)
	S70= IR_ID.Out=>IR_EX.In                                    Premise(F56)
	S71= ICache.Out=>IR_ID.In                                   Premise(F57)
	S72= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S56,S71)
	S73= ICache.Out=>IR_IMMU.In                                 Premise(F58)
	S74= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S56,S73)
	S75= IR_EX.Out=>IR_MEM.In                                   Premise(F59)
	S76= IR_MEM.Out=>IR_WB.In                                   Premise(F60)
	S77= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F61)
	S78= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F62)
	S79= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F63)
	S80= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F64)
	S81= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F65)
	S82= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F66)
	S83= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F67)
	S84= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F68)
	S85= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F69)
	S86= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F70)
	S87= IR_EX.Out31_26=>CU_EX.Op                               Premise(F71)
	S88= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F72)
	S89= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F73)
	S90= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F74)
	S91= IR_ID.Out31_26=>CU_ID.Op                               Premise(F75)
	S92= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F76)
	S93= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F77)
	S94= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F78)
	S95= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F79)
	S96= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F80)
	S97= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F81)
	S98= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F82)
	S99= IR_WB.Out31_26=>CU_WB.Op                               Premise(F83)
	S100= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F84)
	S101= CtrlA_EX=0                                            Premise(F85)
	S102= CtrlB_EX=0                                            Premise(F86)
	S103= CtrlALUOut_MEM=0                                      Premise(F87)
	S104= CtrlALUOut_DMMU1=0                                    Premise(F88)
	S105= CtrlALUOut_DMMU2=0                                    Premise(F89)
	S106= CtrlALUOut_WB=0                                       Premise(F90)
	S107= CtrlA_MEM=0                                           Premise(F91)
	S108= CtrlA_WB=0                                            Premise(F92)
	S109= CtrlB_MEM=0                                           Premise(F93)
	S110= CtrlB_WB=0                                            Premise(F94)
	S111= CtrlICache=0                                          Premise(F95)
	S112= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S111)
	S113= CtrlIMMU=0                                            Premise(F96)
	S114= CtrlIR_DMMU1=0                                        Premise(F97)
	S115= CtrlIR_DMMU2=0                                        Premise(F98)
	S116= CtrlIR_EX=0                                           Premise(F99)
	S117= CtrlIR_ID=1                                           Premise(F100)
	S118= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S72,S117)
	S119= CtrlIR_IMMU=0                                         Premise(F101)
	S120= CtrlIR_MEM=0                                          Premise(F102)
	S121= CtrlIR_WB=0                                           Premise(F103)
	S122= CtrlGPR=0                                             Premise(F104)
	S123= CtrlIAddrReg=0                                        Premise(F105)
	S124= CtrlPC=0                                              Premise(F106)
	S125= CtrlPCInc=1                                           Premise(F107)
	S126= PC[Out]=addr+4                                        PC-Inc(S1,S124,S125)
	S127= PC[CIA]=addr                                          PC-Inc(S1,S124,S125)
	S128= CtrlIMem=0                                            Premise(F108)
	S129= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S128)
	S130= CtrlICacheReg=0                                       Premise(F109)
	S131= CtrlASIDIn=0                                          Premise(F110)
	S132= CtrlCP0=0                                             Premise(F111)
	S133= CP0[ASID]=pid                                         CP0-Hold(S0,S132)
	S134= CtrlEPCIn=0                                           Premise(F112)
	S135= CtrlExCodeIn=0                                        Premise(F113)
	S136= CtrlIRMux=0                                           Premise(F114)
	S137= GPR[rS]=a                                             Premise(F115)
	S138= GPR[rT]=b                                             Premise(F116)

ID	S139= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S118)
	S140= IR_ID.Out31_26=0                                      IR-Out(S118)
	S141= IR_ID.Out25_21=rS                                     IR-Out(S118)
	S142= IR_ID.Out20_16=rT                                     IR-Out(S118)
	S143= IR_ID.Out15_11=rD                                     IR-Out(S118)
	S144= IR_ID.Out10_6=0                                       IR-Out(S118)
	S145= IR_ID.Out5_0=37                                       IR-Out(S118)
	S146= PC.Out=addr+4                                         PC-Out(S126)
	S147= PC.CIA=addr                                           PC-Out(S127)
	S148= PC.CIA31_28=addr[31:28]                               PC-Out(S127)
	S149= CP0.ASID=pid                                          CP0-Read-ASID(S133)
	S150= A_EX.Out=>ALU.A                                       Premise(F228)
	S151= B_EX.Out=>ALU.B                                       Premise(F229)
	S152= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F230)
	S153= ALU.Out=>ALUOut_MEM.In                                Premise(F231)
	S154= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F232)
	S155= FU.OutID1=>A_EX.In                                    Premise(F233)
	S156= A_MEM.Out=>A_WB.In                                    Premise(F234)
	S157= FU.OutID2=>B_EX.In                                    Premise(F235)
	S158= B_MEM.Out=>B_WB.In                                    Premise(F236)
	S159= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F237)
	S160= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F238)
	S161= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F239)
	S162= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F240)
	S163= FU.Bub_ID=>CU_ID.Bub                                  Premise(F241)
	S164= FU.Halt_ID=>CU_ID.Halt                                Premise(F242)
	S165= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F243)
	S166= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F244)
	S167= FU.Bub_IF=>CU_IF.Bub                                  Premise(F245)
	S168= FU.Halt_IF=>CU_IF.Halt                                Premise(F246)
	S169= ICache.Hit=>CU_IF.ICacheHit                           Premise(F247)
	S170= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F248)
	S171= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F249)
	S172= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F250)
	S173= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F251)
	S174= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F252)
	S175= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F253)
	S176= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F254)
	S177= ICache.Hit=>FU.ICacheHit                              Premise(F255)
	S178= IR_EX.Out=>FU.IR_EX                                   Premise(F256)
	S179= IR_ID.Out=>FU.IR_ID                                   Premise(F257)
	S180= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S139,S179)
	S181= IR_MEM.Out=>FU.IR_MEM                                 Premise(F258)
	S182= IR_WB.Out=>FU.IR_WB                                   Premise(F259)
	S183= ALU.Out=>FU.InEX                                      Premise(F260)
	S184= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F261)
	S185= GPR.Rdata1=>FU.InID1                                  Premise(F262)
	S186= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F263)
	S187= FU.InID1_RReg=rS                                      Path(S141,S186)
	S188= GPR.Rdata2=>FU.InID2                                  Premise(F264)
	S189= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F265)
	S190= FU.InID2_RReg=rT                                      Path(S142,S189)
	S191= ALUOut_MEM.Out=>FU.InMEM                              Premise(F266)
	S192= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F267)
	S193= ALUOut_WB.Out=>FU.InWB                                Premise(F268)
	S194= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F269)
	S195= IR_ID.Out25_21=>GPR.RReg1                             Premise(F270)
	S196= GPR.RReg1=rS                                          Path(S141,S195)
	S197= GPR.Rdata1=a                                          GPR-Read(S196,S137)
	S198= FU.InID1=a                                            Path(S197,S185)
	S199= FU.OutID1=FU(a)                                       FU-Forward(S198)
	S200= A_EX.In=FU(a)                                         Path(S199,S155)
	S201= IR_ID.Out20_16=>GPR.RReg2                             Premise(F271)
	S202= GPR.RReg2=rT                                          Path(S142,S201)
	S203= GPR.Rdata2=b                                          GPR-Read(S202,S138)
	S204= FU.InID2=b                                            Path(S203,S188)
	S205= FU.OutID2=FU(b)                                       FU-Forward(S204)
	S206= B_EX.In=FU(b)                                         Path(S205,S157)
	S207= ALUOut_WB.Out=>GPR.WData                              Premise(F272)
	S208= IR_WB.Out15_11=>GPR.WReg                              Premise(F273)
	S209= IMMU.Addr=>IAddrReg.In                                Premise(F274)
	S210= PC.Out=>ICache.IEA                                    Premise(F275)
	S211= ICache.IEA=addr+4                                     Path(S146,S210)
	S212= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S211)
	S213= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S212,S169)
	S214= FU.ICacheHit=ICacheHit(addr+4)                        Path(S212,S177)
	S215= ICache.Out=>ICacheReg.In                              Premise(F276)
	S216= PC.Out=>IMMU.IEA                                      Premise(F277)
	S217= IMMU.IEA=addr+4                                       Path(S146,S216)
	S218= CP0.ASID=>IMMU.PID                                    Premise(F278)
	S219= IMMU.PID=pid                                          Path(S149,S218)
	S220= IMMU.Addr={pid,addr+4}                                IMMU-Search(S219,S217)
	S221= IAddrReg.In={pid,addr+4}                              Path(S220,S209)
	S222= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S219,S217)
	S223= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S222,S170)
	S224= IR_MEM.Out=>IR_DMMU1.In                               Premise(F279)
	S225= IR_ID.Out=>IR_EX.In                                   Premise(F280)
	S226= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S139,S225)
	S227= ICache.Out=>IR_ID.In                                  Premise(F281)
	S228= ICache.Out=>IR_IMMU.In                                Premise(F282)
	S229= IR_EX.Out=>IR_MEM.In                                  Premise(F283)
	S230= IR_MEM.Out=>IR_WB.In                                  Premise(F284)
	S231= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F285)
	S232= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F286)
	S233= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F287)
	S234= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F288)
	S235= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F289)
	S236= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F290)
	S237= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F291)
	S238= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F292)
	S239= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F293)
	S240= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F294)
	S241= IR_EX.Out31_26=>CU_EX.Op                              Premise(F295)
	S242= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F296)
	S243= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F297)
	S244= CU_ID.IRFunc1=rT                                      Path(S142,S243)
	S245= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F298)
	S246= CU_ID.IRFunc2=rS                                      Path(S141,S245)
	S247= IR_ID.Out31_26=>CU_ID.Op                              Premise(F299)
	S248= CU_ID.Op=0                                            Path(S140,S247)
	S249= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F300)
	S250= CU_ID.IRFunc=37                                       Path(S145,S249)
	S251= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F301)
	S252= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F302)
	S253= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F303)
	S254= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F304)
	S255= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F305)
	S256= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F306)
	S257= IR_WB.Out31_26=>CU_WB.Op                              Premise(F307)
	S258= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F308)
	S259= CtrlA_EX=1                                            Premise(F309)
	S260= [A_EX]=FU(a)                                          A_EX-Write(S200,S259)
	S261= CtrlB_EX=1                                            Premise(F310)
	S262= [B_EX]=FU(b)                                          B_EX-Write(S206,S261)
	S263= CtrlALUOut_MEM=0                                      Premise(F311)
	S264= CtrlALUOut_DMMU1=0                                    Premise(F312)
	S265= CtrlALUOut_DMMU2=0                                    Premise(F313)
	S266= CtrlALUOut_WB=0                                       Premise(F314)
	S267= CtrlA_MEM=0                                           Premise(F315)
	S268= CtrlA_WB=0                                            Premise(F316)
	S269= CtrlB_MEM=0                                           Premise(F317)
	S270= CtrlB_WB=0                                            Premise(F318)
	S271= CtrlICache=0                                          Premise(F319)
	S272= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S112,S271)
	S273= CtrlIMMU=0                                            Premise(F320)
	S274= CtrlIR_DMMU1=0                                        Premise(F321)
	S275= CtrlIR_DMMU2=0                                        Premise(F322)
	S276= CtrlIR_EX=1                                           Premise(F323)
	S277= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S226,S276)
	S278= CtrlIR_ID=0                                           Premise(F324)
	S279= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S118,S278)
	S280= CtrlIR_IMMU=0                                         Premise(F325)
	S281= CtrlIR_MEM=0                                          Premise(F326)
	S282= CtrlIR_WB=0                                           Premise(F327)
	S283= CtrlGPR=0                                             Premise(F328)
	S284= GPR[rS]=a                                             GPR-Hold(S137,S283)
	S285= GPR[rT]=b                                             GPR-Hold(S138,S283)
	S286= CtrlIAddrReg=0                                        Premise(F329)
	S287= CtrlPC=0                                              Premise(F330)
	S288= CtrlPCInc=0                                           Premise(F331)
	S289= PC[CIA]=addr                                          PC-Hold(S127,S288)
	S290= PC[Out]=addr+4                                        PC-Hold(S126,S287,S288)
	S291= CtrlIMem=0                                            Premise(F332)
	S292= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S129,S291)
	S293= CtrlICacheReg=0                                       Premise(F333)
	S294= CtrlASIDIn=0                                          Premise(F334)
	S295= CtrlCP0=0                                             Premise(F335)
	S296= CP0[ASID]=pid                                         CP0-Hold(S133,S295)
	S297= CtrlEPCIn=0                                           Premise(F336)
	S298= CtrlExCodeIn=0                                        Premise(F337)
	S299= CtrlIRMux=0                                           Premise(F338)

EX	S300= A_EX.Out=FU(a)                                        A_EX-Out(S260)
	S301= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S260)
	S302= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S260)
	S303= B_EX.Out=FU(b)                                        B_EX-Out(S262)
	S304= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S262)
	S305= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S262)
	S306= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S277)
	S307= IR_EX.Out31_26=0                                      IR_EX-Out(S277)
	S308= IR_EX.Out25_21=rS                                     IR_EX-Out(S277)
	S309= IR_EX.Out20_16=rT                                     IR_EX-Out(S277)
	S310= IR_EX.Out15_11=rD                                     IR_EX-Out(S277)
	S311= IR_EX.Out10_6=0                                       IR_EX-Out(S277)
	S312= IR_EX.Out5_0=37                                       IR_EX-Out(S277)
	S313= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S279)
	S314= IR_ID.Out31_26=0                                      IR-Out(S279)
	S315= IR_ID.Out25_21=rS                                     IR-Out(S279)
	S316= IR_ID.Out20_16=rT                                     IR-Out(S279)
	S317= IR_ID.Out15_11=rD                                     IR-Out(S279)
	S318= IR_ID.Out10_6=0                                       IR-Out(S279)
	S319= IR_ID.Out5_0=37                                       IR-Out(S279)
	S320= PC.CIA=addr                                           PC-Out(S289)
	S321= PC.CIA31_28=addr[31:28]                               PC-Out(S289)
	S322= PC.Out=addr+4                                         PC-Out(S290)
	S323= CP0.ASID=pid                                          CP0-Read-ASID(S296)
	S324= A_EX.Out=>ALU.A                                       Premise(F339)
	S325= ALU.A=FU(a)                                           Path(S300,S324)
	S326= B_EX.Out=>ALU.B                                       Premise(F340)
	S327= ALU.B=FU(b)                                           Path(S303,S326)
	S328= ALU.Func=6'b000001                                    Premise(F341)
	S329= ALU.Out=FU(a)|FU(b)                                   ALU(S325,S327)
	S330= ALU.Out1_0={FU(a)|FU(b)}[1:0]                         ALU(S325,S327)
	S331= ALU.CMP=Compare0(FU(a)|FU(b))                         ALU(S325,S327)
	S332= ALU.OV=OverFlow(FU(a)|FU(b))                          ALU(S325,S327)
	S333= ALU.CA=Carry(FU(a)|FU(b))                             ALU(S325,S327)
	S334= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F342)
	S335= ALU.Out=>ALUOut_MEM.In                                Premise(F343)
	S336= ALUOut_MEM.In=FU(a)|FU(b)                             Path(S329,S335)
	S337= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F344)
	S338= FU.OutID1=>A_EX.In                                    Premise(F345)
	S339= A_MEM.Out=>A_WB.In                                    Premise(F346)
	S340= FU.OutID2=>B_EX.In                                    Premise(F347)
	S341= B_MEM.Out=>B_WB.In                                    Premise(F348)
	S342= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F349)
	S343= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F350)
	S344= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F351)
	S345= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F352)
	S346= FU.Bub_ID=>CU_ID.Bub                                  Premise(F353)
	S347= FU.Halt_ID=>CU_ID.Halt                                Premise(F354)
	S348= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F355)
	S349= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F356)
	S350= FU.Bub_IF=>CU_IF.Bub                                  Premise(F357)
	S351= FU.Halt_IF=>CU_IF.Halt                                Premise(F358)
	S352= ICache.Hit=>CU_IF.ICacheHit                           Premise(F359)
	S353= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F360)
	S354= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F361)
	S355= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F362)
	S356= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F363)
	S357= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F364)
	S358= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F365)
	S359= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F366)
	S360= ICache.Hit=>FU.ICacheHit                              Premise(F367)
	S361= IR_EX.Out=>FU.IR_EX                                   Premise(F368)
	S362= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S306,S361)
	S363= IR_ID.Out=>FU.IR_ID                                   Premise(F369)
	S364= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S313,S363)
	S365= IR_MEM.Out=>FU.IR_MEM                                 Premise(F370)
	S366= IR_WB.Out=>FU.IR_WB                                   Premise(F371)
	S367= ALU.Out=>FU.InEX                                      Premise(F372)
	S368= FU.InEX=FU(a)|FU(b)                                   Path(S329,S367)
	S369= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F373)
	S370= FU.InEX_WReg=rD                                       Path(S310,S369)
	S371= GPR.Rdata1=>FU.InID1                                  Premise(F374)
	S372= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F375)
	S373= FU.InID1_RReg=rS                                      Path(S315,S372)
	S374= GPR.Rdata2=>FU.InID2                                  Premise(F376)
	S375= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F377)
	S376= FU.InID2_RReg=rT                                      Path(S316,S375)
	S377= ALUOut_MEM.Out=>FU.InMEM                              Premise(F378)
	S378= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F379)
	S379= ALUOut_WB.Out=>FU.InWB                                Premise(F380)
	S380= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F381)
	S381= IR_ID.Out25_21=>GPR.RReg1                             Premise(F382)
	S382= GPR.RReg1=rS                                          Path(S315,S381)
	S383= GPR.Rdata1=a                                          GPR-Read(S382,S284)
	S384= FU.InID1=a                                            Path(S383,S371)
	S385= FU.OutID1=FU(a)                                       FU-Forward(S384)
	S386= A_EX.In=FU(a)                                         Path(S385,S338)
	S387= IR_ID.Out20_16=>GPR.RReg2                             Premise(F383)
	S388= GPR.RReg2=rT                                          Path(S316,S387)
	S389= GPR.Rdata2=b                                          GPR-Read(S388,S285)
	S390= FU.InID2=b                                            Path(S389,S374)
	S391= FU.OutID2=FU(b)                                       FU-Forward(S390)
	S392= B_EX.In=FU(b)                                         Path(S391,S340)
	S393= ALUOut_WB.Out=>GPR.WData                              Premise(F384)
	S394= IR_WB.Out15_11=>GPR.WReg                              Premise(F385)
	S395= IMMU.Addr=>IAddrReg.In                                Premise(F386)
	S396= PC.Out=>ICache.IEA                                    Premise(F387)
	S397= ICache.IEA=addr+4                                     Path(S322,S396)
	S398= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S397)
	S399= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S398,S352)
	S400= FU.ICacheHit=ICacheHit(addr+4)                        Path(S398,S360)
	S401= ICache.Out=>ICacheReg.In                              Premise(F388)
	S402= PC.Out=>IMMU.IEA                                      Premise(F389)
	S403= IMMU.IEA=addr+4                                       Path(S322,S402)
	S404= CP0.ASID=>IMMU.PID                                    Premise(F390)
	S405= IMMU.PID=pid                                          Path(S323,S404)
	S406= IMMU.Addr={pid,addr+4}                                IMMU-Search(S405,S403)
	S407= IAddrReg.In={pid,addr+4}                              Path(S406,S395)
	S408= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S405,S403)
	S409= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S408,S353)
	S410= IR_MEM.Out=>IR_DMMU1.In                               Premise(F391)
	S411= IR_ID.Out=>IR_EX.In                                   Premise(F392)
	S412= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S313,S411)
	S413= ICache.Out=>IR_ID.In                                  Premise(F393)
	S414= ICache.Out=>IR_IMMU.In                                Premise(F394)
	S415= IR_EX.Out=>IR_MEM.In                                  Premise(F395)
	S416= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S306,S415)
	S417= IR_MEM.Out=>IR_WB.In                                  Premise(F396)
	S418= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F397)
	S419= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F398)
	S420= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F399)
	S421= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F400)
	S422= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F401)
	S423= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F402)
	S424= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F403)
	S425= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F404)
	S426= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F405)
	S427= CU_EX.IRFunc1=rT                                      Path(S309,S426)
	S428= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F406)
	S429= CU_EX.IRFunc2=rS                                      Path(S308,S428)
	S430= IR_EX.Out31_26=>CU_EX.Op                              Premise(F407)
	S431= CU_EX.Op=0                                            Path(S307,S430)
	S432= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F408)
	S433= CU_EX.IRFunc=37                                       Path(S312,S432)
	S434= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F409)
	S435= CU_ID.IRFunc1=rT                                      Path(S316,S434)
	S436= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F410)
	S437= CU_ID.IRFunc2=rS                                      Path(S315,S436)
	S438= IR_ID.Out31_26=>CU_ID.Op                              Premise(F411)
	S439= CU_ID.Op=0                                            Path(S314,S438)
	S440= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F412)
	S441= CU_ID.IRFunc=37                                       Path(S319,S440)
	S442= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F413)
	S443= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F414)
	S444= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F415)
	S445= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F416)
	S446= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F417)
	S447= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F418)
	S448= IR_WB.Out31_26=>CU_WB.Op                              Premise(F419)
	S449= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F420)
	S450= CtrlA_EX=0                                            Premise(F421)
	S451= [A_EX]=FU(a)                                          A_EX-Hold(S260,S450)
	S452= CtrlB_EX=0                                            Premise(F422)
	S453= [B_EX]=FU(b)                                          B_EX-Hold(S262,S452)
	S454= CtrlALUOut_MEM=1                                      Premise(F423)
	S455= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Write(S336,S454)
	S456= CtrlALUOut_DMMU1=0                                    Premise(F424)
	S457= CtrlALUOut_DMMU2=0                                    Premise(F425)
	S458= CtrlALUOut_WB=0                                       Premise(F426)
	S459= CtrlA_MEM=0                                           Premise(F427)
	S460= CtrlA_WB=0                                            Premise(F428)
	S461= CtrlB_MEM=0                                           Premise(F429)
	S462= CtrlB_WB=0                                            Premise(F430)
	S463= CtrlICache=0                                          Premise(F431)
	S464= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S272,S463)
	S465= CtrlIMMU=0                                            Premise(F432)
	S466= CtrlIR_DMMU1=0                                        Premise(F433)
	S467= CtrlIR_DMMU2=0                                        Premise(F434)
	S468= CtrlIR_EX=0                                           Premise(F435)
	S469= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S277,S468)
	S470= CtrlIR_ID=0                                           Premise(F436)
	S471= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S279,S470)
	S472= CtrlIR_IMMU=0                                         Premise(F437)
	S473= CtrlIR_MEM=1                                          Premise(F438)
	S474= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Write(S416,S473)
	S475= CtrlIR_WB=0                                           Premise(F439)
	S476= CtrlGPR=0                                             Premise(F440)
	S477= GPR[rS]=a                                             GPR-Hold(S284,S476)
	S478= GPR[rT]=b                                             GPR-Hold(S285,S476)
	S479= CtrlIAddrReg=0                                        Premise(F441)
	S480= CtrlPC=0                                              Premise(F442)
	S481= CtrlPCInc=0                                           Premise(F443)
	S482= PC[CIA]=addr                                          PC-Hold(S289,S481)
	S483= PC[Out]=addr+4                                        PC-Hold(S290,S480,S481)
	S484= CtrlIMem=0                                            Premise(F444)
	S485= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S292,S484)
	S486= CtrlICacheReg=0                                       Premise(F445)
	S487= CtrlASIDIn=0                                          Premise(F446)
	S488= CtrlCP0=0                                             Premise(F447)
	S489= CP0[ASID]=pid                                         CP0-Hold(S296,S488)
	S490= CtrlEPCIn=0                                           Premise(F448)
	S491= CtrlExCodeIn=0                                        Premise(F449)
	S492= CtrlIRMux=0                                           Premise(F450)

MEM	S493= A_EX.Out=FU(a)                                        A_EX-Out(S451)
	S494= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S451)
	S495= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S451)
	S496= B_EX.Out=FU(b)                                        B_EX-Out(S453)
	S497= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S453)
	S498= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S453)
	S499= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S455)
	S500= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S455)
	S501= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S455)
	S502= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S469)
	S503= IR_EX.Out31_26=0                                      IR_EX-Out(S469)
	S504= IR_EX.Out25_21=rS                                     IR_EX-Out(S469)
	S505= IR_EX.Out20_16=rT                                     IR_EX-Out(S469)
	S506= IR_EX.Out15_11=rD                                     IR_EX-Out(S469)
	S507= IR_EX.Out10_6=0                                       IR_EX-Out(S469)
	S508= IR_EX.Out5_0=37                                       IR_EX-Out(S469)
	S509= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S471)
	S510= IR_ID.Out31_26=0                                      IR-Out(S471)
	S511= IR_ID.Out25_21=rS                                     IR-Out(S471)
	S512= IR_ID.Out20_16=rT                                     IR-Out(S471)
	S513= IR_ID.Out15_11=rD                                     IR-Out(S471)
	S514= IR_ID.Out10_6=0                                       IR-Out(S471)
	S515= IR_ID.Out5_0=37                                       IR-Out(S471)
	S516= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S474)
	S517= IR_MEM.Out31_26=0                                     IR_MEM-Out(S474)
	S518= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S474)
	S519= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S474)
	S520= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S474)
	S521= IR_MEM.Out10_6=0                                      IR_MEM-Out(S474)
	S522= IR_MEM.Out5_0=37                                      IR_MEM-Out(S474)
	S523= PC.CIA=addr                                           PC-Out(S482)
	S524= PC.CIA31_28=addr[31:28]                               PC-Out(S482)
	S525= PC.Out=addr+4                                         PC-Out(S483)
	S526= CP0.ASID=pid                                          CP0-Read-ASID(S489)
	S527= A_EX.Out=>ALU.A                                       Premise(F451)
	S528= ALU.A=FU(a)                                           Path(S493,S527)
	S529= B_EX.Out=>ALU.B                                       Premise(F452)
	S530= ALU.B=FU(b)                                           Path(S496,S529)
	S531= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F453)
	S532= ALUOut_DMMU1.In=FU(a)|FU(b)                           Path(S499,S531)
	S533= ALU.Out=>ALUOut_MEM.In                                Premise(F454)
	S534= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F455)
	S535= ALUOut_WB.In=FU(a)|FU(b)                              Path(S499,S534)
	S536= FU.OutID1=>A_EX.In                                    Premise(F456)
	S537= A_MEM.Out=>A_WB.In                                    Premise(F457)
	S538= FU.OutID2=>B_EX.In                                    Premise(F458)
	S539= B_MEM.Out=>B_WB.In                                    Premise(F459)
	S540= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F460)
	S541= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F461)
	S542= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F462)
	S543= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F463)
	S544= FU.Bub_ID=>CU_ID.Bub                                  Premise(F464)
	S545= FU.Halt_ID=>CU_ID.Halt                                Premise(F465)
	S546= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F466)
	S547= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F467)
	S548= FU.Bub_IF=>CU_IF.Bub                                  Premise(F468)
	S549= FU.Halt_IF=>CU_IF.Halt                                Premise(F469)
	S550= ICache.Hit=>CU_IF.ICacheHit                           Premise(F470)
	S551= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F471)
	S552= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F472)
	S553= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F473)
	S554= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F474)
	S555= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F475)
	S556= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F476)
	S557= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F477)
	S558= ICache.Hit=>FU.ICacheHit                              Premise(F478)
	S559= IR_EX.Out=>FU.IR_EX                                   Premise(F479)
	S560= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S502,S559)
	S561= IR_ID.Out=>FU.IR_ID                                   Premise(F480)
	S562= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S509,S561)
	S563= IR_MEM.Out=>FU.IR_MEM                                 Premise(F481)
	S564= FU.IR_MEM={0,rS,rT,rD,0,37}                           Path(S516,S563)
	S565= IR_WB.Out=>FU.IR_WB                                   Premise(F482)
	S566= ALU.Out=>FU.InEX                                      Premise(F483)
	S567= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F484)
	S568= FU.InEX_WReg=rD                                       Path(S506,S567)
	S569= GPR.Rdata1=>FU.InID1                                  Premise(F485)
	S570= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F486)
	S571= FU.InID1_RReg=rS                                      Path(S511,S570)
	S572= GPR.Rdata2=>FU.InID2                                  Premise(F487)
	S573= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F488)
	S574= FU.InID2_RReg=rT                                      Path(S512,S573)
	S575= ALUOut_MEM.Out=>FU.InMEM                              Premise(F489)
	S576= FU.InMEM=FU(a)|FU(b)                                  Path(S499,S575)
	S577= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F490)
	S578= FU.InMEM_WReg=rD                                      Path(S520,S577)
	S579= ALUOut_WB.Out=>FU.InWB                                Premise(F491)
	S580= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F492)
	S581= IR_ID.Out25_21=>GPR.RReg1                             Premise(F493)
	S582= GPR.RReg1=rS                                          Path(S511,S581)
	S583= GPR.Rdata1=a                                          GPR-Read(S582,S477)
	S584= FU.InID1=a                                            Path(S583,S569)
	S585= FU.OutID1=FU(a)                                       FU-Forward(S584)
	S586= A_EX.In=FU(a)                                         Path(S585,S536)
	S587= IR_ID.Out20_16=>GPR.RReg2                             Premise(F494)
	S588= GPR.RReg2=rT                                          Path(S512,S587)
	S589= GPR.Rdata2=b                                          GPR-Read(S588,S478)
	S590= FU.InID2=b                                            Path(S589,S572)
	S591= FU.OutID2=FU(b)                                       FU-Forward(S590)
	S592= B_EX.In=FU(b)                                         Path(S591,S538)
	S593= ALUOut_WB.Out=>GPR.WData                              Premise(F495)
	S594= IR_WB.Out15_11=>GPR.WReg                              Premise(F496)
	S595= IMMU.Addr=>IAddrReg.In                                Premise(F497)
	S596= PC.Out=>ICache.IEA                                    Premise(F498)
	S597= ICache.IEA=addr+4                                     Path(S525,S596)
	S598= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S597)
	S599= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S598,S550)
	S600= FU.ICacheHit=ICacheHit(addr+4)                        Path(S598,S558)
	S601= ICache.Out=>ICacheReg.In                              Premise(F499)
	S602= PC.Out=>IMMU.IEA                                      Premise(F500)
	S603= IMMU.IEA=addr+4                                       Path(S525,S602)
	S604= CP0.ASID=>IMMU.PID                                    Premise(F501)
	S605= IMMU.PID=pid                                          Path(S526,S604)
	S606= IMMU.Addr={pid,addr+4}                                IMMU-Search(S605,S603)
	S607= IAddrReg.In={pid,addr+4}                              Path(S606,S595)
	S608= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S605,S603)
	S609= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S608,S551)
	S610= IR_MEM.Out=>IR_DMMU1.In                               Premise(F502)
	S611= IR_DMMU1.In={0,rS,rT,rD,0,37}                         Path(S516,S610)
	S612= IR_ID.Out=>IR_EX.In                                   Premise(F503)
	S613= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S509,S612)
	S614= ICache.Out=>IR_ID.In                                  Premise(F504)
	S615= ICache.Out=>IR_IMMU.In                                Premise(F505)
	S616= IR_EX.Out=>IR_MEM.In                                  Premise(F506)
	S617= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S502,S616)
	S618= IR_MEM.Out=>IR_WB.In                                  Premise(F507)
	S619= IR_WB.In={0,rS,rT,rD,0,37}                            Path(S516,S618)
	S620= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F508)
	S621= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F509)
	S622= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F510)
	S623= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F511)
	S624= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F512)
	S625= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F513)
	S626= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F514)
	S627= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F515)
	S628= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F516)
	S629= CU_EX.IRFunc1=rT                                      Path(S505,S628)
	S630= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F517)
	S631= CU_EX.IRFunc2=rS                                      Path(S504,S630)
	S632= IR_EX.Out31_26=>CU_EX.Op                              Premise(F518)
	S633= CU_EX.Op=0                                            Path(S503,S632)
	S634= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F519)
	S635= CU_EX.IRFunc=37                                       Path(S508,S634)
	S636= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F520)
	S637= CU_ID.IRFunc1=rT                                      Path(S512,S636)
	S638= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F521)
	S639= CU_ID.IRFunc2=rS                                      Path(S511,S638)
	S640= IR_ID.Out31_26=>CU_ID.Op                              Premise(F522)
	S641= CU_ID.Op=0                                            Path(S510,S640)
	S642= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F523)
	S643= CU_ID.IRFunc=37                                       Path(S515,S642)
	S644= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F524)
	S645= CU_MEM.IRFunc1=rT                                     Path(S519,S644)
	S646= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F525)
	S647= CU_MEM.IRFunc2=rS                                     Path(S518,S646)
	S648= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F526)
	S649= CU_MEM.Op=0                                           Path(S517,S648)
	S650= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F527)
	S651= CU_MEM.IRFunc=37                                      Path(S522,S650)
	S652= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F528)
	S653= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F529)
	S654= IR_WB.Out31_26=>CU_WB.Op                              Premise(F530)
	S655= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F531)
	S656= CtrlA_EX=0                                            Premise(F532)
	S657= [A_EX]=FU(a)                                          A_EX-Hold(S451,S656)
	S658= CtrlB_EX=0                                            Premise(F533)
	S659= [B_EX]=FU(b)                                          B_EX-Hold(S453,S658)
	S660= CtrlALUOut_MEM=0                                      Premise(F534)
	S661= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S455,S660)
	S662= CtrlALUOut_DMMU1=1                                    Premise(F535)
	S663= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Write(S532,S662)
	S664= CtrlALUOut_DMMU2=0                                    Premise(F536)
	S665= CtrlALUOut_WB=1                                       Premise(F537)
	S666= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Write(S535,S665)
	S667= CtrlA_MEM=0                                           Premise(F538)
	S668= CtrlA_WB=1                                            Premise(F539)
	S669= CtrlB_MEM=0                                           Premise(F540)
	S670= CtrlB_WB=1                                            Premise(F541)
	S671= CtrlICache=0                                          Premise(F542)
	S672= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S464,S671)
	S673= CtrlIMMU=0                                            Premise(F543)
	S674= CtrlIR_DMMU1=1                                        Premise(F544)
	S675= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Write(S611,S674)
	S676= CtrlIR_DMMU2=0                                        Premise(F545)
	S677= CtrlIR_EX=0                                           Premise(F546)
	S678= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S469,S677)
	S679= CtrlIR_ID=0                                           Premise(F547)
	S680= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S471,S679)
	S681= CtrlIR_IMMU=0                                         Premise(F548)
	S682= CtrlIR_MEM=0                                          Premise(F549)
	S683= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S474,S682)
	S684= CtrlIR_WB=1                                           Premise(F550)
	S685= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Write(S619,S684)
	S686= CtrlGPR=0                                             Premise(F551)
	S687= GPR[rS]=a                                             GPR-Hold(S477,S686)
	S688= GPR[rT]=b                                             GPR-Hold(S478,S686)
	S689= CtrlIAddrReg=0                                        Premise(F552)
	S690= CtrlPC=0                                              Premise(F553)
	S691= CtrlPCInc=0                                           Premise(F554)
	S692= PC[CIA]=addr                                          PC-Hold(S482,S691)
	S693= PC[Out]=addr+4                                        PC-Hold(S483,S690,S691)
	S694= CtrlIMem=0                                            Premise(F555)
	S695= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S485,S694)
	S696= CtrlICacheReg=0                                       Premise(F556)
	S697= CtrlASIDIn=0                                          Premise(F557)
	S698= CtrlCP0=0                                             Premise(F558)
	S699= CP0[ASID]=pid                                         CP0-Hold(S489,S698)
	S700= CtrlEPCIn=0                                           Premise(F559)
	S701= CtrlExCodeIn=0                                        Premise(F560)
	S702= CtrlIRMux=0                                           Premise(F561)

WB	S703= A_EX.Out=FU(a)                                        A_EX-Out(S657)
	S704= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S657)
	S705= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S657)
	S706= B_EX.Out=FU(b)                                        B_EX-Out(S659)
	S707= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S659)
	S708= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S659)
	S709= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S661)
	S710= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S661)
	S711= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S661)
	S712= ALUOut_DMMU1.Out=FU(a)|FU(b)                          ALUOut_DMMU1-Out(S663)
	S713= ALUOut_DMMU1.Out1_0={FU(a)|FU(b)}[1:0]                ALUOut_DMMU1-Out(S663)
	S714= ALUOut_DMMU1.Out4_0={FU(a)|FU(b)}[4:0]                ALUOut_DMMU1-Out(S663)
	S715= ALUOut_WB.Out=FU(a)|FU(b)                             ALUOut_WB-Out(S666)
	S716= ALUOut_WB.Out1_0={FU(a)|FU(b)}[1:0]                   ALUOut_WB-Out(S666)
	S717= ALUOut_WB.Out4_0={FU(a)|FU(b)}[4:0]                   ALUOut_WB-Out(S666)
	S718= IR_DMMU1.Out={0,rS,rT,rD,0,37}                        IR_DMMU1-Out(S675)
	S719= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S675)
	S720= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S675)
	S721= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S675)
	S722= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S675)
	S723= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S675)
	S724= IR_DMMU1.Out5_0=37                                    IR_DMMU1-Out(S675)
	S725= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S678)
	S726= IR_EX.Out31_26=0                                      IR_EX-Out(S678)
	S727= IR_EX.Out25_21=rS                                     IR_EX-Out(S678)
	S728= IR_EX.Out20_16=rT                                     IR_EX-Out(S678)
	S729= IR_EX.Out15_11=rD                                     IR_EX-Out(S678)
	S730= IR_EX.Out10_6=0                                       IR_EX-Out(S678)
	S731= IR_EX.Out5_0=37                                       IR_EX-Out(S678)
	S732= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S680)
	S733= IR_ID.Out31_26=0                                      IR-Out(S680)
	S734= IR_ID.Out25_21=rS                                     IR-Out(S680)
	S735= IR_ID.Out20_16=rT                                     IR-Out(S680)
	S736= IR_ID.Out15_11=rD                                     IR-Out(S680)
	S737= IR_ID.Out10_6=0                                       IR-Out(S680)
	S738= IR_ID.Out5_0=37                                       IR-Out(S680)
	S739= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S683)
	S740= IR_MEM.Out31_26=0                                     IR_MEM-Out(S683)
	S741= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S683)
	S742= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S683)
	S743= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S683)
	S744= IR_MEM.Out10_6=0                                      IR_MEM-Out(S683)
	S745= IR_MEM.Out5_0=37                                      IR_MEM-Out(S683)
	S746= IR_WB.Out={0,rS,rT,rD,0,37}                           IR-Out(S685)
	S747= IR_WB.Out31_26=0                                      IR-Out(S685)
	S748= IR_WB.Out25_21=rS                                     IR-Out(S685)
	S749= IR_WB.Out20_16=rT                                     IR-Out(S685)
	S750= IR_WB.Out15_11=rD                                     IR-Out(S685)
	S751= IR_WB.Out10_6=0                                       IR-Out(S685)
	S752= IR_WB.Out5_0=37                                       IR-Out(S685)
	S753= PC.CIA=addr                                           PC-Out(S692)
	S754= PC.CIA31_28=addr[31:28]                               PC-Out(S692)
	S755= PC.Out=addr+4                                         PC-Out(S693)
	S756= CP0.ASID=pid                                          CP0-Read-ASID(S699)
	S757= A_EX.Out=>ALU.A                                       Premise(F784)
	S758= ALU.A=FU(a)                                           Path(S703,S757)
	S759= B_EX.Out=>ALU.B                                       Premise(F785)
	S760= ALU.B=FU(b)                                           Path(S706,S759)
	S761= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F786)
	S762= ALUOut_DMMU1.In=FU(a)|FU(b)                           Path(S709,S761)
	S763= ALU.Out=>ALUOut_MEM.In                                Premise(F787)
	S764= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F788)
	S765= ALUOut_WB.In=FU(a)|FU(b)                              Path(S709,S764)
	S766= FU.OutID1=>A_EX.In                                    Premise(F789)
	S767= A_MEM.Out=>A_WB.In                                    Premise(F790)
	S768= FU.OutID2=>B_EX.In                                    Premise(F791)
	S769= B_MEM.Out=>B_WB.In                                    Premise(F792)
	S770= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F793)
	S771= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F794)
	S772= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F795)
	S773= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F796)
	S774= FU.Bub_ID=>CU_ID.Bub                                  Premise(F797)
	S775= FU.Halt_ID=>CU_ID.Halt                                Premise(F798)
	S776= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F799)
	S777= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F800)
	S778= FU.Bub_IF=>CU_IF.Bub                                  Premise(F801)
	S779= FU.Halt_IF=>CU_IF.Halt                                Premise(F802)
	S780= ICache.Hit=>CU_IF.ICacheHit                           Premise(F803)
	S781= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F804)
	S782= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F805)
	S783= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F806)
	S784= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F807)
	S785= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F808)
	S786= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F809)
	S787= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F810)
	S788= ICache.Hit=>FU.ICacheHit                              Premise(F811)
	S789= IR_EX.Out=>FU.IR_EX                                   Premise(F812)
	S790= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S725,S789)
	S791= IR_ID.Out=>FU.IR_ID                                   Premise(F813)
	S792= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S732,S791)
	S793= IR_MEM.Out=>FU.IR_MEM                                 Premise(F814)
	S794= FU.IR_MEM={0,rS,rT,rD,0,37}                           Path(S739,S793)
	S795= IR_WB.Out=>FU.IR_WB                                   Premise(F815)
	S796= FU.IR_WB={0,rS,rT,rD,0,37}                            Path(S746,S795)
	S797= ALU.Out=>FU.InEX                                      Premise(F816)
	S798= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F817)
	S799= FU.InEX_WReg=rD                                       Path(S729,S798)
	S800= GPR.Rdata1=>FU.InID1                                  Premise(F818)
	S801= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F819)
	S802= FU.InID1_RReg=rS                                      Path(S734,S801)
	S803= GPR.Rdata2=>FU.InID2                                  Premise(F820)
	S804= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F821)
	S805= FU.InID2_RReg=rT                                      Path(S735,S804)
	S806= ALUOut_MEM.Out=>FU.InMEM                              Premise(F822)
	S807= FU.InMEM=FU(a)|FU(b)                                  Path(S709,S806)
	S808= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F823)
	S809= FU.InMEM_WReg=rD                                      Path(S743,S808)
	S810= ALUOut_WB.Out=>FU.InWB                                Premise(F824)
	S811= FU.InWB=FU(a)|FU(b)                                   Path(S715,S810)
	S812= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F825)
	S813= FU.InWB_WReg=rD                                       Path(S750,S812)
	S814= IR_ID.Out25_21=>GPR.RReg1                             Premise(F826)
	S815= GPR.RReg1=rS                                          Path(S734,S814)
	S816= GPR.Rdata1=a                                          GPR-Read(S815,S687)
	S817= FU.InID1=a                                            Path(S816,S800)
	S818= FU.OutID1=FU(a)                                       FU-Forward(S817)
	S819= A_EX.In=FU(a)                                         Path(S818,S766)
	S820= IR_ID.Out20_16=>GPR.RReg2                             Premise(F827)
	S821= GPR.RReg2=rT                                          Path(S735,S820)
	S822= GPR.Rdata2=b                                          GPR-Read(S821,S688)
	S823= FU.InID2=b                                            Path(S822,S803)
	S824= FU.OutID2=FU(b)                                       FU-Forward(S823)
	S825= B_EX.In=FU(b)                                         Path(S824,S768)
	S826= ALUOut_WB.Out=>GPR.WData                              Premise(F828)
	S827= GPR.WData=FU(a)|FU(b)                                 Path(S715,S826)
	S828= IR_WB.Out15_11=>GPR.WReg                              Premise(F829)
	S829= GPR.WReg=rD                                           Path(S750,S828)
	S830= IMMU.Addr=>IAddrReg.In                                Premise(F830)
	S831= PC.Out=>ICache.IEA                                    Premise(F831)
	S832= ICache.IEA=addr+4                                     Path(S755,S831)
	S833= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S832)
	S834= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S833,S780)
	S835= FU.ICacheHit=ICacheHit(addr+4)                        Path(S833,S788)
	S836= ICache.Out=>ICacheReg.In                              Premise(F832)
	S837= PC.Out=>IMMU.IEA                                      Premise(F833)
	S838= IMMU.IEA=addr+4                                       Path(S755,S837)
	S839= CP0.ASID=>IMMU.PID                                    Premise(F834)
	S840= IMMU.PID=pid                                          Path(S756,S839)
	S841= IMMU.Addr={pid,addr+4}                                IMMU-Search(S840,S838)
	S842= IAddrReg.In={pid,addr+4}                              Path(S841,S830)
	S843= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S840,S838)
	S844= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S843,S781)
	S845= IR_MEM.Out=>IR_DMMU1.In                               Premise(F835)
	S846= IR_DMMU1.In={0,rS,rT,rD,0,37}                         Path(S739,S845)
	S847= IR_ID.Out=>IR_EX.In                                   Premise(F836)
	S848= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S732,S847)
	S849= ICache.Out=>IR_ID.In                                  Premise(F837)
	S850= ICache.Out=>IR_IMMU.In                                Premise(F838)
	S851= IR_EX.Out=>IR_MEM.In                                  Premise(F839)
	S852= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S725,S851)
	S853= IR_MEM.Out=>IR_WB.In                                  Premise(F840)
	S854= IR_WB.In={0,rS,rT,rD,0,37}                            Path(S739,S853)
	S855= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F841)
	S856= CU_DMMU1.IRFunc1=rT                                   Path(S721,S855)
	S857= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F842)
	S858= CU_DMMU1.IRFunc2=rS                                   Path(S720,S857)
	S859= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F843)
	S860= CU_DMMU1.Op=0                                         Path(S719,S859)
	S861= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F844)
	S862= CU_DMMU1.IRFunc=37                                    Path(S724,S861)
	S863= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F845)
	S864= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F846)
	S865= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F847)
	S866= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F848)
	S867= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F849)
	S868= CU_EX.IRFunc1=rT                                      Path(S728,S867)
	S869= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F850)
	S870= CU_EX.IRFunc2=rS                                      Path(S727,S869)
	S871= IR_EX.Out31_26=>CU_EX.Op                              Premise(F851)
	S872= CU_EX.Op=0                                            Path(S726,S871)
	S873= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F852)
	S874= CU_EX.IRFunc=37                                       Path(S731,S873)
	S875= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F853)
	S876= CU_ID.IRFunc1=rT                                      Path(S735,S875)
	S877= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F854)
	S878= CU_ID.IRFunc2=rS                                      Path(S734,S877)
	S879= IR_ID.Out31_26=>CU_ID.Op                              Premise(F855)
	S880= CU_ID.Op=0                                            Path(S733,S879)
	S881= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F856)
	S882= CU_ID.IRFunc=37                                       Path(S738,S881)
	S883= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F857)
	S884= CU_MEM.IRFunc1=rT                                     Path(S742,S883)
	S885= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F858)
	S886= CU_MEM.IRFunc2=rS                                     Path(S741,S885)
	S887= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F859)
	S888= CU_MEM.Op=0                                           Path(S740,S887)
	S889= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F860)
	S890= CU_MEM.IRFunc=37                                      Path(S745,S889)
	S891= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F861)
	S892= CU_WB.IRFunc1=rT                                      Path(S749,S891)
	S893= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F862)
	S894= CU_WB.IRFunc2=rS                                      Path(S748,S893)
	S895= IR_WB.Out31_26=>CU_WB.Op                              Premise(F863)
	S896= CU_WB.Op=0                                            Path(S747,S895)
	S897= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F864)
	S898= CU_WB.IRFunc=37                                       Path(S752,S897)
	S899= CtrlA_EX=0                                            Premise(F865)
	S900= [A_EX]=FU(a)                                          A_EX-Hold(S657,S899)
	S901= CtrlB_EX=0                                            Premise(F866)
	S902= [B_EX]=FU(b)                                          B_EX-Hold(S659,S901)
	S903= CtrlALUOut_MEM=0                                      Premise(F867)
	S904= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S661,S903)
	S905= CtrlALUOut_DMMU1=0                                    Premise(F868)
	S906= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Hold(S663,S905)
	S907= CtrlALUOut_DMMU2=0                                    Premise(F869)
	S908= CtrlALUOut_WB=0                                       Premise(F870)
	S909= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Hold(S666,S908)
	S910= CtrlA_MEM=0                                           Premise(F871)
	S911= CtrlA_WB=0                                            Premise(F872)
	S912= CtrlB_MEM=0                                           Premise(F873)
	S913= CtrlB_WB=0                                            Premise(F874)
	S914= CtrlICache=0                                          Premise(F875)
	S915= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S672,S914)
	S916= CtrlIMMU=0                                            Premise(F876)
	S917= CtrlIR_DMMU1=0                                        Premise(F877)
	S918= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Hold(S675,S917)
	S919= CtrlIR_DMMU2=0                                        Premise(F878)
	S920= CtrlIR_EX=0                                           Premise(F879)
	S921= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S678,S920)
	S922= CtrlIR_ID=0                                           Premise(F880)
	S923= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S680,S922)
	S924= CtrlIR_IMMU=0                                         Premise(F881)
	S925= CtrlIR_MEM=0                                          Premise(F882)
	S926= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S683,S925)
	S927= CtrlIR_WB=0                                           Premise(F883)
	S928= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Hold(S685,S927)
	S929= CtrlGPR=1                                             Premise(F884)
	S930= GPR[rD]=FU(a)|FU(b)                                   GPR-Write(S829,S827,S929)
	S931= CtrlIAddrReg=0                                        Premise(F885)
	S932= CtrlPC=0                                              Premise(F886)
	S933= CtrlPCInc=0                                           Premise(F887)
	S934= PC[CIA]=addr                                          PC-Hold(S692,S933)
	S935= PC[Out]=addr+4                                        PC-Hold(S693,S932,S933)
	S936= CtrlIMem=0                                            Premise(F888)
	S937= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S695,S936)
	S938= CtrlICacheReg=0                                       Premise(F889)
	S939= CtrlASIDIn=0                                          Premise(F890)
	S940= CtrlCP0=0                                             Premise(F891)
	S941= CP0[ASID]=pid                                         CP0-Hold(S699,S940)
	S942= CtrlEPCIn=0                                           Premise(F892)
	S943= CtrlExCodeIn=0                                        Premise(F893)
	S944= CtrlIRMux=0                                           Premise(F894)

POST	S900= [A_EX]=FU(a)                                          A_EX-Hold(S657,S899)
	S902= [B_EX]=FU(b)                                          B_EX-Hold(S659,S901)
	S904= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S661,S903)
	S906= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Hold(S663,S905)
	S909= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Hold(S666,S908)
	S915= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S672,S914)
	S918= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Hold(S675,S917)
	S921= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S678,S920)
	S923= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S680,S922)
	S926= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S683,S925)
	S928= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Hold(S685,S927)
	S930= GPR[rD]=FU(a)|FU(b)                                   GPR-Write(S829,S827,S929)
	S934= PC[CIA]=addr                                          PC-Hold(S692,S933)
	S935= PC[Out]=addr+4                                        PC-Hold(S693,S932,S933)
	S937= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S695,S936)
	S941= CP0[ASID]=pid                                         CP0-Hold(S699,S940)

