git clone --depth 1 --no-tags https://github.com/ufukyill/Graduation-project-version-follow.git f:/verilog_sva_gh_scraper/data/full_repos/436575447
git clone --depth 1 --no-tags https://github.com/arunjeevaraj/sl_preceptron.git f:/verilog_sva_gh_scraper/data/full_repos/436796816
git clone --depth 1 --no-tags https://github.com/javiidiazglez/EC.git f:/verilog_sva_gh_scraper/data/full_repos/434011386
git clone --depth 1 --no-tags https://github.com/alxcode-x/Data_Path_Lopez_Francisco.git f:/verilog_sva_gh_scraper/data/full_repos/435365287
git clone --depth 1 --no-tags https://github.com/rdmeneze/verilog_studies.git f:/verilog_sva_gh_scraper/data/full_repos/435232295
git clone --depth 1 --no-tags https://github.com/lilei87/test.git f:/verilog_sva_gh_scraper/data/full_repos/435338006
git clone --depth 1 --no-tags https://github.com/kayak4665664/Hardware-experiments.git f:/verilog_sva_gh_scraper/data/full_repos/435877241
git clone --depth 1 --no-tags https://github.com/BrendanSherman/Vending-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/436533526
git clone --depth 1 --no-tags https://github.com/AlbaCM98/Equipo_9.git f:/verilog_sva_gh_scraper/data/full_repos/437158281
git clone --depth 1 --no-tags https://github.com/jplace111/Final-project.git f:/verilog_sva_gh_scraper/data/full_repos/439484360
git clone --depth 1 --no-tags https://github.com/PascalHacks/Aginstaller.git f:/verilog_sva_gh_scraper/data/full_repos/439370634
git clone --depth 1 --no-tags https://github.com/ryanpasculano/riscv_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/437966891
git clone --depth 1 --no-tags https://github.com/yuex1994/ILA_8051.git f:/verilog_sva_gh_scraper/data/full_repos/437956314
git clone --depth 1 --no-tags https://github.com/saenyakorn/2110363-HW-SYN-LAB-I.git f:/verilog_sva_gh_scraper/data/full_repos/438151761
git clone --depth 1 --no-tags https://github.com/ufukyill/Issue-submit.git f:/verilog_sva_gh_scraper/data/full_repos/442247902
git clone --depth 1 --no-tags https://github.com/suk05112/AlarmWithHBECombo.git f:/verilog_sva_gh_scraper/data/full_repos/442668484
git clone --depth 1 --no-tags https://github.com/Alex-Lin5/microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/443164291
git clone --depth 1 --no-tags https://github.com/GuillemCabo/asic_watch_mpw4.git f:/verilog_sva_gh_scraper/data/full_repos/443071821
git clone --depth 1 --no-tags https://github.com/james-fulton/ECE369_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/442321352
git clone --depth 1 --no-tags https://github.com/kowshikveduruparthi/kowshikveduruparthi.git f:/verilog_sva_gh_scraper/data/full_repos/442472031
git clone --depth 1 --no-tags https://github.com/Minture/xiedong.git f:/verilog_sva_gh_scraper/data/full_repos/433027796
git clone --depth 1 --no-tags https://github.com/KireGarciaM/verislots.git f:/verilog_sva_gh_scraper/data/full_repos/433560743
git clone --depth 1 --no-tags https://github.com/amithgopi/Pipelined-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/433329976
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo06-2021-2.git f:/verilog_sva_gh_scraper/data/full_repos/433841044
git clone --depth 1 --no-tags https://github.com/LucasLobo7/Projeto-logico-elevador.git f:/verilog_sva_gh_scraper/data/full_repos/433191062
git clone --depth 1 --no-tags https://github.com/NickBishop97/Verilog-VGA-Pong-Game.git f:/verilog_sva_gh_scraper/data/full_repos/433180265
git clone --depth 1 --no-tags https://github.com/AaranP/Lab_6.git f:/verilog_sva_gh_scraper/data/full_repos/433232870
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/axi_async.fifo_axi.git f:/verilog_sva_gh_scraper/data/full_repos/433313344
git clone --depth 1 --no-tags https://github.com/t-c-huang/varilog-prepare.git f:/verilog_sva_gh_scraper/data/full_repos/434036897
git clone --depth 1 --no-tags https://github.com/DangMinhTam382/CPU_SINGLE_CYCLE.git f:/verilog_sva_gh_scraper/data/full_repos/439051115
git clone --depth 1 --no-tags https://github.com/novaELLIAS/mediKitVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/441875827
git clone --depth 1 --no-tags https://github.com/AlexLassooij/RISC_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/442078137
git clone --depth 1 --no-tags https://github.com/FCHXWH/DRiLLS-Stable-Baselines3.git f:/verilog_sva_gh_scraper/data/full_repos/434881194
git clone --depth 1 --no-tags https://github.com/JoeyxSalazar/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/437642356
git clone --depth 1 --no-tags https://github.com/donn/Pathfinder.git f:/verilog_sva_gh_scraper/data/full_repos/440309542
git clone --depth 1 --no-tags https://github.com/godoyfelix132/FFT.git f:/verilog_sva_gh_scraper/data/full_repos/439788415
git clone --depth 1 --no-tags https://github.com/roman3017/caravel_mpw.git f:/verilog_sva_gh_scraper/data/full_repos/435108851
git clone --depth 1 --no-tags https://github.com/hfrk/aes128.git f:/verilog_sva_gh_scraper/data/full_repos/436420415
git clone --depth 1 --no-tags https://github.com/Flawlesse/SIMD_256bit_ALU_Flawlesse.git f:/verilog_sva_gh_scraper/data/full_repos/436344914
git clone --depth 1 --no-tags https://github.com/waarrk/FPGA_CoraZ7-07S.git f:/verilog_sva_gh_scraper/data/full_repos/436246278
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo04-2021-2.git f:/verilog_sva_gh_scraper/data/full_repos/433555272
git clone --depth 1 --no-tags https://github.com/DmitryZlobec/problems_012_019.git f:/verilog_sva_gh_scraper/data/full_repos/433698466
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo09-2021-2.git f:/verilog_sva_gh_scraper/data/full_repos/432800625
git clone --depth 1 --no-tags https://github.com/123swk123/some_examples.git f:/verilog_sva_gh_scraper/data/full_repos/432610429
git clone --depth 1 --no-tags https://github.com/TangentSplash/Advent-Of-Code-2021.git f:/verilog_sva_gh_scraper/data/full_repos/434013277
git clone --depth 1 --no-tags https://github.com/hxt516/RTL-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/436193193
git clone --depth 1 --no-tags https://github.com/qianchen-123/ptech.git f:/verilog_sva_gh_scraper/data/full_repos/434735363
git clone --depth 1 --no-tags https://github.com/r-vazquez/Equipo_4.git f:/verilog_sva_gh_scraper/data/full_repos/437072391
git clone --depth 1 --no-tags https://github.com/cwhaat/ECE260a_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/437085007
git clone --depth 1 --no-tags https://github.com/wickerwaka/ThickLines.git f:/verilog_sva_gh_scraper/data/full_repos/437701438
git clone --depth 1 --no-tags https://github.com/xiongdawei/MorseCodeReader.git f:/verilog_sva_gh_scraper/data/full_repos/435064654
git clone --depth 1 --no-tags https://github.com/om-campbell/ECE287-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/436380287
git clone --depth 1 --no-tags https://github.com/wzq1999/MIPS_PipelineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/435761815
git clone --depth 1 --no-tags https://github.com/floAfentaki/VGA-controller-for-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/435914753
git clone --depth 1 --no-tags https://github.com/amarjeet-saini/Blocks2-Design-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/434307100
git clone --depth 1 --no-tags https://github.com/floAfentaki/DecryptionMessageSystem.git f:/verilog_sva_gh_scraper/data/full_repos/435638697
git clone --depth 1 --no-tags https://github.com/wzawza123/my_digital_logic_project.git f:/verilog_sva_gh_scraper/data/full_repos/442313308
git clone --depth 1 --no-tags https://github.com/SXK96/learngit.git f:/verilog_sva_gh_scraper/data/full_repos/439011618
git clone --depth 1 --no-tags https://github.com/mathu-shiva/ECE241-Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/440040162
git clone --depth 1 --no-tags https://github.com/NimaSamadi007/fp_adder.git f:/verilog_sva_gh_scraper/data/full_repos/434111976
git clone --depth 1 --no-tags https://github.com/xw1216/MIPS40-CPUDynamicPipe.git f:/verilog_sva_gh_scraper/data/full_repos/435418388
git clone --depth 1 --no-tags https://github.com/wokwi/silife.git f:/verilog_sva_gh_scraper/data/full_repos/434322678
git clone --depth 1 --no-tags https://github.com/RolandoAraujo/MIPS_MULTI_ARAUJO_ROLANDO.git f:/verilog_sva_gh_scraper/data/full_repos/435306717
git clone --depth 1 --no-tags https://github.com/Joyonclear/Systolic_array.git f:/verilog_sva_gh_scraper/data/full_repos/434644981
git clone --depth 1 --no-tags https://github.com/Mo-DuQian/Sample-CPU-main.git f:/verilog_sva_gh_scraper/data/full_repos/439770530
git clone --depth 1 --no-tags https://github.com/dukmu/verilog_ln.git f:/verilog_sva_gh_scraper/data/full_repos/439620301
git clone --depth 1 --no-tags https://github.com/Dhyey-Thummar/NoC-implementation-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/439640162
git clone --depth 1 --no-tags https://github.com/andres-alcala-gtz/mips.git f:/verilog_sva_gh_scraper/data/full_repos/442220490
git clone --depth 1 --no-tags https://github.com/codefair114/UFCache.git f:/verilog_sva_gh_scraper/data/full_repos/441656199
git clone --depth 1 --no-tags https://github.com/elvislzy/4-stage-rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/442574416
git clone --depth 1 --no-tags https://github.com/vinniegnsb/rv32i-softcore.git f:/verilog_sva_gh_scraper/data/full_repos/443208540
git clone --depth 1 --no-tags https://github.com/LacasaDepappel/LAB5.git f:/verilog_sva_gh_scraper/data/full_repos/443281165
git clone --depth 1 --no-tags https://github.com/yuhanqin/out-of-order-processor-for-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/441083708
git clone --depth 1 --no-tags https://github.com/Siri227/major_project_GRU.git f:/verilog_sva_gh_scraper/data/full_repos/439242338
git clone --depth 1 --no-tags https://github.com/Cooksen/simple-32bit-alu.git f:/verilog_sva_gh_scraper/data/full_repos/440089761
git clone --depth 1 --no-tags https://github.com/SebastianLievano/morseEncoder.git f:/verilog_sva_gh_scraper/data/full_repos/440096078
git clone --depth 1 --no-tags https://github.com/mbalestrini/caravel_timing_analysis.git f:/verilog_sva_gh_scraper/data/full_repos/440290407
git clone --depth 1 --no-tags https://github.com/Niveddita/Fire-Alarm-System.git f:/verilog_sva_gh_scraper/data/full_repos/441136228
git clone --depth 1 --no-tags https://github.com/lulu9312/updown_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/441858591
git clone --depth 1 --no-tags https://github.com/mbinte/Avalon_Slave_interface.git f:/verilog_sva_gh_scraper/data/full_repos/435970626
git clone --depth 1 --no-tags https://github.com/victormanuel7/MIPS_Multi_Sandoval_Victor.git f:/verilog_sva_gh_scraper/data/full_repos/435372613
git clone --depth 1 --no-tags https://github.com/adhilartz/my_fgpa.git f:/verilog_sva_gh_scraper/data/full_repos/438952319
git clone --depth 1 --no-tags https://github.com/dlleonardo/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/438686030
git clone --depth 1 --no-tags https://github.com/yuzeng2333/ILA_Pico.git f:/verilog_sva_gh_scraper/data/full_repos/437997237
git clone --depth 1 --no-tags https://github.com/Kerryzhaotheman/ELEC4320_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/438390915
git clone --depth 1 --no-tags https://github.com/Wankanda-143/Hardware-Implementation-of-AES-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/439565880
git clone --depth 1 --no-tags https://github.com/nicoladilillo/Testing-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/439560269
git clone --depth 1 --no-tags https://github.com/jplace111/Lab-8.git f:/verilog_sva_gh_scraper/data/full_repos/439405997
git clone --depth 1 --no-tags https://github.com/gb6612/risc4b.git f:/verilog_sva_gh_scraper/data/full_repos/439583675
git clone --depth 1 --no-tags https://github.com/godoyfelix132/Verilog_Codes_2.git f:/verilog_sva_gh_scraper/data/full_repos/439798086
git clone --depth 1 --no-tags https://github.com/SeungjaeLim/EE303_Digital_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/441812907
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab04-2021-2-grupo09-2021-2-1.git f:/verilog_sva_gh_scraper/data/full_repos/442034724
git clone --depth 1 --no-tags https://github.com/Billkyriaf/Digital_Hardware_Systems_1.git f:/verilog_sva_gh_scraper/data/full_repos/441958197
git clone --depth 1 --no-tags https://github.com/Hafeezizaz/Smart-car-parking-management-system.git f:/verilog_sva_gh_scraper/data/full_repos/442725696
git clone --depth 1 --no-tags https://github.com/yuvalbraun/LIVIPS.git f:/verilog_sva_gh_scraper/data/full_repos/442443356
git clone --depth 1 --no-tags https://github.com/febz012/Pick-and-place-Bot.git f:/verilog_sva_gh_scraper/data/full_repos/443304586
git clone --depth 1 --no-tags https://github.com/jangddol/KUCMB_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/443278434
git clone --depth 1 --no-tags https://github.com/Diyarmo/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/434716099
git clone --depth 1 --no-tags https://github.com/VARZero/cpu-2wayOoO.git f:/verilog_sva_gh_scraper/data/full_repos/434771129
git clone --depth 1 --no-tags https://github.com/JordanUFlores/MIPS_MULTI_Ulloa_Jordan.git f:/verilog_sva_gh_scraper/data/full_repos/434699616
