
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010148                       # Number of seconds simulated
sim_ticks                                 10147735449                       # Number of ticks simulated
final_tick                               536334720213                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 206047                       # Simulator instruction rate (inst/s)
host_op_rate                                   257407                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 256267                       # Simulator tick rate (ticks/s)
host_mem_usage                               67337248                       # Number of bytes of host memory used
host_seconds                                 39598.30                       # Real time elapsed on the host
sim_insts                                  8159119421                       # Number of instructions simulated
sim_ops                                   10192893973                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       102400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       166400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       168960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       294272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       102272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       294912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       165632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       295296                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1625728                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       676864                       # Number of bytes written to this memory
system.physmem.bytes_written::total            676864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          800                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1300                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1320                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2299                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          799                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2304                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1294                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2307                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12701                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5288                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5288                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       454091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10090921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       428864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16397747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       428864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16650020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       441478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28998785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       454091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10078308                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       416251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     29061853                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       428864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16322065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       454091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     29099694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               160205990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       454091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       428864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       428864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       441478                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       454091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       416251                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       428864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       454091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3506595                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          66700990                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               66700990                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          66700990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       454091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10090921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       428864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16397747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       428864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16650020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       441478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28998785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       454091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10078308                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       416251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     29061853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       428864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16322065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       454091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     29099694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              226906980                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24335098                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212258                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841961                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202874                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       847592                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808792                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237542                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9487                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19233374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12132141                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212258                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046334                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528789                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         566125                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        597524                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1196361                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22721092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.656380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.032346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20192303     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154941      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195557      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          310201      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130231      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168706      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195391      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89886      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1283876      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22721092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090908                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498545                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19120405                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       721694                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516625                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1245                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        361121                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336476                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14830767                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1599                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        361121                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19140253                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          61923                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       605303                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497945                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54543                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14739128                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7763                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37955                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20580649                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68536481                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68536481                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3392599                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3572                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1866                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           192504                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721250                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7914                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164022                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14385554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13791671                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        13810                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1766416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3606848                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          142                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22721092                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.606999                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327836                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16877711     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2664793     11.73%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089678      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611078      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826711      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255234      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250644      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134534      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10709      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22721092                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94402     78.78%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13082     10.92%     89.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12347     10.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11617909     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188408      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264957      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718692      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13791671                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.566740                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             119831                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008689                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50438075                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16155644                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13429076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13911502                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9985                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       265902                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11029                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        361121                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47094                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6050                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14389148                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11085                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383244                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721250                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1867                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119420                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114645                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       234065                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13549188                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243753                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242483                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962350                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915449                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718597                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.556776                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13429176                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13429076                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8046765                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21614927                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.551840                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372278                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2066837                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204379                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22359971                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.551090                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371301                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17142909     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2644729     11.83%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960284      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       478167      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       436945      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183366      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       182001      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86618      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       244952      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22359971                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       244952                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36504134                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29139535                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1614006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.433509                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.433509                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.410929                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.410929                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60962193                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18763711                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13713386                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                24335098                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1988416                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1630823                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       197163                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       836494                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          777144                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          204373                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8945                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19044049                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11304117                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1988416                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       981517                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2486688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         556729                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        550127                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1174189                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       195558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22437305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19950617     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          268372      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          313353      1.40%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          172217      0.77%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          195762      0.87%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          109324      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           74742      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          191922      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1160996      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22437305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081710                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464519                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18886383                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       711068                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2465436                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        20047                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        354369                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       322120                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2072                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13795550                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10758                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        354369                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18917152                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         234732                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       391319                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2455934                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        83797                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13786503                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         20201                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        39689                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19169633                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     64194244                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     64194244                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16380275                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2789351                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3619                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2021                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           227393                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1316175                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       717163                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18044                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       157390                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13764843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13017688                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17116                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1700751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3927106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          409                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22437305                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580181                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269616                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16949131     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2210504      9.85%     85.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1186266      5.29%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       819779      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       716850      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       364220      1.62%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        90019      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57587      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42949      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22437305                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3281     11.77%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         11737     42.11%     53.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12857     46.12%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10897366     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203267      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1596      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1203981      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       711478      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13017688                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534935                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              27875                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002141                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     48517672                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15469358                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12799983                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13045563                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        32568                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       230372                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        14564                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          798                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        354369                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         189538                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13143                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13768497                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         2977                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1316175                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       717163                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2020                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9328                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114322                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110081                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224403                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12822513                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1130486                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       195175                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1841749                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1795102                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            711263                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526914                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12800304                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12799983                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7610544                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19918958                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525989                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382075                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9620212                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11803155                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1965511                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198121                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22082936                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534492                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.353088                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17260245     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2236633     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       936722      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       563022      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       390484      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       252344      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       130998      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       105536      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       206952      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22082936                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9620212                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11803155                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1788399                       # Number of memory references committed
system.switch_cpus1.commit.loads              1085800                       # Number of loads committed
system.switch_cpus1.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1689318                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10641037                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       240187                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       206952                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35644585                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27891723                       # The number of ROB writes
system.switch_cpus1.timesIdled                 293116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1897793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9620212                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11803155                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9620212                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.529580                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.529580                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395323                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395323                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        57852252                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17769611                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12879901                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3214                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                24335098                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1990619                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1631387                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       196668                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       836482                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          777942                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          204637                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8878                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19031765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11317178                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1990619                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       982579                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2489672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         557343                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        555020                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1173552                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       195044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22434027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.968682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19944355     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          269724      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          311062      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          172307      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          197426      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          109107      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           74895      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          192583      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1162568      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22434027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081800                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.465056                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        18875470                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       714599                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2468689                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19763                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        355504                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       323779                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2067                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13816174                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10788                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        355504                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18905765                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         237882                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       392709                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2459303                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        82862                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13806944                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         20242                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        39314                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19186896                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64290302                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64290302                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16379410                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2807456                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3614                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2014                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           224225                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1321089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       718808                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        18480                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       158898                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13784950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13031793                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18383                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1720464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3971679                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          398                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22434027                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580894                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270586                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16944171     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2207945      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1187340      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       819670      3.65%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       717829      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       367001      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        89573      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        57585      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        42913      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22434027                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3274     11.52%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         12283     43.24%     54.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12851     45.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10906466     83.69%     83.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       203400      1.56%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1596      0.01%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1207228      9.26%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       713103      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13031793                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.535514                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              28408                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002180                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     48544401                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15509160                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12811987                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13060201                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        32880                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       235344                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        16235                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          798                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        355504                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         192116                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13195                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13788592                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         4176                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1321089                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       718808                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2009                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       113749                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       110306                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       224055                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12836491                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1132448                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       195299                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1845340                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1796506                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            712892                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527489                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12812261                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12811987                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7613669                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19941322                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526482                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381804                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9619715                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11802545                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1986205                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       197620                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22078522                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.353414                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17257308     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2235047     10.12%     88.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       937192      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       562800      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       390146      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       252239      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       131021      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       105343      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       207426      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22078522                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9619715                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11802545                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1788315                       # Number of memory references committed
system.switch_cpus2.commit.loads              1085742                       # Number of loads committed
system.switch_cpus2.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1689218                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10640505                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       240179                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       207426                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35659781                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27933047                       # The number of ROB writes
system.switch_cpus2.timesIdled                 293057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1901071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9619715                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11802545                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9619715                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.529711                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.529711                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.395302                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.395302                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        57908773                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17780338                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12894532                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3214                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                24335098                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1899889                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1713534                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       102215                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       857541                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          678420                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          104826                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4540                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20171323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11964445                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1899889                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       783246                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2365088                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         318566                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        416953                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1160126                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       102635                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23167190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.934674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20802102     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           84099      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          172309      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           72171      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          392412      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          350003      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           68616      0.30%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          142121      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1083357      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23167190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078072                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491654                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20061663                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       528040                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2356488                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         7409                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        213585                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       167301                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14029670                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1451                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        213585                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20082336                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         360715                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       102991                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2344260                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        63298                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14021806                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         26349                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        23335                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          441                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     16470507                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     66046697                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     66046697                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     14593351                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         1877150                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1633                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          828                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           162048                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3309365                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1673747                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        15379                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        81030                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13992873                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1637                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13460060                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7034                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1075769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      2560126                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23167190                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580997                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.378557                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18387169     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1428502      6.17%     85.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1177628      5.08%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       506349      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       643464      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       623980      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       354781      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        27723      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        17594      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23167190                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          33858     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        265823     86.48%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         7691      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8445038     62.74%     62.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       117547      0.87%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3227146     23.98%     87.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1669525     12.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13460060                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.553113                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             307372                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022836                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     50401716                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15070629                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13344675                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13767432                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        24752                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       129659                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11379                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1192                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        213585                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         326282                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        16570                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13994517                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3309365                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1673747                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          829                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        59173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        59926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       119099                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13365527                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3216230                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        94533                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             4885540                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1750252                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1669310                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549228                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13345190                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13344675                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7209328                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14199601                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.548372                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507713                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10832055                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12729018                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1266557                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       104246                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22953605                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.554554                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378196                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18339678     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1681739      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       789878      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       781672      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       212060      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       909993      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        67358      0.29%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        49662      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       121565      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22953605                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10832055                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12729018                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               4842066                       # Number of memory references committed
system.switch_cpus3.commit.loads              3179703                       # Number of loads committed
system.switch_cpus3.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1680433                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11319441                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       123178                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       121565                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36827589                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28204781                       # The number of ROB writes
system.switch_cpus3.timesIdled                 444568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1167908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10832055                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12729018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10832055                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.246582                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.246582                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.445121                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.445121                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66077407                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       15502687                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       16706575                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1616                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                24335098                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2212306                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1841881                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       202935                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       846909                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          807893                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          237767                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9460                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19234067                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12132592                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2212306                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1045660                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2528053                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         566472                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        598788                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1196238                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       193901                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22722604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.656365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.032433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20194551     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          154990      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          194457      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          309591      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          130704      0.58%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          168845      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          195411      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           90297      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1283758      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22722604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090910                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498564                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19121274                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       722766                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2515912                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1240                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        361410                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       336609                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          286                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14831409                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1645                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        361410                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19141331                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          61758                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       606539                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2497015                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        54547                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14738707                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          7801                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        37907                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20579988                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     68534491                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     68534491                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17186979                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3393001                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3557                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1851                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           193749                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1383066                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       721167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8012                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       164775                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14386816                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3573                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13792920                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        13707                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1768422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3609522                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          128                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22722604                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607013                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.327882                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16878718     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2665290     11.73%     86.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1089544      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       610807      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       827121      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       255211      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       250505      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       134712      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        10696      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22722604                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          94326     78.74%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13114     10.95%     89.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12348     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11618754     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       188393      1.37%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1265353      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       718715      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13792920                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.566791                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             119788                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008685                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50441939                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16158897                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13429750                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13912708                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10134                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       265783                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10980                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        361410                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          46995                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6060                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14390393                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        10854                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1383066                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       721167                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1852                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       118968                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       114833                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       233801                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13550336                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1244017                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       242584                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1962628                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1915502                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            718611                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.556823                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13429858                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13429750                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8046290                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         21615654                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.551868                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372244                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9999403                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12321626                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2068818                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       204433                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22361194                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.551027                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.371231                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17144367     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2644627     11.83%     88.50% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       960330      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       477966      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       437093      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       183363      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       181905      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        86520      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       245023      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22361194                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9999403                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12321626                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1827466                       # Number of memory references committed
system.switch_cpus4.commit.loads              1117279                       # Number of loads committed
system.switch_cpus4.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1785840                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11093615                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       254446                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       245023                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36506537                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29142318                       # The number of ROB writes
system.switch_cpus4.timesIdled                 294066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1612494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9999403                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12321626                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9999403                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.433655                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.433655                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.410905                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.410905                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60965727                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18765193                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13713670                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                24335098                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1904052                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1717412                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       101829                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       713120                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          677926                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          105023                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4507                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20170609                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11986600                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1904052                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       782949                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2368578                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         319343                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        421362                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1159826                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       102231                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23175570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.606841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.936286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20806992     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           84116      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          172814      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           72116      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          392700      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          349735      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           67978      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          142492      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1086627      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23175570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078243                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.492564                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20060692                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       532750                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2359885                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7451                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        214787                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       167627                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14055173                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1413                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        214787                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20081853                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         364766                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       103195                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2347162                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        63802                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14046969                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         26213                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        23609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          263                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     16502756                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66160859                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66160859                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     14612214                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1890522                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1637                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          831                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           164977                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3311554                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1674417                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        15370                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        81359                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14017181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13473498                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7167                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1091353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2613862                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23175570                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581366                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.379276                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18394573     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1425822      6.15%     85.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1177876      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       506891      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       644980      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       624341      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       355616      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        27838      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        17633      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23175570                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          34125     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        265981     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7702      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8455558     62.76%     62.76% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       117863      0.87%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          806      0.01%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3228818     23.96%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1670453     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13473498                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.553665                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             307808                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022845                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50437540                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15110522                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13357627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13781306                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        24632                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       129552                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10760                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1191                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        214787                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         330437                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        16956                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14018833                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3311554                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1674417                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          831                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         11581                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        58572                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        60381                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       118953                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13378629                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3217536                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        94868                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             4887817                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1752008                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1670281                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549767                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13358135                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13357627                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7215055                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14219069                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.548904                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507421                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10844241                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12743614                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1276397                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       103833                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22960783                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.555017                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378868                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18342727     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1682519      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       790660      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       782498      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       212442      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       910781      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        67537      0.29%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        49566      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       122053      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22960783                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10844241                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12743614                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4845659                       # Number of memory references committed
system.switch_cpus5.commit.loads              3182002                       # Number of loads committed
system.switch_cpus5.commit.membars                810                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1682456                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11332490                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       123394                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       122053                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36858715                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28254856                       # The number of ROB writes
system.switch_cpus5.timesIdled                 444140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1159528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10844241                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12743614                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10844241                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.244057                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.244057                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445621                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445621                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        66135035                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       15520290                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       16730642                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1620                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24335098                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1989929                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1632075                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       197076                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       836303                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          776730                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          204411                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8947                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19040573                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11312471                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1989929                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       981141                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2487772                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         557932                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        549839                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1174002                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       195521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22435934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.968075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19948162     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          268635      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          312675      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          171918      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          196322      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          108910      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           74717      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          192325      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1162270      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22435934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081772                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464862                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18883443                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       710290                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2466116                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        20398                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        355685                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       322459                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2065                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13806396                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        10673                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        355685                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18914211                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         244836                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       380032                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2456881                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        84287                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13797650                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         20327                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        39863                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19181710                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     64245351                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     64245351                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16377354                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2804337                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3559                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1963                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           228190                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1318119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       717529                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        18340                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       157851                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13776207                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13023012                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        17619                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1712969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3959971                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          349                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22435934                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580453                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270077                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16947605     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2209222      9.85%     85.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1186898      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       818768      3.65%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       717547      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       365157      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        90328      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        57523      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        42886      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22435934                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3293     11.76%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         11841     42.30%     54.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12861     45.94%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10901399     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       203342      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1595      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1204891      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       711785      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13023012                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535153                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              27995                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002150                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     48527568                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15492878                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12804008                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13051007                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        32765                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       232534                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        15082                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          798                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        355685                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         199111                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13425                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13779795                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         2006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1318119                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       717529                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1960                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          138                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       114099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       110378                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       224477                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12827151                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1130998                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       195857                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1842554                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1795114                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            711556                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527105                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12804334                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12804008                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7611540                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19928954                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526154                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381934                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9618468                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11800954                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1979055                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3217                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       198023                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22080249                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534457                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.353104                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17258736     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2235939     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       936830      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       562411      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       390375      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       252404      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       131269      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       105292      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       206993      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22080249                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9618468                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11800954                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1788019                       # Number of memory references committed
system.switch_cpus6.commit.loads              1085572                       # Number of loads committed
system.switch_cpus6.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1688973                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10639058                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       240135                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       206993                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35653200                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27915738                       # The number of ROB writes
system.switch_cpus6.timesIdled                 293163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1899164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9618468                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11800954                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9618468                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.530039                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.530039                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395251                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395251                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        57871713                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17773365                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12888510                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3212                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                24335098                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1900653                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1714114                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       102163                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       846497                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          678286                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          105126                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4501                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20167560                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11966899                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1900653                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       783412                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2365842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         319378                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        417387                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1159964                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       102596                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23165466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.935042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20799624     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           84327      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          172668      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           71939      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          392589      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          350009      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           68227      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          141816      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1084267      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23165466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078103                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491755                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20057963                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       528500                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2357167                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         7396                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        214435                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       167487                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14033077                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1446                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        214435                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20078898                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         360792                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       103011                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2344586                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        63739                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14024980                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         26144                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        23448                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          711                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     16476184                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     66059927                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     66059927                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     14589194                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         1886978                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1635                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          829                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           164207                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3308680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1673060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        15338                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        81338                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13995350                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1639                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13458639                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7040                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1084802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      2578220                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23165466                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580979                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.378616                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18386096     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1428071      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1177842      5.08%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       506524      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       643237      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       623106      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       355001      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        27884      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        17705      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23165466                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          34200     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        265619     86.38%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         7680      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8445490     62.75%     62.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       117583      0.87%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3225887     23.97%     87.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1668875     12.40%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13458639                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.553055                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             307499                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022848                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50397283                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15082146                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13342771                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13766138                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        24786                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       130777                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11597                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1193                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        214435                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         326323                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        16732                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13997004                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3308680                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1673060                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          831                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         11379                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        58951                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        60351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       119302                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13363607                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3214969                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        95032                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             4883636                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1750149                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1668667                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.549150                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13343261                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13342771                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7207726                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14197257                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.548293                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507684                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10828082                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12724502                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1273609                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       104200                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22951031                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554420                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378047                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18338817     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1680966      7.32%     87.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       789752      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       781279      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       212006      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       909571      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        67652      0.29%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        49500      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       121488      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22951031                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10828082                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12724502                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               4839359                       # Number of memory references committed
system.switch_cpus7.commit.loads              3177896                       # Number of loads committed
system.switch_cpus7.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1679890                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11315468                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       123178                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       121488                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36827628                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28210703                       # The number of ROB writes
system.switch_cpus7.timesIdled                 444524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1169632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10828082                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12724502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10828082                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.247406                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.247406                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.444957                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.444957                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        66065430                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       15501529                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       16707137                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1616                       # number of misc regfile writes
system.l2.replacements                          12700                       # number of replacements
system.l2.tagsinuse                      32764.930423                       # Cycle average of tags in use
system.l2.total_refs                          2515659                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45467                       # Sample count of references to valid blocks.
system.l2.avg_refs                          55.329338                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           440.051933                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     31.326680                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    387.121021                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.594008                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    585.686839                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     28.744369                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    599.833370                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     26.166499                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1108.441363                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     32.300020                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    386.997421                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     24.502135                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1117.789455                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     28.363143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    586.219543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     25.007775                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1112.218943                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1907.939324                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3256.086903                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3190.457745                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4227.739308                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1934.617774                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4196.958973                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3253.925713                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4247.840166                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013429                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000956                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.011814                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000873                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.017874                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000877                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.018305                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000799                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.033827                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000986                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.011810                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000748                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.034112                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000866                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.017890                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000763                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.033942                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.058226                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.099368                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.097365                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.129020                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.059040                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.128081                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.099302                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.129634                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999906                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2802                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3950                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3929                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         5393                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2816                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5392                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         3956                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         5393                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   33641                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15368                       # number of Writeback hits
system.l2.Writeback_hits::total                 15368                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    96                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2819                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3965                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3944                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5399                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2832                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5398                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3971                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         5399                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33737                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2819                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3965                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3944                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5399                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2832                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5398                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3971                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         5399                       # number of overall hits
system.l2.overall_hits::total                   33737                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          800                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1298                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1318                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2299                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          799                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2304                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1292                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2307                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12695                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          800                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1300                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1320                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2299                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          799                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1294                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2307                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12701                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          800                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1300                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1320                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2299                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          799                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2304                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1294                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2307                       # number of overall misses
system.l2.overall_misses::total                 12701                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5704241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    121393447                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5186058                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    195887620                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5180355                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    199841657                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5422991                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    350012836                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5401951                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    120815258                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5112072                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    349515299                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4936364                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    194484841                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5483676                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    350863943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1925242609                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       314734                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       275967                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       279333                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        870034                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5704241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    121393447                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5186058                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    196202354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5180355                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    200117624                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5422991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    350012836                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5401951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    120815258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5112072                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    349515299                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4936364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    194764174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5483676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    350863943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1926112643                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5704241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    121393447                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5186058                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    196202354                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5180355                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    200117624                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5422991                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    350012836                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5401951                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    120815258                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5112072                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    349515299                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4936364                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    194764174                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5483676                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    350863943                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1926112643                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3602                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5248                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5247                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         7692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5248                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         7700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               46336                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15368                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15368                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               102                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3619                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5265                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         5264                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         7698                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3631                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7702                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5265                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         7706                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46438                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3619                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5265                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         5264                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         7698                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3631                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7702                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5265                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         7706                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46438                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.222099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.247332                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.251191                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.298882                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.221024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.299376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.246189                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.299610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.273977                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.058824                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.221056                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.246914                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.250760                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.298649                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.220050                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.299143                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.245774                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.299377                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.273504                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.221056                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.246914                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.250760                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.298649                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.220050                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.299143                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.245774                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.299377                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.273504                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 158451.138889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151741.808750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152531.117647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150914.961479                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152363.382353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151624.929439                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 154942.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152245.687690                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150054.194444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151208.082603                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154911.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151699.348524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 145187.176471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150530.062693                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152324.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152086.667967                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151653.612367                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       157367                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 137983.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 139666.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145005.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 158451.138889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151741.808750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152531.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150924.887692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152363.382353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151604.260606                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 154942.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152245.687690                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150054.194444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151208.082603                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154911.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151699.348524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 145187.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150513.272025                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152324.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152086.667967                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151650.471853                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 158451.138889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151741.808750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152531.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150924.887692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152363.382353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151604.260606                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 154942.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152245.687690                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150054.194444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151208.082603                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154911.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151699.348524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 145187.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150513.272025                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152324.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152086.667967                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151650.471853                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5288                       # number of writebacks
system.l2.writebacks::total                      5288                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          800                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1298                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1318                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2299                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          799                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1292                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2307                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12695                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12701                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12701                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3608465                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     74800547                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3208099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    120319529                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3202574                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    123062340                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3387915                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    216116493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3305304                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     74287584                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3188987                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    215345071                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2957323                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    119226433                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3394874                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    216522933                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1185934471                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       197824                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       159132                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       162908                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       519864                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3608465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     74800547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3208099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    120517353                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3202574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    123221472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3387915                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    216116493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3305304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     74287584                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3188987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    215345071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2957323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    119389341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3394874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    216522933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1186454335                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3608465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     74800547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3208099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    120517353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3202574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    123221472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3387915                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    216116493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3305304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     74287584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3188987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    215345071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2957323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    119389341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3394874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    216522933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1186454335                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.222099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.247332                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.251191                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.298882                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.221024                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.299376                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.246189                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.299610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.273977                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.221056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.246914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.250760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.298649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.220050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.299143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.245774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.299377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.273504                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.221056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.246914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.250760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.298649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.220050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.299143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.245774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.299377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.273504                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100235.138889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93500.683750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94355.852941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92696.093220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94193.352941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93370.515933                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 96797.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94004.564158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        91814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92975.699625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 96635.969697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93465.742622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 86980.088235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92280.520898                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94302.055556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93854.760728                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93417.445530                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        98912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        79566                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data        81454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        86644                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 100235.138889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93500.683750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94355.852941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92705.656154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94193.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93349.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 96797.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 94004.564158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        91814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92975.699625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 96635.969697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93465.742622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 86980.088235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92263.787481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94302.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93854.760728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93414.245729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 100235.138889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93500.683750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94355.852941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92705.656154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94193.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93349.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 96797.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 94004.564158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        91814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92975.699625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 96635.969697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93465.742622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 86980.088235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92263.787481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94302.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93854.760728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93414.245729                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               488.493795                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204409                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2030840.586207                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    33.493795                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.053676                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.782843                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196309                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196309                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196309                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196309                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196309                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196309                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8488622                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8488622                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8488622                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8488622                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8488622                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8488622                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196361                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196361                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196361                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196361                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196361                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196361                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 163242.730769                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 163242.730769                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 163242.730769                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 163242.730769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 163242.730769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 163242.730769                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6327143                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6327143                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6327143                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6327143                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6327143                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6327143                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166503.763158                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 166503.763158                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 166503.763158                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 166503.763158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 166503.763158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 166503.763158                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3619                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429637                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3875                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38304.422452                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.266285                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.733715                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860415                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139585                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       953026                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         953026                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706661                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706661                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1834                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1834                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659687                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659687                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659687                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659687                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9216                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9216                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9296                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9296                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9296                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9296                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    899386433                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    899386433                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6790537                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6790537                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    906176970                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    906176970                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    906176970                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    906176970                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       962242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       962242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668983                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668983                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668983                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668983                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009578                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009578                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000113                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000113                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005570                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005570                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005570                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005570                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97589.673720                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97589.673720                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84881.712500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84881.712500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 97480.310886                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97480.310886                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 97480.310886                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97480.310886                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          870                       # number of writebacks
system.cpu0.dcache.writebacks::total              870                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           63                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5677                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5677                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5677                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5677                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3602                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3602                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3619                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3619                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3619                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3619                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    315975894                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    315975894                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1272183                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1272183                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    317248077                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    317248077                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    317248077                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    317248077                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87722.347029                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87722.347029                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74834.294118                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74834.294118                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87661.806300                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87661.806300                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87661.806300                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87661.806300                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.685186                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999393892                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1933063.620890                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.685186                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.047572                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820008                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1174147                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1174147                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1174147                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1174147                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1174147                       # number of overall hits
system.cpu1.icache.overall_hits::total        1174147                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.cpu1.icache.overall_misses::total           42                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6612942                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6612942                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6612942                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6612942                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6612942                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6612942                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1174189                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1174189                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1174189                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1174189                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1174189                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1174189                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       157451                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       157451                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       157451                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       157451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       157451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       157451                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5745503                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5745503                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5745503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5745503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5745503                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5745503                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164157.228571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 164157.228571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 164157.228571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 164157.228571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 164157.228571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 164157.228571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5265                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158034091                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5521                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28624.178772                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.617585                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.382415                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.873506                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.126494                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       825692                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         825692                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       698741                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        698741                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1673                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1673                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1607                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1524433                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1524433                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1524433                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1524433                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18102                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18102                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          420                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          420                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18522                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18522                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18522                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18522                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2086898035                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2086898035                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     47966083                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     47966083                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2134864118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2134864118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2134864118                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2134864118                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       843794                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       843794                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       699161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       699161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1542955                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1542955                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1542955                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1542955                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021453                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021453                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000601                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012004                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012004                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012004                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012004                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 115285.495249                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 115285.495249                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 114204.959524                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114204.959524                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 115260.993305                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115260.993305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 115260.993305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115260.993305                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2175                       # number of writebacks
system.cpu1.dcache.writebacks::total             2175                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12854                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12854                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          403                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13257                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13257                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13257                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13257                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5248                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5265                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5265                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5265                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5265                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    471911276                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    471911276                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1354962                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1354962                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    473266238                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    473266238                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    473266238                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    473266238                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006220                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006220                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003412                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003412                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003412                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003412                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89922.118140                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89922.118140                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 79703.647059                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79703.647059                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89889.124027                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89889.124027                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89889.124027                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89889.124027                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.686535                       # Cycle average of tags in use
system.cpu2.icache.total_refs               999393256                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1933062.390716                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.686535                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.047575                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.820010                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1173511                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1173511                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1173511                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1173511                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1173511                       # number of overall hits
system.cpu2.icache.overall_hits::total        1173511                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.cpu2.icache.overall_misses::total           41                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6658842                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6658842                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6658842                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6658842                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6658842                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6658842                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1173552                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1173552                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1173552                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1173552                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1173552                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1173552                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 162410.780488                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 162410.780488                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 162410.780488                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 162410.780488                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 162410.780488                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 162410.780488                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5766006                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5766006                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5766006                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5766006                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5766006                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5766006                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 164743.028571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 164743.028571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 164743.028571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 164743.028571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 164743.028571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 164743.028571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5264                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               158035699                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5520                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              28629.655616                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.646762                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.353238                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.873620                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.126380                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       827322                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         827322                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       698712                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        698712                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1680                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1680                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1607                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1526034                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1526034                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1526034                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1526034                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18117                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18117                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          423                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          423                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18540                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18540                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18540                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18540                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2093584262                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2093584262                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     51429766                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     51429766                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2145014028                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2145014028                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2145014028                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2145014028                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       845439                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       845439                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       699135                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       699135                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1544574                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1544574                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1544574                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1544574                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021429                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000605                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000605                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012003                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012003                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012003                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012003                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115559.102611                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115559.102611                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 121583.371158                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 121583.371158                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115696.549515                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115696.549515                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115696.549515                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115696.549515                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2128                       # number of writebacks
system.cpu2.dcache.writebacks::total             2128                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12870                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12870                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          406                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          406                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13276                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13276                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13276                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13276                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5247                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5247                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5264                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5264                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5264                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5264                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    474218316                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    474218316                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1318166                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1318166                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    475536482                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    475536482                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    475536482                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    475536482                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006206                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006206                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003408                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003408                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003408                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003408                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90378.943396                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90378.943396                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 77539.176471                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 77539.176471                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90337.477584                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90337.477584                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90337.477584                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90337.477584                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               568.527019                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1028875399                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1776986.872193                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    26.805452                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.721568                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.042957                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868144                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.911101                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1160078                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1160078                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1160078                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1160078                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1160078                       # number of overall hits
system.cpu3.icache.overall_hits::total        1160078                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8138516                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8138516                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8138516                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8138516                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8138516                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8138516                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1160126                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1160126                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1160126                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1160126                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1160126                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1160126                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 169552.416667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 169552.416667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 169552.416667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 169552.416667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 169552.416667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 169552.416667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6460801                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6460801                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6460801                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6460801                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6460801                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6460801                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 179466.694444                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 179466.694444                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 179466.694444                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 179466.694444                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 179466.694444                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 179466.694444                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  7698                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               405433082                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  7954                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              50972.225547                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.059067                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.940933                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.433824                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.566176                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3035566                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3035566                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1660706                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1660706                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          812                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          812                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          808                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      4696272                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4696272                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      4696272                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4696272                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        26888                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        26888                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           20                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        26908                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         26908                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        26908                       # number of overall misses
system.cpu3.dcache.overall_misses::total        26908                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2883036785                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2883036785                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1555867                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1555867                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2884592652                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2884592652                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2884592652                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2884592652                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3062454                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3062454                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1660726                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1660726                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      4723180                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4723180                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      4723180                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4723180                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008780                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008780                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000012                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005697                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005697                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005697                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005697                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 107223.920894                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107223.920894                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77793.350000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77793.350000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 107202.045934                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 107202.045934                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 107202.045934                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 107202.045934                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2390                       # number of writebacks
system.cpu3.dcache.writebacks::total             2390                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        19196                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        19196                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        19210                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        19210                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        19210                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        19210                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         7692                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7692                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         7698                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7698                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         7698                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7698                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    748533323                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    748533323                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       395943                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       395943                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    748929266                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    748929266                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    748929266                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    748929266                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002512                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002512                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001630                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001630                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001630                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001630                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 97313.224519                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 97313.224519                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65990.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65990.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 97288.810860                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 97288.810860                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 97288.810860                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 97288.810860                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.243936                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001204286                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2030840.336714                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.243936                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.054878                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.784045                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1196186                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1196186                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1196186                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1196186                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1196186                       # number of overall hits
system.cpu4.icache.overall_hits::total        1196186                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8032678                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8032678                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8032678                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8032678                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8032678                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8032678                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1196238                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1196238                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1196238                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1196238                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1196238                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1196238                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 154474.576923                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 154474.576923                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 154474.576923                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 154474.576923                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 154474.576923                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 154474.576923                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6080104                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6080104                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6080104                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6080104                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6080104                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6080104                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 160002.736842                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 160002.736842                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 160002.736842                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 160002.736842                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 160002.736842                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 160002.736842                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3631                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148429720                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  3887                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              38186.189864                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   220.280947                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    35.719053                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.860472                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.139528                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       953164                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         953164                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       706621                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        706621                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1819                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1819                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1721                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1659785                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1659785                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1659785                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1659785                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9230                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9230                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           86                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9316                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9316                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9316                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9316                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    897677423                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    897677423                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6465437                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6465437                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    904142860                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    904142860                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    904142860                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    904142860                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       962394                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       962394                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       706707                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       706707                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1669101                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1669101                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1669101                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1669101                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009591                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009591                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000122                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005581                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005581                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005581                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005581                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 97256.492199                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 97256.492199                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 75179.500000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 75179.500000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 97052.689996                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 97052.689996                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 97052.689996                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 97052.689996                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu4.dcache.writebacks::total              872                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5615                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5615                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           70                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5685                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5685                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5685                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5685                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3615                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3615                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           16                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3631                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3631                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3631                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3631                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    315523199                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    315523199                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1155089                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1155089                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    316678288                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    316678288                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    316678288                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    316678288                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002175                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002175                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002175                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002175                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 87281.659474                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87281.659474                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 72193.062500                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 72193.062500                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 87215.171578                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 87215.171578                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 87215.171578                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 87215.171578                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               566.862274                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1028875104                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   577                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1783145.760832                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    25.141591                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.720682                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.040291                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868142                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.908433                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1159783                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1159783                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1159783                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1159783                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1159783                       # number of overall hits
system.cpu5.icache.overall_hits::total        1159783                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.cpu5.icache.overall_misses::total           43                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7001928                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7001928                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7001928                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7001928                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7001928                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7001928                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1159826                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1159826                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1159826                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1159826                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1159826                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1159826                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 162835.534884                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 162835.534884                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 162835.534884                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 162835.534884                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 162835.534884                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 162835.534884                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5658587                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5658587                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5658587                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5658587                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5658587                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5658587                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 166429.029412                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 166429.029412                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 166429.029412                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 166429.029412                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 166429.029412                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 166429.029412                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7702                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               405435455                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7958                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              50946.903116                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.074599                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.925401                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.433885                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.566115                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      3036649                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3036649                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1661994                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1661994                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          812                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          812                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          810                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          810                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4698643                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4698643                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4698643                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4698643                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        27015                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        27015                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           19                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        27034                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         27034                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        27034                       # number of overall misses
system.cpu5.dcache.overall_misses::total        27034                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2884648256                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2884648256                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1521233                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1521233                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2886169489                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2886169489                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2886169489                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2886169489                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      3063664                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3063664                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1662013                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1662013                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          810                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          810                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4725677                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4725677                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4725677                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4725677                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008818                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008818                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000011                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005721                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005721                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005721                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005721                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 106779.502351                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 106779.502351                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80064.894737                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80064.894737                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 106760.726825                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 106760.726825                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 106760.726825                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 106760.726825                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2379                       # number of writebacks
system.cpu5.dcache.writebacks::total             2379                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        19319                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        19319                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        19332                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        19332                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        19332                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        19332                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7696                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7696                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7702                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7702                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7702                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7702                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    746864976                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    746864976                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       396615                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       396615                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    747261591                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    747261591                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    747261591                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    747261591                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002512                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002512                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001630                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001630                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001630                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001630                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 97045.864865                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 97045.864865                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66102.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66102.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 97021.759413                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 97021.759413                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 97021.759413                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 97021.759413                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               511.483290                       # Cycle average of tags in use
system.cpu6.icache.total_refs               999393705                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1933063.259188                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.483290                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.047249                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.819685                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1173960                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1173960                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1173960                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1173960                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1173960                       # number of overall hits
system.cpu6.icache.overall_hits::total        1173960                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.cpu6.icache.overall_misses::total           42                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6446761                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6446761                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6446761                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6446761                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6446761                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6446761                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1174002                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1174002                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1174002                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1174002                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1174002                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1174002                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153494.309524                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153494.309524                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153494.309524                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153494.309524                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153494.309524                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153494.309524                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5454127                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5454127                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5454127                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5454127                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5454127                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5454127                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 155832.200000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 155832.200000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 155832.200000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 155832.200000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 155832.200000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 155832.200000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5265                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158034328                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5521                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              28624.221699                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   223.624193                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    32.375807                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.873532                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.126468                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       826132                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         826132                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       698586                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        698586                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1626                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1626                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1606                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1606                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1524718                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1524718                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1524718                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1524718                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        18090                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        18090                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          425                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          425                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18515                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18515                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18515                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18515                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2084688103                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2084688103                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     46349408                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     46349408                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2131037511                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2131037511                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2131037511                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2131037511                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       844222                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       844222                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       699011                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       699011                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1606                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1606                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1543233                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1543233                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1543233                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1543233                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021428                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021428                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000608                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000608                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011998                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011998                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011998                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011998                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 115239.806689                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 115239.806689                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 109057.430588                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 109057.430588                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 115097.894194                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 115097.894194                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 115097.894194                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 115097.894194                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2154                       # number of writebacks
system.cpu6.dcache.writebacks::total             2154                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12842                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12842                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          408                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          408                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13250                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13250                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13250                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13250                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5248                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5248                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5265                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5265                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5265                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5265                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    471566591                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    471566591                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1329487                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1329487                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    472896078                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    472896078                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    472896078                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    472896078                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006216                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006216                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003412                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003412                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003412                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003412                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89856.438834                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89856.438834                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 78205.117647                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 78205.117647                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89818.818234                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89818.818234                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89818.818234                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89818.818234                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               567.974345                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1028875238                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1773922.824138                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    26.252807                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.721537                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.042072                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.868143                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.910215                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1159917                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1159917                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1159917                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1159917                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1159917                       # number of overall hits
system.cpu7.icache.overall_hits::total        1159917                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8068125                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8068125                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8068125                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8068125                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8068125                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8068125                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1159964                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1159964                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1159964                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1159964                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1159964                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1159964                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 171662.234043                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 171662.234043                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 171662.234043                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 171662.234043                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 171662.234043                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 171662.234043                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6448428                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6448428                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6448428                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6448428                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6448428                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6448428                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 174281.837838                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 174281.837838                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 174281.837838                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 174281.837838                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 174281.837838                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 174281.837838                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7706                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               405430876                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7962                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              50920.732982                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.074102                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.925898                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.433883                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.566117                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3034260                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3034260                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1659808                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1659808                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          810                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          810                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          808                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      4694068                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4694068                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      4694068                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4694068                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        26919                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        26919                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           18                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        26937                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         26937                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        26937                       # number of overall misses
system.cpu7.dcache.overall_misses::total        26937                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2887979599                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2887979599                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1371228                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1371228                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2889350827                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2889350827                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2889350827                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2889350827                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3061179                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3061179                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1659826                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1659826                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      4721005                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4721005                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      4721005                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4721005                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008794                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008794                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000011                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005706                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005706                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005706                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005706                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 107284.059549                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 107284.059549                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 76179.333333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 76179.333333                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 107263.274567                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 107263.274567                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 107263.274567                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 107263.274567                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2400                       # number of writebacks
system.cpu7.dcache.writebacks::total             2400                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        19219                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        19219                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           12                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        19231                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        19231                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        19231                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        19231                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7700                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7700                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7706                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7706                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7706                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7706                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    749091456                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    749091456                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    749476056                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    749476056                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    749476056                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    749476056                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002515                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002515                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001632                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001632                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001632                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001632                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 97284.604675                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 97284.604675                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 97258.766675                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 97258.766675                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 97258.766675                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 97258.766675                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
