
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20000d00 	.word	0x20000d00
}
   4:	00001835 	.word	0x00001835
   8:	00004353 	.word	0x00004353
   c:	00001865 	.word	0x00001865
  10:	00001865 	.word	0x00001865
  14:	00001865 	.word	0x00001865
  18:	00001865 	.word	0x00001865
  1c:	00001865 	.word	0x00001865
	...
  2c:	00001791 	.word	0x00001791
  30:	00001865 	.word	0x00001865
  34:	00000000 	.word	0x00000000
  38:	00001739 	.word	0x00001739
  3c:	0000432b 	.word	0x0000432b

00000040 <_irq_vector_table>:
  40:	000017f5 000017f5 000017f5 000017f5     ................
  50:	000017f5 000017f5 000017f5 000017f5     ................
  60:	000017f5 000017f5 000017f5 000017f5     ................
  70:	000017f5 000017f5 000017f5 000017f5     ................
  80:	000017f5 000017f5 000017f5 000017f5     ................
  90:	000017f5 000017f5 000017f5 000017f5     ................
  a0:	000017f5 000017f5 000017f5 000017f5     ................
  b0:	000017f5 000017f5 000017f5 000017f5     ................
  c0:	000017f5 000017f5 000017f5 000017f5     ................
  d0:	000017f5 000017f5 000017f5 000017f5     ................
  e0:	000017f5 000017f5 000017f5 000017f5     ................
  f0:	000017f5 000017f5 000017f5 000017f5     ................
 100:	000017f5 000017f5 000017f5 000017f5     ................
 110:	000017f5 000017f5 000017f5 000017f5     ................
 120:	000017f5 000017f5 000017f5 000017f5     ................
 130:	000017f5 000017f5 000017f5 000017f5     ................
 140:	000017f5                                ....

Disassembly of section text:

00000144 <__aeabi_uldivmod>:
     144:	b953      	cbnz	r3, 15c <__aeabi_uldivmod+0x18>
     146:	b94a      	cbnz	r2, 15c <__aeabi_uldivmod+0x18>
     148:	2900      	cmp	r1, #0
     14a:	bf08      	it	eq
     14c:	2800      	cmpeq	r0, #0
     14e:	bf1c      	itt	ne
     150:	f04f 31ff 	movne.w	r1, #4294967295
     154:	f04f 30ff 	movne.w	r0, #4294967295
     158:	f000 b970 	b.w	43c <__aeabi_idiv0>
     15c:	f1ad 0c08 	sub.w	ip, sp, #8
     160:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     164:	f000 f806 	bl	174 <__udivmoddi4>
     168:	f8dd e004 	ldr.w	lr, [sp, #4]
     16c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     170:	b004      	add	sp, #16
     172:	4770      	bx	lr

00000174 <__udivmoddi4>:
     174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     178:	9e08      	ldr	r6, [sp, #32]
     17a:	460d      	mov	r5, r1
     17c:	4604      	mov	r4, r0
     17e:	468a      	mov	sl, r1
     180:	2b00      	cmp	r3, #0
     182:	d17f      	bne.n	284 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x4>
     184:	428a      	cmp	r2, r1
     186:	4617      	mov	r7, r2
     188:	d941      	bls.n	20e <__udivmoddi4+0x9a>
     18a:	fab2 f282 	clz	r2, r2
     18e:	b14a      	cbz	r2, 1a4 <__udivmoddi4+0x30>
     190:	f1c2 0120 	rsb	r1, r2, #32
     194:	fa05 f302 	lsl.w	r3, r5, r2
     198:	4097      	lsls	r7, r2
     19a:	4094      	lsls	r4, r2
     19c:	fa20 f101 	lsr.w	r1, r0, r1
     1a0:	ea41 0a03 	orr.w	sl, r1, r3
     1a4:	ea4f 4817 	mov.w	r8, r7, lsr #16
     1a8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
     1ac:	fa1f f987 	uxth.w	r9, r7
     1b0:	fbba fef8 	udiv	lr, sl, r8
     1b4:	fb08 a31e 	mls	r3, r8, lr, sl
     1b8:	fb0e f109 	mul.w	r1, lr, r9
     1bc:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
     1c0:	4299      	cmp	r1, r3
     1c2:	d906      	bls.n	1d2 <__udivmoddi4+0x5e>
     1c4:	18fb      	adds	r3, r7, r3
     1c6:	d202      	bcs.n	1ce <__udivmoddi4+0x5a>
     1c8:	4299      	cmp	r1, r3
     1ca:	f200 8124 	bhi.w	416 <CONFIG_FLASH_SIZE+0x16>
     1ce:	f10e 3eff 	add.w	lr, lr, #4294967295
     1d2:	1a59      	subs	r1, r3, r1
     1d4:	b2a3      	uxth	r3, r4
     1d6:	fbb1 f0f8 	udiv	r0, r1, r8
     1da:	fb08 1110 	mls	r1, r8, r0, r1
     1de:	fb00 f909 	mul.w	r9, r0, r9
     1e2:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     1e6:	45a1      	cmp	r9, r4
     1e8:	d905      	bls.n	1f6 <__udivmoddi4+0x82>
     1ea:	193c      	adds	r4, r7, r4
     1ec:	d202      	bcs.n	1f4 <__udivmoddi4+0x80>
     1ee:	45a1      	cmp	r9, r4
     1f0:	f200 810e 	bhi.w	410 <CONFIG_FLASH_SIZE+0x10>
     1f4:	3801      	subs	r0, #1
     1f6:	eba4 0409 	sub.w	r4, r4, r9
     1fa:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     1fe:	2100      	movs	r1, #0
     200:	b11e      	cbz	r6, 20a <__udivmoddi4+0x96>
     202:	40d4      	lsrs	r4, r2
     204:	2300      	movs	r3, #0
     206:	e9c6 4300 	strd	r4, r3, [r6]
     20a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     20e:	b902      	cbnz	r2, 212 <__udivmoddi4+0x9e>
     210:	deff      	udf	#255	; 0xff
     212:	fab2 f282 	clz	r2, r2
     216:	2a00      	cmp	r2, #0
     218:	d14f      	bne.n	2ba <CONFIG_PM_PARTITION_SIZE_PROVISION+0x3a>
     21a:	1bcb      	subs	r3, r1, r7
     21c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     220:	fa1f f887 	uxth.w	r8, r7
     224:	2101      	movs	r1, #1
     226:	0c25      	lsrs	r5, r4, #16
     228:	fbb3 fcfe 	udiv	ip, r3, lr
     22c:	fb0e 301c 	mls	r0, lr, ip, r3
     230:	462b      	mov	r3, r5
     232:	fb08 f90c 	mul.w	r9, r8, ip
     236:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
     23a:	45a9      	cmp	r9, r5
     23c:	d90a      	bls.n	254 <__udivmoddi4+0xe0>
     23e:	197d      	adds	r5, r7, r5
     240:	bf2c      	ite	cs
     242:	2301      	movcs	r3, #1
     244:	2300      	movcc	r3, #0
     246:	45a9      	cmp	r9, r5
     248:	d902      	bls.n	250 <__udivmoddi4+0xdc>
     24a:	2b00      	cmp	r3, #0
     24c:	f000 80d9 	beq.w	402 <CONFIG_FLASH_SIZE+0x2>
     250:	f10c 3cff 	add.w	ip, ip, #4294967295
     254:	eba5 0509 	sub.w	r5, r5, r9
     258:	b2a3      	uxth	r3, r4
     25a:	fbb5 f0fe 	udiv	r0, r5, lr
     25e:	fb0e 5510 	mls	r5, lr, r0, r5
     262:	fb08 f800 	mul.w	r8, r8, r0
     266:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     26a:	45a0      	cmp	r8, r4
     26c:	d905      	bls.n	27a <__udivmoddi4+0x106>
     26e:	193c      	adds	r4, r7, r4
     270:	d202      	bcs.n	278 <__udivmoddi4+0x104>
     272:	45a0      	cmp	r8, r4
     274:	f200 80c9 	bhi.w	40a <CONFIG_FLASH_SIZE+0xa>
     278:	3801      	subs	r0, #1
     27a:	eba4 0408 	sub.w	r4, r4, r8
     27e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     282:	e7bd      	b.n	200 <__udivmoddi4+0x8c>
     284:	428b      	cmp	r3, r1
     286:	d908      	bls.n	29a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1a>
     288:	2e00      	cmp	r6, #0
     28a:	f000 80b1 	beq.w	3f0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x170>
     28e:	2100      	movs	r1, #0
     290:	e9c6 0500 	strd	r0, r5, [r6]
     294:	4608      	mov	r0, r1
     296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     29a:	fab3 f183 	clz	r1, r3
     29e:	2900      	cmp	r1, #0
     2a0:	d146      	bne.n	330 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xb0>
     2a2:	42ab      	cmp	r3, r5
     2a4:	f0c0 80a7 	bcc.w	3f6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x176>
     2a8:	4282      	cmp	r2, r0
     2aa:	f240 80a4 	bls.w	3f6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x176>
     2ae:	4608      	mov	r0, r1
     2b0:	2e00      	cmp	r6, #0
     2b2:	d0aa      	beq.n	20a <__udivmoddi4+0x96>
     2b4:	e9c6 4a00 	strd	r4, sl, [r6]
     2b8:	e7a7      	b.n	20a <__udivmoddi4+0x96>
     2ba:	f1c2 0020 	rsb	r0, r2, #32
     2be:	4097      	lsls	r7, r2
     2c0:	fa01 f302 	lsl.w	r3, r1, r2
     2c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     2c8:	40c1      	lsrs	r1, r0
     2ca:	fa24 f500 	lsr.w	r5, r4, r0
     2ce:	fa1f f887 	uxth.w	r8, r7
     2d2:	4094      	lsls	r4, r2
     2d4:	431d      	orrs	r5, r3
     2d6:	fbb1 f0fe 	udiv	r0, r1, lr
     2da:	0c2b      	lsrs	r3, r5, #16
     2dc:	fb0e 1110 	mls	r1, lr, r0, r1
     2e0:	fb00 fc08 	mul.w	ip, r0, r8
     2e4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2e8:	459c      	cmp	ip, r3
     2ea:	d909      	bls.n	300 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x80>
     2ec:	18fb      	adds	r3, r7, r3
     2ee:	bf2c      	ite	cs
     2f0:	2101      	movcs	r1, #1
     2f2:	2100      	movcc	r1, #0
     2f4:	459c      	cmp	ip, r3
     2f6:	d902      	bls.n	2fe <CONFIG_PM_PARTITION_SIZE_PROVISION+0x7e>
     2f8:	2900      	cmp	r1, #0
     2fa:	f000 8095 	beq.w	428 <CONFIG_FLASH_SIZE+0x28>
     2fe:	3801      	subs	r0, #1
     300:	eba3 030c 	sub.w	r3, r3, ip
     304:	b2ad      	uxth	r5, r5
     306:	fbb3 f1fe 	udiv	r1, r3, lr
     30a:	fb0e 3311 	mls	r3, lr, r1, r3
     30e:	fb01 fc08 	mul.w	ip, r1, r8
     312:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     316:	45ac      	cmp	ip, r5
     318:	d905      	bls.n	326 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa6>
     31a:	197d      	adds	r5, r7, r5
     31c:	d202      	bcs.n	324 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa4>
     31e:	45ac      	cmp	ip, r5
     320:	f200 8089 	bhi.w	436 <CONFIG_FLASH_SIZE+0x36>
     324:	3901      	subs	r1, #1
     326:	eba5 030c 	sub.w	r3, r5, ip
     32a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     32e:	e77a      	b.n	226 <__udivmoddi4+0xb2>
     330:	f1c1 0420 	rsb	r4, r1, #32
     334:	408b      	lsls	r3, r1
     336:	fa02 f701 	lsl.w	r7, r2, r1
     33a:	fa05 fc01 	lsl.w	ip, r5, r1
     33e:	40e2      	lsrs	r2, r4
     340:	fa20 f804 	lsr.w	r8, r0, r4
     344:	40e5      	lsrs	r5, r4
     346:	fa00 fe01 	lsl.w	lr, r0, r1
     34a:	4313      	orrs	r3, r2
     34c:	ea48 020c 	orr.w	r2, r8, ip
     350:	ea4f 4813 	mov.w	r8, r3, lsr #16
     354:	ea4f 4c12 	mov.w	ip, r2, lsr #16
     358:	fa1f f983 	uxth.w	r9, r3
     35c:	fbb5 faf8 	udiv	sl, r5, r8
     360:	fb08 551a 	mls	r5, r8, sl, r5
     364:	fb0a f009 	mul.w	r0, sl, r9
     368:	ea4c 4c05 	orr.w	ip, ip, r5, lsl #16
     36c:	4560      	cmp	r0, ip
     36e:	d90a      	bls.n	386 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x106>
     370:	eb13 0c0c 	adds.w	ip, r3, ip
     374:	bf2c      	ite	cs
     376:	2501      	movcs	r5, #1
     378:	2500      	movcc	r5, #0
     37a:	4560      	cmp	r0, ip
     37c:	d901      	bls.n	382 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x102>
     37e:	2d00      	cmp	r5, #0
     380:	d055      	beq.n	42e <CONFIG_FLASH_SIZE+0x2e>
     382:	f10a 3aff 	add.w	sl, sl, #4294967295
     386:	ebac 0c00 	sub.w	ip, ip, r0
     38a:	b292      	uxth	r2, r2
     38c:	fbbc f0f8 	udiv	r0, ip, r8
     390:	fb08 cc10 	mls	ip, r8, r0, ip
     394:	fb00 f909 	mul.w	r9, r0, r9
     398:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
     39c:	45e1      	cmp	r9, ip
     39e:	d905      	bls.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     3a0:	eb13 0c0c 	adds.w	ip, r3, ip
     3a4:	d201      	bcs.n	3aa <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12a>
     3a6:	45e1      	cmp	r9, ip
     3a8:	d83b      	bhi.n	422 <CONFIG_FLASH_SIZE+0x22>
     3aa:	3801      	subs	r0, #1
     3ac:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
     3b0:	ebac 0c09 	sub.w	ip, ip, r9
     3b4:	fba0 8907 	umull	r8, r9, r0, r7
     3b8:	45cc      	cmp	ip, r9
     3ba:	4645      	mov	r5, r8
     3bc:	464a      	mov	r2, r9
     3be:	d302      	bcc.n	3c6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x146>
     3c0:	d106      	bne.n	3d0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x150>
     3c2:	45c6      	cmp	lr, r8
     3c4:	d204      	bcs.n	3d0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x150>
     3c6:	3801      	subs	r0, #1
     3c8:	ebb8 0507 	subs.w	r5, r8, r7
     3cc:	eb69 0203 	sbc.w	r2, r9, r3
     3d0:	b32e      	cbz	r6, 41e <CONFIG_FLASH_SIZE+0x1e>
     3d2:	ebbe 0305 	subs.w	r3, lr, r5
     3d6:	eb6c 0c02 	sbc.w	ip, ip, r2
     3da:	fa23 f201 	lsr.w	r2, r3, r1
     3de:	fa0c f404 	lsl.w	r4, ip, r4
     3e2:	fa2c f301 	lsr.w	r3, ip, r1
     3e6:	2100      	movs	r1, #0
     3e8:	4314      	orrs	r4, r2
     3ea:	e9c6 4300 	strd	r4, r3, [r6]
     3ee:	e70c      	b.n	20a <__udivmoddi4+0x96>
     3f0:	4631      	mov	r1, r6
     3f2:	4630      	mov	r0, r6
     3f4:	e709      	b.n	20a <__udivmoddi4+0x96>
     3f6:	1a84      	subs	r4, r0, r2
     3f8:	eb65 0303 	sbc.w	r3, r5, r3
     3fc:	2001      	movs	r0, #1
     3fe:	469a      	mov	sl, r3
     400:	e756      	b.n	2b0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x30>
     402:	f1ac 0c02 	sub.w	ip, ip, #2
     406:	443d      	add	r5, r7
     408:	e724      	b.n	254 <__udivmoddi4+0xe0>
     40a:	3802      	subs	r0, #2
     40c:	443c      	add	r4, r7
     40e:	e734      	b.n	27a <__udivmoddi4+0x106>
     410:	3802      	subs	r0, #2
     412:	443c      	add	r4, r7
     414:	e6ef      	b.n	1f6 <__udivmoddi4+0x82>
     416:	f1ae 0e02 	sub.w	lr, lr, #2
     41a:	443b      	add	r3, r7
     41c:	e6d9      	b.n	1d2 <__udivmoddi4+0x5e>
     41e:	4631      	mov	r1, r6
     420:	e6f3      	b.n	20a <__udivmoddi4+0x96>
     422:	3802      	subs	r0, #2
     424:	449c      	add	ip, r3
     426:	e7c1      	b.n	3ac <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12c>
     428:	3802      	subs	r0, #2
     42a:	443b      	add	r3, r7
     42c:	e768      	b.n	300 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x80>
     42e:	f1aa 0a02 	sub.w	sl, sl, #2
     432:	449c      	add	ip, r3
     434:	e7a7      	b.n	386 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x106>
     436:	3902      	subs	r1, #2
     438:	443d      	add	r5, r7
     43a:	e774      	b.n	326 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xa6>

0000043c <__aeabi_idiv0>:
     43c:	4770      	bx	lr
     43e:	bf00      	nop

00000440 <main>:
/* 1000 msec = 1 sec */
#define SLEEP_TIME_MS   10


void main(void)
{
     440:	b573      	push	{r0, r1, r4, r5, r6, lr}
	if (z_syscall_trap()) {
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     442:	4836      	ldr	r0, [pc, #216]	; (51c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x34>)
     444:	f002 fa7a 	bl	293c <z_impl_device_get_binding>
     448:	4604      	mov	r4, r0
  struct device *dev;
  dev = device_get_binding("GPIO_0");
  gpio_pin_configure(dev, 6, GPIO_INPUT | BUTTON_FLAG);
     44a:	f240 1211 	movw	r2, #273	; 0x111
     44e:	2106      	movs	r1, #6
     450:	f003 fc88 	bl	3d64 <gpio_pin_configure>
  gpio_pin_configure(dev, 7, GPIO_INPUT | BUTTON_FLAG);
     454:	f240 1211 	movw	r2, #273	; 0x111
     458:	2107      	movs	r1, #7
     45a:	4620      	mov	r0, r4
     45c:	f003 fc82 	bl	3d64 <gpio_pin_configure>
  gpio_pin_configure(dev, 2, GPIO_OUTPUT_ACTIVE); //p0.02 == LED1 (EL ACTIVE LO PONE ENCENDIDO)
     460:	f44f 52d0 	mov.w	r2, #6656	; 0x1a00
     464:	2102      	movs	r1, #2
     466:	4620      	mov	r0, r4
     468:	f003 fc7c 	bl	3d64 <gpio_pin_configure>
  gpio_pin_configure(dev, 3, GPIO_OUTPUT_ACTIVE); //p0.03 == LED2
     46c:	f44f 52d0 	mov.w	r2, #6656	; 0x1a00
     470:	2103      	movs	r1, #3
     472:	4620      	mov	r0, r4
     474:	f003 fc76 	bl	3d64 <gpio_pin_configure>
  gpio_pin_configure(dev, 4, GPIO_OUTPUT_ACTIVE); //p0.04 == LED3
     478:	f44f 52d0 	mov.w	r2, #6656	; 0x1a00
     47c:	2104      	movs	r1, #4
     47e:	4620      	mov	r0, r4
     480:	f003 fc70 	bl	3d64 <gpio_pin_configure>
  gpio_pin_configure(dev, 5, GPIO_OUTPUT_ACTIVE); //p0.05 == LED4
     484:	f44f 52d0 	mov.w	r2, #6656	; 0x1a00
     488:	2105      	movs	r1, #5
     48a:	4620      	mov	r0, r4
     48c:	f003 fc6a 	bl	3d64 <gpio_pin_configure>
 * @retval -EWOULDBLOCK if operation would block.
 */
static inline int gpio_port_get(const struct device *port,
				gpio_port_value_t *value)
{
	const struct gpio_driver_data *const data =
     490:	68e5      	ldr	r5, [r4, #12]
	return api->port_get_raw(port, value);
     492:	68a3      	ldr	r3, [r4, #8]
     494:	4620      	mov	r0, r4
     496:	685b      	ldr	r3, [r3, #4]
     498:	a901      	add	r1, sp, #4
     49a:	4798      	blx	r3
			(const struct gpio_driver_data *)port->data;
	int ret;

	ret = gpio_port_get_raw(port, value);
	if (ret == 0) {
     49c:	b920      	cbnz	r0, 4a8 <main+0x68>
		*value ^= data->invert;
     49e:	682b      	ldr	r3, [r5, #0]
     4a0:	9801      	ldr	r0, [sp, #4]
     4a2:	4058      	eors	r0, r3
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	ret = gpio_port_get(port, &value);
	if (ret == 0) {
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
     4a4:	f3c0 1080 	ubfx	r0, r0, #6, #1
 
  while(1){
    while(gpio_pin_get(dev, 6) != 1){//lee el botón
     4a8:	2801      	cmp	r0, #1
     4aa:	d1f1      	bne.n	490 <main+0x50>
    }

    gpio_pin_set(dev, 2, 0);
     4ac:	2200      	movs	r2, #0
     4ae:	2102      	movs	r1, #2
     4b0:	4620      	mov	r0, r4
     4b2:	f003 fc74 	bl	3d9e <gpio_pin_set>
    gpio_pin_set(dev, 3, 0);
     4b6:	2200      	movs	r2, #0
     4b8:	2103      	movs	r1, #3
     4ba:	4620      	mov	r0, r4
     4bc:	f003 fc6f 	bl	3d9e <gpio_pin_set>
    gpio_pin_set(dev, 4, 0);
     4c0:	2200      	movs	r2, #0
     4c2:	2104      	movs	r1, #4
     4c4:	4620      	mov	r0, r4
     4c6:	f003 fc6a 	bl	3d9e <gpio_pin_set>
    gpio_pin_set(dev, 5, 0);
     4ca:	2200      	movs	r2, #0
     4cc:	2105      	movs	r1, #5
     4ce:	4620      	mov	r0, r4
     4d0:	f003 fc65 	bl	3d9e <gpio_pin_set>
	const struct gpio_driver_data *const data =
     4d4:	68e6      	ldr	r6, [r4, #12]
	return api->port_get_raw(port, value);
     4d6:	68a3      	ldr	r3, [r4, #8]
     4d8:	4620      	mov	r0, r4
     4da:	685b      	ldr	r3, [r3, #4]
     4dc:	a901      	add	r1, sp, #4
     4de:	4798      	blx	r3
	if (ret == 0) {
     4e0:	4605      	mov	r5, r0
     4e2:	b920      	cbnz	r0, 4ee <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6>
		*value ^= data->invert;
     4e4:	6832      	ldr	r2, [r6, #0]
     4e6:	9d01      	ldr	r5, [sp, #4]
     4e8:	4055      	eors	r5, r2
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
     4ea:	f3c5 15c0 	ubfx	r5, r5, #7, #1

    while(gpio_pin_get(dev, 7) != 1){//lee el botón
     4ee:	2d01      	cmp	r5, #1
     4f0:	d1f0      	bne.n	4d4 <main+0x94>
    }

    gpio_pin_set(dev, 2, 1);
     4f2:	462a      	mov	r2, r5
     4f4:	2102      	movs	r1, #2
     4f6:	4620      	mov	r0, r4
     4f8:	f003 fc51 	bl	3d9e <gpio_pin_set>
    gpio_pin_set(dev, 3, 1);
     4fc:	462a      	mov	r2, r5
     4fe:	2103      	movs	r1, #3
     500:	4620      	mov	r0, r4
     502:	f003 fc4c 	bl	3d9e <gpio_pin_set>
    gpio_pin_set(dev, 4, 1);
     506:	462a      	mov	r2, r5
     508:	2104      	movs	r1, #4
     50a:	4620      	mov	r0, r4
     50c:	f003 fc47 	bl	3d9e <gpio_pin_set>
    gpio_pin_set(dev, 5, 1);
     510:	462a      	mov	r2, r5
     512:	2105      	movs	r1, #5
     514:	4620      	mov	r0, r4
     516:	f003 fc42 	bl	3d9e <gpio_pin_set>
    while(gpio_pin_get(dev, 6) != 1){//lee el botón
     51a:	e7b9      	b.n	490 <main+0x50>
     51c:	00004c8c 	.word	0x00004c8c

00000520 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     520:	680b      	ldr	r3, [r1, #0]
     522:	3301      	adds	r3, #1
     524:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     526:	4b01      	ldr	r3, [pc, #4]	; (52c <char_out+0xc>)
     528:	681b      	ldr	r3, [r3, #0]
     52a:	4718      	bx	r3
     52c:	20000000 	.word	0x20000000

00000530 <__printk_hook_install>:
	_char_out = fn;
     530:	4b01      	ldr	r3, [pc, #4]	; (538 <__printk_hook_install+0x8>)
     532:	6018      	str	r0, [r3, #0]
}
     534:	4770      	bx	lr
     536:	bf00      	nop
     538:	20000000 	.word	0x20000000

0000053c <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
     53c:	b507      	push	{r0, r1, r2, lr}
     53e:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
     540:	2100      	movs	r1, #0
{
     542:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
     544:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
     546:	4803      	ldr	r0, [pc, #12]	; (554 <vprintk+0x18>)
     548:	a901      	add	r1, sp, #4
     54a:	f000 f8eb 	bl	724 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
     54e:	b003      	add	sp, #12
     550:	f85d fb04 	ldr.w	pc, [sp], #4
     554:	00000521 	.word	0x00000521

00000558 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     558:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     55c:	f8b0 9018 	ldrh.w	r9, [r0, #24]
{
     560:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     562:	f019 0808 	ands.w	r8, r9, #8
{
     566:	4693      	mov	fp, r2
	if (processing) {
     568:	d00d      	beq.n	586 <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
     56a:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     56c:	bf0c      	ite	eq
     56e:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     572:	f049 0920 	orrne.w	r9, r9, #32
     576:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     57a:	f38b 8811 	msr	BASEPRI, fp
     57e:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     582:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     586:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     58a:	2902      	cmp	r1, #2
     58c:	d107      	bne.n	59e <process_event+0x46>
			evt = process_recheck(mgr);
     58e:	4620      	mov	r0, r4
     590:	f003 fc42 	bl	3e18 <process_recheck>
		if (evt == EVT_NOP) {
     594:	2800      	cmp	r0, #0
     596:	d0f0      	beq.n	57a <process_event+0x22>
		if (evt == EVT_COMPLETE) {
     598:	2801      	cmp	r0, #1
     59a:	8b23      	ldrh	r3, [r4, #24]
     59c:	d150      	bne.n	640 <process_event+0xe8>
			res = mgr->last_res;
     59e:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     5a0:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     5a2:	2f00      	cmp	r7, #0
     5a4:	da15      	bge.n	5d2 <process_event+0x7a>
		*clients = mgr->clients;
     5a6:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5a8:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
     5ac:	e9c4 8800 	strd	r8, r8, [r4]
     5b0:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     5b4:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
     5b6:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     5b8:	8b21      	ldrh	r1, [r4, #24]
     5ba:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     5be:	45ca      	cmp	sl, r9
     5c0:	d002      	beq.n	5c8 <process_event+0x70>
		if (do_monitors
     5c2:	68a3      	ldr	r3, [r4, #8]
     5c4:	2b00      	cmp	r3, #0
     5c6:	d15c      	bne.n	682 <process_event+0x12a>
		    || !sys_slist_is_empty(&clients)
     5c8:	b90d      	cbnz	r5, 5ce <process_event+0x76>
		    || (transit != NULL)) {
     5ca:	2e00      	cmp	r6, #0
     5cc:	d074      	beq.n	6b8 <process_event+0x160>
     5ce:	2300      	movs	r3, #0
     5d0:	e058      	b.n	684 <process_event+0x12c>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     5d2:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     5d6:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     5d8:	2a01      	cmp	r2, #1
     5da:	d820      	bhi.n	61e <process_event+0xc6>
		*clients = mgr->clients;
     5dc:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     5e0:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     5e2:	6825      	ldr	r5, [r4, #0]
	list->head = NULL;
     5e4:	b289      	uxth	r1, r1
	list->tail = NULL;
     5e6:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     5ea:	d10c      	bne.n	606 <process_event+0xae>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     5ec:	2d00      	cmp	r5, #0
     5ee:	462b      	mov	r3, r5
     5f0:	bf38      	it	cc
     5f2:	2300      	movcc	r3, #0
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     5f4:	b12b      	cbz	r3, 602 <process_event+0xaa>
				mgr->refs += 1U;
     5f6:	8b62      	ldrh	r2, [r4, #26]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
     5f8:	681b      	ldr	r3, [r3, #0]
     5fa:	3201      	adds	r2, #1
     5fc:	8362      	strh	r2, [r4, #26]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     5fe:	2b00      	cmp	r3, #0
     600:	d1f8      	bne.n	5f4 <process_event+0x9c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     602:	f041 0102 	orr.w	r1, r1, #2
		if (process_recheck(mgr) != EVT_NOP) {
     606:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
     608:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     60a:	f003 fc05 	bl	3e18 <process_recheck>
     60e:	4606      	mov	r6, r0
     610:	2800      	cmp	r0, #0
     612:	d0d1      	beq.n	5b8 <process_event+0x60>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     614:	8b23      	ldrh	r3, [r4, #24]
     616:	f043 0320 	orr.w	r3, r3, #32
     61a:	8323      	strh	r3, [r4, #24]
     61c:	e7cb      	b.n	5b6 <process_event+0x5e>
	} else if (state == ONOFF_STATE_TO_OFF) {
     61e:	2b04      	cmp	r3, #4
     620:	d10c      	bne.n	63c <process_event+0xe4>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     622:	f021 0107 	bic.w	r1, r1, #7
     626:	b289      	uxth	r1, r1
		if (process_recheck(mgr) != EVT_NOP) {
     628:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
     62a:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     62c:	f003 fbf4 	bl	3e18 <process_recheck>
     630:	4605      	mov	r5, r0
     632:	2800      	cmp	r0, #0
     634:	d0bf      	beq.n	5b6 <process_event+0x5e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     636:	f041 0120 	orr.w	r1, r1, #32
     63a:	8321      	strh	r1, [r4, #24]
     63c:	2500      	movs	r5, #0
     63e:	e7ba      	b.n	5b6 <process_event+0x5e>
		} else if (evt == EVT_START) {
     640:	2803      	cmp	r0, #3
     642:	d109      	bne.n	658 <process_event+0x100>
			transit = mgr->transitions->start;
     644:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     646:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
     64a:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     64c:	f043 0306 	orr.w	r3, r3, #6
}
     650:	2500      	movs	r5, #0
	mgr->flags = (state & ONOFF_STATE_MASK)
     652:	8323      	strh	r3, [r4, #24]
		res = 0;
     654:	462f      	mov	r7, r5
     656:	e7af      	b.n	5b8 <process_event+0x60>
		} else if (evt == EVT_STOP) {
     658:	2804      	cmp	r0, #4
     65a:	d106      	bne.n	66a <process_event+0x112>
			transit = mgr->transitions->stop;
     65c:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     65e:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
     662:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     664:	f043 0304 	orr.w	r3, r3, #4
     668:	e7f2      	b.n	650 <process_event+0xf8>
		} else if (evt == EVT_RESET) {
     66a:	2805      	cmp	r0, #5
     66c:	d106      	bne.n	67c <process_event+0x124>
			transit = mgr->transitions->reset;
     66e:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     670:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
     674:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     676:	f043 0305 	orr.w	r3, r3, #5
     67a:	e7e9      	b.n	650 <process_event+0xf8>
     67c:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     67e:	462e      	mov	r6, r5
     680:	e7e8      	b.n	654 <process_event+0xfc>
				   && !sys_slist_is_empty(&mgr->monitors);
     682:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     684:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     688:	8321      	strh	r1, [r4, #24]
     68a:	f38b 8811 	msr	BASEPRI, fp
     68e:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     692:	bb03      	cbnz	r3, 6d6 <process_event+0x17e>
	while (!sys_slist_is_empty(list)) {
     694:	2d00      	cmp	r5, #0
     696:	d133      	bne.n	700 <process_event+0x1a8>
			if (transit != NULL) {
     698:	b116      	cbz	r6, 6a0 <process_event+0x148>
				transit(mgr, transition_complete);
     69a:	4620      	mov	r0, r4
     69c:	4920      	ldr	r1, [pc, #128]	; (720 <process_event+0x1c8>)
     69e:	47b0      	blx	r6
	__asm__ volatile(
     6a0:	f04f 0320 	mov.w	r3, #32
     6a4:	f3ef 8b11 	mrs	fp, BASEPRI
     6a8:	f383 8811 	msr	BASEPRI, r3
     6ac:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     6b0:	8b23      	ldrh	r3, [r4, #24]
     6b2:	f023 0308 	bic.w	r3, r3, #8
     6b6:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     6b8:	8b23      	ldrh	r3, [r4, #24]
     6ba:	06da      	lsls	r2, r3, #27
     6bc:	d528      	bpl.n	710 <process_event+0x1b8>
			evt = EVT_COMPLETE;
     6be:	2101      	movs	r1, #1
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     6c0:	f023 0310 	bic.w	r3, r3, #16
     6c4:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     6c6:	f8b4 9018 	ldrh.w	r9, [r4, #24]
     6ca:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
     6ce:	2900      	cmp	r1, #0
     6d0:	f47f af5b 	bne.w	58a <process_event+0x32>
out:
     6d4:	e751      	b.n	57a <process_event+0x22>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     6d6:	68a1      	ldr	r1, [r4, #8]
     6d8:	2900      	cmp	r1, #0
     6da:	d0db      	beq.n	694 <process_event+0x13c>
	return node->next;
     6dc:	680b      	ldr	r3, [r1, #0]
     6de:	2b00      	cmp	r3, #0
     6e0:	bf38      	it	cc
     6e2:	2300      	movcc	r3, #0
     6e4:	4699      	mov	r9, r3
		mon->callback(mgr, mon, state, res);
     6e6:	4652      	mov	r2, sl
     6e8:	463b      	mov	r3, r7
     6ea:	4620      	mov	r0, r4
     6ec:	f8d1 b004 	ldr.w	fp, [r1, #4]
     6f0:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     6f2:	f1b9 0f00 	cmp.w	r9, #0
     6f6:	d0cd      	beq.n	694 <process_event+0x13c>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
     6f8:	4649      	mov	r1, r9
     6fa:	f8d9 3000 	ldr.w	r3, [r9]
     6fe:	e7ee      	b.n	6de <process_event+0x186>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
     700:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
     702:	463b      	mov	r3, r7
     704:	4652      	mov	r2, sl
     706:	4620      	mov	r0, r4
     708:	682d      	ldr	r5, [r5, #0]
     70a:	f003 fba1 	bl	3e50 <notify_one>
     70e:	e7c1      	b.n	694 <process_event+0x13c>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     710:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     714:	bf1e      	ittt	ne
     716:	f023 0320 	bicne.w	r3, r3, #32
			evt = EVT_RECHECK;
     71a:	2102      	movne	r1, #2
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     71c:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
     71e:	e7d2      	b.n	6c6 <process_event+0x16e>
     720:	00003e7d 	.word	0x00003e7d

00000724 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     728:	468b      	mov	fp, r1
     72a:	4692      	mov	sl, r2
     72c:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     72e:	2500      	movs	r5, #0
{
     730:	b091      	sub	sp, #68	; 0x44
     732:	9002      	str	r0, [sp, #8]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     734:	f89a 0000 	ldrb.w	r0, [sl]
     738:	b908      	cbnz	r0, 73e <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     73a:	4628      	mov	r0, r5
     73c:	e35e      	b.n	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
		if (*fp != '%') {
     73e:	2825      	cmp	r0, #37	; 0x25
     740:	f10a 0701 	add.w	r7, sl, #1
     744:	d007      	beq.n	756 <cbvprintf+0x32>
			OUTC('%');
     746:	4659      	mov	r1, fp
     748:	9b02      	ldr	r3, [sp, #8]
     74a:	4798      	blx	r3
     74c:	2800      	cmp	r0, #0
     74e:	f2c0 8355 	blt.w	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
     752:	3501      	adds	r5, #1
			break;
     754:	e210      	b.n	b78 <CONFIG_ISR_STACK_SIZE+0x378>
		} state = {
     756:	2218      	movs	r2, #24
     758:	2100      	movs	r1, #0
     75a:	a80a      	add	r0, sp, #40	; 0x28
     75c:	f003 fe6d 	bl	443a <memset>
	if (*sp == '%') {
     760:	f89a 3001 	ldrb.w	r3, [sl, #1]
     764:	2b25      	cmp	r3, #37	; 0x25
     766:	d078      	beq.n	85a <CONFIG_ISR_STACK_SIZE+0x5a>
     768:	2200      	movs	r2, #0
     76a:	4694      	mov	ip, r2
     76c:	4616      	mov	r6, r2
     76e:	4696      	mov	lr, r2
     770:	4610      	mov	r0, r2
     772:	4639      	mov	r1, r7
		switch (*sp) {
     774:	f817 3b01 	ldrb.w	r3, [r7], #1
     778:	2b2b      	cmp	r3, #43	; 0x2b
     77a:	f000 809d 	beq.w	8b8 <CONFIG_ISR_STACK_SIZE+0xb8>
     77e:	f200 8094 	bhi.w	8aa <CONFIG_ISR_STACK_SIZE+0xaa>
     782:	2b20      	cmp	r3, #32
     784:	f000 809b 	beq.w	8be <CONFIG_ISR_STACK_SIZE+0xbe>
     788:	2b23      	cmp	r3, #35	; 0x23
     78a:	f000 809a 	beq.w	8c2 <CONFIG_ISR_STACK_SIZE+0xc2>
     78e:	b128      	cbz	r0, 79c <cbvprintf+0x78>
     790:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     794:	f040 0004 	orr.w	r0, r0, #4
     798:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     79c:	f1be 0f00 	cmp.w	lr, #0
     7a0:	d005      	beq.n	7ae <cbvprintf+0x8a>
     7a2:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     7a6:	f040 0008 	orr.w	r0, r0, #8
     7aa:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     7ae:	b12e      	cbz	r6, 7bc <cbvprintf+0x98>
     7b0:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     7b4:	f040 0010 	orr.w	r0, r0, #16
     7b8:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     7bc:	f1bc 0f00 	cmp.w	ip, #0
     7c0:	d005      	beq.n	7ce <cbvprintf+0xaa>
     7c2:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     7c6:	f040 0020 	orr.w	r0, r0, #32
     7ca:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     7ce:	b12a      	cbz	r2, 7dc <cbvprintf+0xb8>
     7d0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     7d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     7d8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     7dc:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     7e0:	f002 0044 	and.w	r0, r2, #68	; 0x44
     7e4:	2844      	cmp	r0, #68	; 0x44
     7e6:	d103      	bne.n	7f0 <cbvprintf+0xcc>
		conv->flag_zero = false;
     7e8:	f36f 1286 	bfc	r2, #6, #1
     7ec:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     7f0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     7f4:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     7f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     7fa:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     7fe:	d17b      	bne.n	8f8 <CONFIG_ISR_STACK_SIZE+0xf8>
		conv->width_star = true;
     800:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     804:	1c4b      	adds	r3, r1, #1
     806:	f042 0201 	orr.w	r2, r2, #1
     80a:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     80e:	781a      	ldrb	r2, [r3, #0]
     810:	2a2e      	cmp	r2, #46	; 0x2e
     812:	bf0c      	ite	eq
     814:	2101      	moveq	r1, #1
     816:	2100      	movne	r1, #0
     818:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     81c:	f361 0241 	bfi	r2, r1, #1, #1
     820:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     824:	d174      	bne.n	910 <CONFIG_ISR_STACK_SIZE+0x110>
	if (*sp == '*') {
     826:	785a      	ldrb	r2, [r3, #1]
     828:	2a2a      	cmp	r2, #42	; 0x2a
     82a:	d06a      	beq.n	902 <CONFIG_ISR_STACK_SIZE+0x102>
	size_t val = 0;
     82c:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     82e:	260a      	movs	r6, #10
     830:	3301      	adds	r3, #1
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     832:	4618      	mov	r0, r3
     834:	f810 2b01 	ldrb.w	r2, [r0], #1
     838:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     83c:	2f09      	cmp	r7, #9
     83e:	f240 808e 	bls.w	95e <CONFIG_ISR_STACK_SIZE+0x15e>
	conv->unsupported |= ((conv->prec_value < 0)
     842:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     846:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     848:	f3c2 0040 	ubfx	r0, r2, #1, #1
     84c:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     850:	f361 0241 	bfi	r2, r1, #1, #1
     854:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     858:	e05a      	b.n	910 <CONFIG_ISR_STACK_SIZE+0x110>
		conv->specifier = *sp++;
     85a:	f10a 0702 	add.w	r7, sl, #2
     85e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     862:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     866:	07d9      	lsls	r1, r3, #31
     868:	f140 8149 	bpl.w	afe <CONFIG_ISR_STACK_SIZE+0x2fe>
			width = va_arg(ap, int);
     86c:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     870:	f1b9 0f00 	cmp.w	r9, #0
     874:	da07      	bge.n	886 <CONFIG_ISR_STACK_SIZE+0x86>
				conv->flag_dash = true;
     876:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				width = -width;
     87a:	f1c9 0900 	rsb	r9, r9, #0
				conv->flag_dash = true;
     87e:	f042 0204 	orr.w	r2, r2, #4
     882:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
		if (conv->prec_star) {
     886:	075a      	lsls	r2, r3, #29
     888:	f140 8142 	bpl.w	b10 <CONFIG_ISR_STACK_SIZE+0x310>
			int arg = va_arg(ap, int);
     88c:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     890:	f1b8 0f00 	cmp.w	r8, #0
     894:	f280 8141 	bge.w	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
				conv->prec_present = false;
     898:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     89c:	f36f 0341 	bfc	r3, #1, #1
     8a0:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     8a4:	f04f 38ff 	mov.w	r8, #4294967295
     8a8:	e137      	b.n	b1a <CONFIG_ISR_STACK_SIZE+0x31a>
		switch (*sp) {
     8aa:	2b2d      	cmp	r3, #45	; 0x2d
     8ac:	d00c      	beq.n	8c8 <CONFIG_ISR_STACK_SIZE+0xc8>
     8ae:	2b30      	cmp	r3, #48	; 0x30
     8b0:	f47f af6d 	bne.w	78e <cbvprintf+0x6a>
			conv->flag_zero = true;
     8b4:	2201      	movs	r2, #1
	} while (loop);
     8b6:	e75c      	b.n	772 <cbvprintf+0x4e>
			conv->flag_plus = true;
     8b8:	f04f 0e01 	mov.w	lr, #1
     8bc:	e759      	b.n	772 <cbvprintf+0x4e>
			conv->flag_space = true;
     8be:	2601      	movs	r6, #1
     8c0:	e757      	b.n	772 <cbvprintf+0x4e>
			conv->flag_hash = true;
     8c2:	f04f 0c01 	mov.w	ip, #1
     8c6:	e754      	b.n	772 <cbvprintf+0x4e>
		switch (*sp) {
     8c8:	2001      	movs	r0, #1
     8ca:	e752      	b.n	772 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
     8cc:	4633      	mov	r3, r6
     8ce:	fb0c 0202 	mla	r2, ip, r2, r0
     8d2:	3a30      	subs	r2, #48	; 0x30
     8d4:	461e      	mov	r6, r3
     8d6:	f816 0b01 	ldrb.w	r0, [r6], #1
     8da:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     8de:	2f09      	cmp	r7, #9
     8e0:	d9f4      	bls.n	8cc <CONFIG_ISR_STACK_SIZE+0xcc>
	if (sp != wp) {
     8e2:	4299      	cmp	r1, r3
     8e4:	d093      	beq.n	80e <CONFIG_ISR_STACK_SIZE+0xe>
		conv->unsupported |= ((conv->width_value < 0)
     8e6:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     8ea:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     8ec:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     8ee:	f362 0141 	bfi	r1, r2, #1, #1
     8f2:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     8f6:	e78a      	b.n	80e <CONFIG_ISR_STACK_SIZE+0xe>
     8f8:	460b      	mov	r3, r1
	size_t val = 0;
     8fa:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     8fc:	f04f 0c0a 	mov.w	ip, #10
     900:	e7e8      	b.n	8d4 <CONFIG_ISR_STACK_SIZE+0xd4>
		conv->prec_star = true;
     902:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     906:	3302      	adds	r3, #2
		conv->prec_star = true;
     908:	f042 0204 	orr.w	r2, r2, #4
     90c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	switch (*sp) {
     910:	461f      	mov	r7, r3
     912:	f817 2b01 	ldrb.w	r2, [r7], #1
     916:	2a6c      	cmp	r2, #108	; 0x6c
     918:	d041      	beq.n	99e <CONFIG_ISR_STACK_SIZE+0x19e>
     91a:	d825      	bhi.n	968 <CONFIG_ISR_STACK_SIZE+0x168>
     91c:	2a68      	cmp	r2, #104	; 0x68
     91e:	d02b      	beq.n	978 <CONFIG_ISR_STACK_SIZE+0x178>
     920:	2a6a      	cmp	r2, #106	; 0x6a
     922:	d046      	beq.n	9b2 <CONFIG_ISR_STACK_SIZE+0x1b2>
     924:	2a4c      	cmp	r2, #76	; 0x4c
     926:	d04c      	beq.n	9c2 <CONFIG_ISR_STACK_SIZE+0x1c2>
     928:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     92a:	f817 2b01 	ldrb.w	r2, [r7], #1
     92e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	switch (conv->specifier) {
     932:	2a78      	cmp	r2, #120	; 0x78
	conv->specifier = *sp++;
     934:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     938:	f200 80d9 	bhi.w	aee <CONFIG_ISR_STACK_SIZE+0x2ee>
     93c:	2a57      	cmp	r2, #87	; 0x57
     93e:	d84d      	bhi.n	9dc <CONFIG_ISR_STACK_SIZE+0x1dc>
     940:	2a41      	cmp	r2, #65	; 0x41
     942:	d003      	beq.n	94c <CONFIG_ISR_STACK_SIZE+0x14c>
     944:	3a45      	subs	r2, #69	; 0x45
     946:	2a02      	cmp	r2, #2
     948:	f200 80d1 	bhi.w	aee <CONFIG_ISR_STACK_SIZE+0x2ee>
		conv->specifier_cat = SPECIFIER_FP;
     94c:	2204      	movs	r2, #4
     94e:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     952:	f362 0302 	bfi	r3, r2, #0, #3
     956:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     95a:	2301      	movs	r3, #1
			break;
     95c:	e09e      	b.n	a9c <CONFIG_ISR_STACK_SIZE+0x29c>
		val = 10U * val + *sp++ - '0';
     95e:	fb06 2101 	mla	r1, r6, r1, r2
     962:	4603      	mov	r3, r0
     964:	3930      	subs	r1, #48	; 0x30
     966:	e764      	b.n	832 <CONFIG_ISR_STACK_SIZE+0x32>
	switch (*sp) {
     968:	2a74      	cmp	r2, #116	; 0x74
     96a:	d026      	beq.n	9ba <CONFIG_ISR_STACK_SIZE+0x1ba>
     96c:	2a7a      	cmp	r2, #122	; 0x7a
     96e:	d1db      	bne.n	928 <CONFIG_ISR_STACK_SIZE+0x128>
		conv->length_mod = LENGTH_Z;
     970:	2206      	movs	r2, #6
     972:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     976:	e00d      	b.n	994 <CONFIG_ISR_STACK_SIZE+0x194>
		if (*++sp == 'h') {
     978:	785a      	ldrb	r2, [r3, #1]
     97a:	2a68      	cmp	r2, #104	; 0x68
     97c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     980:	d106      	bne.n	990 <CONFIG_ISR_STACK_SIZE+0x190>
			conv->length_mod = LENGTH_HH;
     982:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     984:	f361 02c6 	bfi	r2, r1, #3, #4
     988:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     98c:	1c9f      	adds	r7, r3, #2
     98e:	e7cc      	b.n	92a <CONFIG_ISR_STACK_SIZE+0x12a>
			conv->length_mod = LENGTH_H;
     990:	4613      	mov	r3, r2
     992:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     994:	f362 03c6 	bfi	r3, r2, #3, #4
     998:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     99c:	e7c5      	b.n	92a <CONFIG_ISR_STACK_SIZE+0x12a>
		if (*++sp == 'l') {
     99e:	785a      	ldrb	r2, [r3, #1]
     9a0:	2a6c      	cmp	r2, #108	; 0x6c
     9a2:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     9a6:	d101      	bne.n	9ac <CONFIG_ISR_STACK_SIZE+0x1ac>
			conv->length_mod = LENGTH_LL;
     9a8:	2104      	movs	r1, #4
     9aa:	e7eb      	b.n	984 <CONFIG_ISR_STACK_SIZE+0x184>
			conv->length_mod = LENGTH_L;
     9ac:	4613      	mov	r3, r2
     9ae:	2203      	movs	r2, #3
     9b0:	e7f0      	b.n	994 <CONFIG_ISR_STACK_SIZE+0x194>
		conv->length_mod = LENGTH_J;
     9b2:	2205      	movs	r2, #5
     9b4:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     9b8:	e7ec      	b.n	994 <CONFIG_ISR_STACK_SIZE+0x194>
		conv->length_mod = LENGTH_T;
     9ba:	2207      	movs	r2, #7
     9bc:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     9c0:	e7e8      	b.n	994 <CONFIG_ISR_STACK_SIZE+0x194>
		conv->unsupported = true;
     9c2:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     9c6:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     9ca:	f023 0302 	bic.w	r3, r3, #2
     9ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     9d2:	f043 0302 	orr.w	r3, r3, #2
     9d6:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     9da:	e7a6      	b.n	92a <CONFIG_ISR_STACK_SIZE+0x12a>
     9dc:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     9e0:	2920      	cmp	r1, #32
     9e2:	f200 8084 	bhi.w	aee <CONFIG_ISR_STACK_SIZE+0x2ee>
     9e6:	a001      	add	r0, pc, #4	; (adr r0, 9ec <CONFIG_ISR_STACK_SIZE+0x1ec>)
     9e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     9ec:	00000ab1 	.word	0x00000ab1
     9f0:	00000aef 	.word	0x00000aef
     9f4:	00000aef 	.word	0x00000aef
     9f8:	00000aef 	.word	0x00000aef
     9fc:	00000aef 	.word	0x00000aef
     a00:	00000aef 	.word	0x00000aef
     a04:	00000aef 	.word	0x00000aef
     a08:	00000aef 	.word	0x00000aef
     a0c:	00000aef 	.word	0x00000aef
     a10:	0000094d 	.word	0x0000094d
     a14:	00000aef 	.word	0x00000aef
     a18:	00000ab1 	.word	0x00000ab1
     a1c:	00000a71 	.word	0x00000a71
     a20:	0000094d 	.word	0x0000094d
     a24:	0000094d 	.word	0x0000094d
     a28:	0000094d 	.word	0x0000094d
     a2c:	00000aef 	.word	0x00000aef
     a30:	00000a71 	.word	0x00000a71
     a34:	00000aef 	.word	0x00000aef
     a38:	00000aef 	.word	0x00000aef
     a3c:	00000aef 	.word	0x00000aef
     a40:	00000aef 	.word	0x00000aef
     a44:	00000ab9 	.word	0x00000ab9
     a48:	00000ab1 	.word	0x00000ab1
     a4c:	00000ad5 	.word	0x00000ad5
     a50:	00000aef 	.word	0x00000aef
     a54:	00000aef 	.word	0x00000aef
     a58:	00000ad5 	.word	0x00000ad5
     a5c:	00000aef 	.word	0x00000aef
     a60:	00000ab1 	.word	0x00000ab1
     a64:	00000aef 	.word	0x00000aef
     a68:	00000aef 	.word	0x00000aef
     a6c:	00000ab1 	.word	0x00000ab1
		conv->specifier_cat = SPECIFIER_SINT;
     a70:	2001      	movs	r0, #1
     a72:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     a76:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     a7a:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     a7e:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     a80:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     a84:	bf02      	ittt	eq
     a86:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     a8a:	f041 0101 	orreq.w	r1, r1, #1
     a8e:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     a92:	2a63      	cmp	r2, #99	; 0x63
     a94:	d131      	bne.n	afa <CONFIG_ISR_STACK_SIZE+0x2fa>
			unsupported = (conv->length_mod != LENGTH_NONE);
     a96:	3b00      	subs	r3, #0
     a98:	bf18      	it	ne
     a9a:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     a9c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     aa0:	f3c2 0140 	ubfx	r1, r2, #1, #1
     aa4:	430b      	orrs	r3, r1
     aa6:	f363 0241 	bfi	r2, r3, #1, #1
     aaa:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     aae:	e6d8      	b.n	862 <CONFIG_ISR_STACK_SIZE+0x62>
		conv->specifier_cat = SPECIFIER_UINT;
     ab0:	2002      	movs	r0, #2
     ab2:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     ab6:	e7de      	b.n	a76 <CONFIG_ISR_STACK_SIZE+0x276>
		conv->specifier_cat = SPECIFIER_PTR;
     ab8:	2103      	movs	r1, #3
     aba:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     abe:	f003 0378 	and.w	r3, r3, #120	; 0x78
     ac2:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
     ac6:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     aca:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
     acc:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     ad0:	4143      	adcs	r3, r0
     ad2:	e7e3      	b.n	a9c <CONFIG_ISR_STACK_SIZE+0x29c>
		conv->specifier_cat = SPECIFIER_PTR;
     ad4:	2103      	movs	r1, #3
     ad6:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     ada:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     ade:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
     ae2:	bf14      	ite	ne
     ae4:	2301      	movne	r3, #1
     ae6:	2300      	moveq	r3, #0
		conv->specifier_cat = SPECIFIER_PTR;
     ae8:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     aec:	e7d6      	b.n	a9c <CONFIG_ISR_STACK_SIZE+0x29c>
		conv->invalid = true;
     aee:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     af2:	f043 0301 	orr.w	r3, r3, #1
     af6:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
     afa:	2300      	movs	r3, #0
     afc:	e7ce      	b.n	a9c <CONFIG_ISR_STACK_SIZE+0x29c>
		} else if (conv->width_present) {
     afe:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
     b02:	2a00      	cmp	r2, #0
		int width = -1;
     b04:	bfac      	ite	ge
     b06:	f04f 39ff 	movge.w	r9, #4294967295
			width = conv->width_value;
     b0a:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
     b0e:	e6ba      	b.n	886 <CONFIG_ISR_STACK_SIZE+0x86>
		} else if (conv->prec_present) {
     b10:	079b      	lsls	r3, r3, #30
     b12:	f57f aec7 	bpl.w	8a4 <CONFIG_ISR_STACK_SIZE+0xa4>
			precision = conv->prec_value;
     b16:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
		conv->pad0_value = 0;
     b1a:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     b1c:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
     b20:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
			= (enum length_mod_enum)conv->length_mod;
     b24:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		enum specifier_cat_enum specifier_cat
     b28:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     b2c:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     b2e:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     b32:	d136      	bne.n	ba2 <CONFIG_ISR_STACK_SIZE+0x3a2>
			switch (length_mod) {
     b34:	1ed3      	subs	r3, r2, #3
     b36:	2b04      	cmp	r3, #4
     b38:	d820      	bhi.n	b7c <CONFIG_ISR_STACK_SIZE+0x37c>
     b3a:	e8df f003 	tbb	[pc, r3]
     b3e:	0703      	.short	0x0703
     b40:	1f07      	.short	0x1f07
     b42:	1f          	.byte	0x1f
     b43:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
     b44:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
     b48:	17c1      	asrs	r1, r0, #31
     b4a:	e004      	b.n	b56 <CONFIG_ISR_STACK_SIZE+0x356>
					(sint_value_type)va_arg(ap, intmax_t);
     b4c:	3407      	adds	r4, #7
     b4e:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
     b52:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
     b56:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
     b5a:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     b5e:	f013 0603 	ands.w	r6, r3, #3
     b62:	d054      	beq.n	c0e <CONFIG_ISR_STACK_SIZE+0x40e>
			OUTS(sp, fp);
     b64:	463b      	mov	r3, r7
     b66:	4652      	mov	r2, sl
     b68:	4659      	mov	r1, fp
     b6a:	9802      	ldr	r0, [sp, #8]
     b6c:	f003 fb30 	bl	41d0 <outs>
     b70:	2800      	cmp	r0, #0
     b72:	f2c0 8143 	blt.w	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
     b76:	4405      	add	r5, r0
			continue;
     b78:	46ba      	mov	sl, r7
     b7a:	e5db      	b.n	734 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     b7c:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
     b80:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
     b82:	ea4f 71e0 	mov.w	r1, r0, asr #31
     b86:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     b8a:	d105      	bne.n	b98 <CONFIG_ISR_STACK_SIZE+0x398>
				value->uint = (unsigned char)value->uint;
     b8c:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
     b90:	930a      	str	r3, [sp, #40]	; 0x28
     b92:	2300      	movs	r3, #0
     b94:	930b      	str	r3, [sp, #44]	; 0x2c
     b96:	e7e0      	b.n	b5a <CONFIG_ISR_STACK_SIZE+0x35a>
			} else if (length_mod == LENGTH_H) {
     b98:	2a02      	cmp	r2, #2
     b9a:	d1de      	bne.n	b5a <CONFIG_ISR_STACK_SIZE+0x35a>
				value->sint = (short)value->sint;
     b9c:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
     ba0:	e7d2      	b.n	b48 <CONFIG_ISR_STACK_SIZE+0x348>
		} else if (specifier_cat == SPECIFIER_UINT) {
     ba2:	2b02      	cmp	r3, #2
     ba4:	d123      	bne.n	bee <CONFIG_ISR_STACK_SIZE+0x3ee>
			switch (length_mod) {
     ba6:	1ed3      	subs	r3, r2, #3
     ba8:	2b04      	cmp	r3, #4
     baa:	d813      	bhi.n	bd4 <CONFIG_ISR_STACK_SIZE+0x3d4>
     bac:	e8df f003 	tbb	[pc, r3]
     bb0:	120a0a03 	.word	0x120a0a03
     bb4:	12          	.byte	0x12
     bb5:	00          	.byte	0x00
				if ((!WCHAR_IS_SIGNED)
     bb6:	2100      	movs	r1, #0
					value->uint = (wchar_t)va_arg(ap,
     bb8:	6820      	ldr	r0, [r4, #0]
     bba:	1d23      	adds	r3, r4, #4
     bbc:	900a      	str	r0, [sp, #40]	; 0x28
     bbe:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
     bc0:	461c      	mov	r4, r3
     bc2:	e7ca      	b.n	b5a <CONFIG_ISR_STACK_SIZE+0x35a>
					(uint_value_type)va_arg(ap,
     bc4:	3407      	adds	r4, #7
     bc6:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
     bca:	e8f3 0102 	ldrd	r0, r1, [r3], #8
     bce:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
     bd2:	e7f5      	b.n	bc0 <CONFIG_ISR_STACK_SIZE+0x3c0>
					(uint_value_type)va_arg(ap, size_t);
     bd4:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
     bd8:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
     bda:	930a      	str	r3, [sp, #40]	; 0x28
     bdc:	f04f 0300 	mov.w	r3, #0
     be0:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
     be2:	d0d3      	beq.n	b8c <CONFIG_ISR_STACK_SIZE+0x38c>
			} else if (length_mod == LENGTH_H) {
     be4:	2a02      	cmp	r2, #2
     be6:	d1b8      	bne.n	b5a <CONFIG_ISR_STACK_SIZE+0x35a>
				value->uint = (unsigned short)value->uint;
     be8:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
     bec:	e7d0      	b.n	b90 <CONFIG_ISR_STACK_SIZE+0x390>
		} else if (specifier_cat == SPECIFIER_FP) {
     bee:	2b04      	cmp	r3, #4
     bf0:	d107      	bne.n	c02 <CONFIG_ISR_STACK_SIZE+0x402>
			if (length_mod == LENGTH_UPPER_L) {
     bf2:	3407      	adds	r4, #7
     bf4:	f024 0407 	bic.w	r4, r4, #7
     bf8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
     bfc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
     c00:	e7ab      	b.n	b5a <CONFIG_ISR_STACK_SIZE+0x35a>
		} else if (specifier_cat == SPECIFIER_PTR) {
     c02:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
     c04:	bf04      	itt	eq
     c06:	f854 3b04 	ldreq.w	r3, [r4], #4
     c0a:	930a      	streq	r3, [sp, #40]	; 0x28
     c0c:	e7a5      	b.n	b5a <CONFIG_ISR_STACK_SIZE+0x35a>
		switch (conv->specifier) {
     c0e:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     c12:	2878      	cmp	r0, #120	; 0x78
     c14:	d8b0      	bhi.n	b78 <CONFIG_ISR_STACK_SIZE+0x378>
     c16:	2862      	cmp	r0, #98	; 0x62
     c18:	d822      	bhi.n	c60 <CONFIG_ISR_STACK_SIZE+0x460>
     c1a:	2825      	cmp	r0, #37	; 0x25
     c1c:	f43f ad93 	beq.w	746 <cbvprintf+0x22>
     c20:	2858      	cmp	r0, #88	; 0x58
     c22:	d1a9      	bne.n	b78 <CONFIG_ISR_STACK_SIZE+0x378>
			bps = encode_uint(value->uint, conv, buf, bpe);
     c24:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
     c28:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     c2c:	9300      	str	r3, [sp, #0]
     c2e:	aa0c      	add	r2, sp, #48	; 0x30
     c30:	ab04      	add	r3, sp, #16
     c32:	f003 fa82 	bl	413a <encode_uint>
     c36:	4682      	mov	sl, r0
			if (precision >= 0) {
     c38:	f1b8 0f00 	cmp.w	r8, #0
     c3c:	f10d 0026 	add.w	r0, sp, #38	; 0x26
     c40:	db0c      	blt.n	c5c <CONFIG_ISR_STACK_SIZE+0x45c>
				conv->flag_zero = false;
     c42:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
     c46:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
     c4a:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     c4e:	4598      	cmp	r8, r3
				conv->flag_zero = false;
     c50:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
     c54:	d902      	bls.n	c5c <CONFIG_ISR_STACK_SIZE+0x45c>
					conv->pad0_value = precision - (int)len;
     c56:	eba8 0303 	sub.w	r3, r8, r3
     c5a:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
     c5c:	4680      	mov	r8, r0
     c5e:	e03d      	b.n	cdc <CONFIG_ISR_STACK_SIZE+0x4dc>
     c60:	3863      	subs	r0, #99	; 0x63
     c62:	2815      	cmp	r0, #21
     c64:	d888      	bhi.n	b78 <CONFIG_ISR_STACK_SIZE+0x378>
     c66:	a101      	add	r1, pc, #4	; (adr r1, c6c <CONFIG_ISR_STACK_SIZE+0x46c>)
     c68:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
     c6c:	00000ced 	.word	0x00000ced
     c70:	00000d51 	.word	0x00000d51
     c74:	00000b79 	.word	0x00000b79
     c78:	00000b79 	.word	0x00000b79
     c7c:	00000b79 	.word	0x00000b79
     c80:	00000b79 	.word	0x00000b79
     c84:	00000d51 	.word	0x00000d51
     c88:	00000b79 	.word	0x00000b79
     c8c:	00000b79 	.word	0x00000b79
     c90:	00000b79 	.word	0x00000b79
     c94:	00000b79 	.word	0x00000b79
     c98:	00000daf 	.word	0x00000daf
     c9c:	00000d7d 	.word	0x00000d7d
     ca0:	00000d81 	.word	0x00000d81
     ca4:	00000b79 	.word	0x00000b79
     ca8:	00000b79 	.word	0x00000b79
     cac:	00000cc5 	.word	0x00000cc5
     cb0:	00000b79 	.word	0x00000b79
     cb4:	00000d7d 	.word	0x00000d7d
     cb8:	00000b79 	.word	0x00000b79
     cbc:	00000b79 	.word	0x00000b79
     cc0:	00000d7d 	.word	0x00000d7d
			if (precision >= 0) {
     cc4:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
     cc8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
     ccc:	db0a      	blt.n	ce4 <CONFIG_ISR_STACK_SIZE+0x4e4>
				len = strnlen(bps, precision);
     cce:	4641      	mov	r1, r8
     cd0:	4650      	mov	r0, sl
     cd2:	f003 fb72 	bl	43ba <strnlen>
		char sign = 0;
     cd6:	2600      	movs	r6, #0
			bpe = bps + len;
     cd8:	eb0a 0800 	add.w	r8, sl, r0
		if (bps == NULL) {
     cdc:	f1ba 0f00 	cmp.w	sl, #0
     ce0:	d10c      	bne.n	cfc <CONFIG_ISR_STACK_SIZE+0x4fc>
     ce2:	e749      	b.n	b78 <CONFIG_ISR_STACK_SIZE+0x378>
				len = strlen(bps);
     ce4:	4650      	mov	r0, sl
     ce6:	f003 fb61 	bl	43ac <strlen>
     cea:	e7f4      	b.n	cd6 <CONFIG_ISR_STACK_SIZE+0x4d6>
			break;
     cec:	2600      	movs	r6, #0
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
			bpe = buf + 1;
     cf0:	f10d 0811 	add.w	r8, sp, #17
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     cf4:	f88d 3010 	strb.w	r3, [sp, #16]
			bps = buf;
     cf8:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
     cfc:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
     d00:	b106      	cbz	r6, d04 <CONFIG_ISR_STACK_SIZE+0x504>
			nj_len += 1U;
     d02:	3301      	adds	r3, #1
		if (conv->altform_0c) {
     d04:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     d08:	06d0      	lsls	r0, r2, #27
     d0a:	d56b      	bpl.n	de4 <CONFIG_ISR_STACK_SIZE+0x5e4>
			nj_len += 2U;
     d0c:	3302      	adds	r3, #2
		if (conv->pad_fp) {
     d0e:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
     d10:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
     d12:	bf48      	it	mi
     d14:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
     d16:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
     d18:	bf48      	it	mi
     d1a:	189b      	addmi	r3, r3, r2
		if (width > 0) {
     d1c:	f1b9 0f00 	cmp.w	r9, #0
     d20:	dd79      	ble.n	e16 <CONFIG_ISR_STACK_SIZE+0x616>
			if (!conv->flag_dash) {
     d22:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
     d26:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
     d2a:	f3c2 0380 	ubfx	r3, r2, #2, #1
     d2e:	9303      	str	r3, [sp, #12]
     d30:	0753      	lsls	r3, r2, #29
     d32:	d470      	bmi.n	e16 <CONFIG_ISR_STACK_SIZE+0x616>
				if (conv->flag_zero) {
     d34:	0650      	lsls	r0, r2, #25
     d36:	d564      	bpl.n	e02 <CONFIG_ISR_STACK_SIZE+0x602>
					if (sign != 0) {
     d38:	b146      	cbz	r6, d4c <CONFIG_ISR_STACK_SIZE+0x54c>
						OUTC(sign);
     d3a:	4659      	mov	r1, fp
     d3c:	4630      	mov	r0, r6
     d3e:	9b02      	ldr	r3, [sp, #8]
     d40:	4798      	blx	r3
     d42:	2800      	cmp	r0, #0
     d44:	db5a      	blt.n	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
						sign = 0;
     d46:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
     d48:	3501      	adds	r5, #1
						sign = 0;
     d4a:	461e      	mov	r6, r3
					pad = '0';
     d4c:	2330      	movs	r3, #48	; 0x30
     d4e:	e059      	b.n	e04 <CONFIG_ISR_STACK_SIZE+0x604>
			if (conv->flag_plus) {
     d50:	071e      	lsls	r6, r3, #28
     d52:	d411      	bmi.n	d78 <CONFIG_ISR_STACK_SIZE+0x578>
				sign = ' ';
     d54:	f013 0610 	ands.w	r6, r3, #16
     d58:	bf18      	it	ne
     d5a:	2620      	movne	r6, #32
			if (value->sint < 0) {
     d5c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
     d60:	2a00      	cmp	r2, #0
     d62:	f173 0100 	sbcs.w	r1, r3, #0
     d66:	f6bf af5d 	bge.w	c24 <CONFIG_ISR_STACK_SIZE+0x424>
				value->uint = (uint_value_type)-value->sint;
     d6a:	4252      	negs	r2, r2
     d6c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
				sign = '-';
     d70:	262d      	movs	r6, #45	; 0x2d
				value->uint = (uint_value_type)-value->sint;
     d72:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
     d76:	e755      	b.n	c24 <CONFIG_ISR_STACK_SIZE+0x424>
				sign = '+';
     d78:	262b      	movs	r6, #43	; 0x2b
     d7a:	e7ef      	b.n	d5c <CONFIG_ISR_STACK_SIZE+0x55c>
		switch (conv->specifier) {
     d7c:	2600      	movs	r6, #0
     d7e:	e751      	b.n	c24 <CONFIG_ISR_STACK_SIZE+0x424>
			if (value->ptr != NULL) {
     d80:	980a      	ldr	r0, [sp, #40]	; 0x28
     d82:	b348      	cbz	r0, dd8 <CONFIG_ISR_STACK_SIZE+0x5d8>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     d84:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     d88:	9300      	str	r3, [sp, #0]
     d8a:	2100      	movs	r1, #0
     d8c:	ab04      	add	r3, sp, #16
     d8e:	aa0c      	add	r2, sp, #48	; 0x30
     d90:	f003 f9d3 	bl	413a <encode_uint>
				conv->altform_0c = true;
     d94:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
				bps = encode_uint((uintptr_t)value->ptr, conv,
     d98:	4682      	mov	sl, r0
				conv->altform_0c = true;
     d9a:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     d9e:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     da2:	f043 0310 	orr.w	r3, r3, #16
		char sign = 0;
     da6:	2600      	movs	r6, #0
				conv->altform_0c = true;
     da8:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
				goto prec_int_pad0;
     dac:	e744      	b.n	c38 <CONFIG_ISR_STACK_SIZE+0x438>
				store_count(conv, value->ptr, count);
     dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
     db0:	2a07      	cmp	r2, #7
     db2:	f63f aee1 	bhi.w	b78 <CONFIG_ISR_STACK_SIZE+0x378>
     db6:	e8df f002 	tbb	[pc, r2]
     dba:	040d      	.short	0x040d
     dbc:	08080d06 	.word	0x08080d06
     dc0:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
     dc2:	701d      	strb	r5, [r3, #0]
		break;
     dc4:	e6d8      	b.n	b78 <CONFIG_ISR_STACK_SIZE+0x378>
		*(short *)dp = (short)count;
     dc6:	801d      	strh	r5, [r3, #0]
		break;
     dc8:	e6d6      	b.n	b78 <CONFIG_ISR_STACK_SIZE+0x378>
		*(intmax_t *)dp = (intmax_t)count;
     dca:	4628      	mov	r0, r5
     dcc:	17e9      	asrs	r1, r5, #31
     dce:	e9c3 0100 	strd	r0, r1, [r3]
		break;
     dd2:	e6d1      	b.n	b78 <CONFIG_ISR_STACK_SIZE+0x378>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     dd4:	601d      	str	r5, [r3, #0]
		break;
     dd6:	e6cf      	b.n	b78 <CONFIG_ISR_STACK_SIZE+0x378>
			bpe = bps + 5;
     dd8:	f8df 80c4 	ldr.w	r8, [pc, #196]	; ea0 <CONFIG_ISR_STACK_SIZE+0x6a0>
     ddc:	4606      	mov	r6, r0
			bps = "(nil)";
     dde:	f1a8 0a05 	sub.w	sl, r8, #5
     de2:	e78b      	b.n	cfc <CONFIG_ISR_STACK_SIZE+0x4fc>
		} else if (conv->altform_0) {
     de4:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
     de6:	bf48      	it	mi
     de8:	3301      	addmi	r3, #1
     dea:	e790      	b.n	d0e <CONFIG_ISR_STACK_SIZE+0x50e>
					OUTC(pad);
     dec:	4618      	mov	r0, r3
     dee:	9303      	str	r3, [sp, #12]
     df0:	4659      	mov	r1, fp
     df2:	9b02      	ldr	r3, [sp, #8]
     df4:	4798      	blx	r3
     df6:	2800      	cmp	r0, #0
     df8:	9b03      	ldr	r3, [sp, #12]
     dfa:	da04      	bge.n	e06 <CONFIG_ISR_STACK_SIZE+0x606>
#undef OUTS
#undef OUTC
}
     dfc:	b011      	add	sp, #68	; 0x44
     dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     e02:	2320      	movs	r3, #32
     e04:	444d      	add	r5, r9
     e06:	464a      	mov	r2, r9
				while (width-- > 0) {
     e08:	2a00      	cmp	r2, #0
     e0a:	eba5 0109 	sub.w	r1, r5, r9
     e0e:	f109 39ff 	add.w	r9, r9, #4294967295
     e12:	dceb      	bgt.n	dec <CONFIG_ISR_STACK_SIZE+0x5ec>
     e14:	460d      	mov	r5, r1
		if (sign != 0) {
     e16:	b136      	cbz	r6, e26 <CONFIG_ISR_STACK_SIZE+0x626>
			OUTC(sign);
     e18:	4659      	mov	r1, fp
     e1a:	4630      	mov	r0, r6
     e1c:	9b02      	ldr	r3, [sp, #8]
     e1e:	4798      	blx	r3
     e20:	2800      	cmp	r0, #0
     e22:	dbeb      	blt.n	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
     e24:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     e26:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     e2a:	06d9      	lsls	r1, r3, #27
     e2c:	d401      	bmi.n	e32 <CONFIG_ISR_STACK_SIZE+0x632>
     e2e:	071a      	lsls	r2, r3, #28
     e30:	d506      	bpl.n	e40 <CONFIG_ISR_STACK_SIZE+0x640>
				OUTC('0');
     e32:	4659      	mov	r1, fp
     e34:	2030      	movs	r0, #48	; 0x30
     e36:	9b02      	ldr	r3, [sp, #8]
     e38:	4798      	blx	r3
     e3a:	2800      	cmp	r0, #0
     e3c:	dbde      	blt.n	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
     e3e:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     e40:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     e44:	06db      	lsls	r3, r3, #27
     e46:	d507      	bpl.n	e58 <CONFIG_ISR_STACK_SIZE+0x658>
				OUTC(conv->specifier);
     e48:	4659      	mov	r1, fp
     e4a:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     e4e:	9b02      	ldr	r3, [sp, #8]
     e50:	4798      	blx	r3
     e52:	2800      	cmp	r0, #0
     e54:	dbd2      	blt.n	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
     e56:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     e58:	9e0d      	ldr	r6, [sp, #52]	; 0x34
     e5a:	442e      	add	r6, r5
     e5c:	1b73      	subs	r3, r6, r5
     e5e:	2b00      	cmp	r3, #0
     e60:	dc16      	bgt.n	e90 <CONFIG_ISR_STACK_SIZE+0x690>
			OUTS(bps, bpe);
     e62:	4643      	mov	r3, r8
     e64:	4652      	mov	r2, sl
     e66:	4659      	mov	r1, fp
     e68:	9802      	ldr	r0, [sp, #8]
     e6a:	f003 f9b1 	bl	41d0 <outs>
     e6e:	2800      	cmp	r0, #0
     e70:	dbc4      	blt.n	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
     e72:	4405      	add	r5, r0
		while (width > 0) {
     e74:	44a9      	add	r9, r5
     e76:	eba9 0305 	sub.w	r3, r9, r5
     e7a:	2b00      	cmp	r3, #0
     e7c:	f77f ae7c 	ble.w	b78 <CONFIG_ISR_STACK_SIZE+0x378>
			OUTC(' ');
     e80:	4659      	mov	r1, fp
     e82:	2020      	movs	r0, #32
     e84:	9b02      	ldr	r3, [sp, #8]
     e86:	4798      	blx	r3
     e88:	2800      	cmp	r0, #0
     e8a:	dbb7      	blt.n	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
     e8c:	3501      	adds	r5, #1
			--width;
     e8e:	e7f2      	b.n	e76 <CONFIG_ISR_STACK_SIZE+0x676>
				OUTC('0');
     e90:	4659      	mov	r1, fp
     e92:	2030      	movs	r0, #48	; 0x30
     e94:	9b02      	ldr	r3, [sp, #8]
     e96:	4798      	blx	r3
     e98:	2800      	cmp	r0, #0
     e9a:	dbaf      	blt.n	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
     e9c:	3501      	adds	r5, #1
     e9e:	e7dd      	b.n	e5c <CONFIG_ISR_STACK_SIZE+0x65c>
     ea0:	00004c98 	.word	0x00004c98

00000ea4 <nordicsemi_nrf91_init>:
     ea4:	f04f 0220 	mov.w	r2, #32
     ea8:	f3ef 8311 	mrs	r3, BASEPRI
     eac:	f382 8811 	msr	BASEPRI, r2
     eb0:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
     eb4:	2101      	movs	r1, #1
     eb6:	4a04      	ldr	r2, [pc, #16]	; (ec8 <nordicsemi_nrf91_init+0x24>)
     eb8:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
     ebc:	f383 8811 	msr	BASEPRI, r3
     ec0:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
     ec4:	2000      	movs	r0, #0
     ec6:	4770      	bx	lr
     ec8:	50039000 	.word	0x50039000

00000ecc <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
     ecc:	b120      	cbz	r0, ed8 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
     ece:	4b03      	ldr	r3, [pc, #12]	; (edc <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
     ed0:	0180      	lsls	r0, r0, #6
     ed2:	f043 0301 	orr.w	r3, r3, #1
     ed6:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
     ed8:	4770      	bx	lr
     eda:	bf00      	nop
     edc:	00004b00 	.word	0x00004b00

00000ee0 <sys_reboot>:

extern void sys_arch_reboot(int type);
extern void sys_clock_disable(void);

void sys_reboot(int type)
{
     ee0:	4604      	mov	r4, r0
     ee2:	b508      	push	{r3, lr}
	__asm__ volatile(
     ee4:	f04f 0220 	mov.w	r2, #32
     ee8:	f3ef 8311 	mrs	r3, BASEPRI
     eec:	f382 8811 	msr	BASEPRI, r2
     ef0:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
#ifdef CONFIG_SYS_CLOCK_EXISTS
	sys_clock_disable();
     ef4:	f003 fa1b 	bl	432e <sys_clock_disable>
#endif

	sys_arch_reboot(type);
     ef8:	4620      	mov	r0, r4
     efa:	f000 fd9f 	bl	1a3c <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
     efe:	4803      	ldr	r0, [pc, #12]	; (f0c <sys_reboot+0x2c>)
     f00:	f002 ff7d 	bl	3dfe <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
     f04:	f000 fc5a 	bl	17bc <arch_cpu_idle>
     f08:	e7fc      	b.n	f04 <sys_reboot+0x24>
     f0a:	bf00      	nop
     f0c:	00004c99 	.word	0x00004c99

00000f10 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
     f10:	b510      	push	{r4, lr}
     f12:	4807      	ldr	r0, [pc, #28]	; (f30 <uart_console_init+0x20>)
     f14:	f001 fd12 	bl	293c <z_impl_device_get_binding>
	__stdout_hook_install(console_out);
     f18:	4c06      	ldr	r4, [pc, #24]	; (f34 <uart_console_init+0x24>)

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
     f1a:	4b07      	ldr	r3, [pc, #28]	; (f38 <uart_console_init+0x28>)
     f1c:	6018      	str	r0, [r3, #0]
	__stdout_hook_install(console_out);
     f1e:	4620      	mov	r0, r4
     f20:	f000 ff36 	bl	1d90 <__stdout_hook_install>
	__printk_hook_install(console_out);
     f24:	4620      	mov	r0, r4
     f26:	f7ff fb03 	bl	530 <__printk_hook_install>

	uart_console_hook_install();

	return 0;
}
     f2a:	2000      	movs	r0, #0
     f2c:	bd10      	pop	{r4, pc}
     f2e:	bf00      	nop
     f30:	00004cc2 	.word	0x00004cc2
     f34:	00000f3d 	.word	0x00000f3d
     f38:	20000278 	.word	0x20000278

00000f3c <console_out>:
	if ('\n' == c) {
     f3c:	280a      	cmp	r0, #10
{
     f3e:	b538      	push	{r3, r4, r5, lr}
     f40:	4604      	mov	r4, r0
     f42:	4d07      	ldr	r5, [pc, #28]	; (f60 <console_out+0x24>)
	if ('\n' == c) {
     f44:	d104      	bne.n	f50 <console_out+0x14>
     f46:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
     f48:	6883      	ldr	r3, [r0, #8]
     f4a:	210d      	movs	r1, #13
     f4c:	685b      	ldr	r3, [r3, #4]
     f4e:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
     f50:	6828      	ldr	r0, [r5, #0]
     f52:	6883      	ldr	r3, [r0, #8]
     f54:	b2e1      	uxtb	r1, r4
     f56:	685b      	ldr	r3, [r3, #4]
     f58:	4798      	blx	r3
}
     f5a:	4620      	mov	r0, r4
     f5c:	bd38      	pop	{r3, r4, r5, pc}
     f5e:	bf00      	nop
     f60:	20000278 	.word	0x20000278

00000f64 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
     f64:	4a0e      	ldr	r2, [pc, #56]	; (fa0 <onoff_stop+0x3c>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
     f66:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
     f68:	1a84      	subs	r4, r0, r2
{
     f6a:	4605      	mov	r5, r0
	err = set_off_state(&subdata->flags, ctx);
     f6c:	200c      	movs	r0, #12
{
     f6e:	460e      	mov	r6, r1
	err = set_off_state(&subdata->flags, ctx);
     f70:	2140      	movs	r1, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
     f72:	10a3      	asrs	r3, r4, #2
     f74:	4c0b      	ldr	r4, [pc, #44]	; (fa4 <onoff_stop+0x40>)
     f76:	435c      	muls	r4, r3
     f78:	b2e4      	uxtb	r4, r4
	err = set_off_state(&subdata->flags, ctx);
     f7a:	fb00 2004 	mla	r0, r0, r4, r2
     f7e:	4408      	add	r0, r1
     f80:	f003 f948 	bl	4214 <set_off_state>
	if (err < 0) {
     f84:	1e01      	subs	r1, r0, #0
     f86:	db05      	blt.n	f94 <onoff_stop+0x30>
	get_sub_config(dev, type)->stop();
     f88:	4b07      	ldr	r3, [pc, #28]	; (fa8 <onoff_stop+0x44>)
     f8a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
     f8e:	6863      	ldr	r3, [r4, #4]
     f90:	4798      	blx	r3
	return 0;
     f92:	2100      	movs	r1, #0
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
	notify(mgr, res);
     f94:	4628      	mov	r0, r5
     f96:	4633      	mov	r3, r6
}
     f98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
     f9c:	4718      	bx	r3
     f9e:	bf00      	nop
     fa0:	2000028c 	.word	0x2000028c
     fa4:	b6db6db7 	.word	0xb6db6db7
     fa8:	00004b1c 	.word	0x00004b1c

00000fac <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
     fac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err = set_starting_state(&subdata->flags, ctx);
     fb0:	250c      	movs	r5, #12
	size_t offset = (size_t)(mgr - data->mgr);
     fb2:	4e10      	ldr	r6, [pc, #64]	; (ff4 <onoff_start+0x48>)
{
     fb4:	4680      	mov	r8, r0
	size_t offset = (size_t)(mgr - data->mgr);
     fb6:	1b84      	subs	r4, r0, r6
     fb8:	10a3      	asrs	r3, r4, #2
     fba:	4c0f      	ldr	r4, [pc, #60]	; (ff8 <onoff_start+0x4c>)
{
     fbc:	460f      	mov	r7, r1
	size_t offset = (size_t)(mgr - data->mgr);
     fbe:	435c      	muls	r4, r3
     fc0:	b2e4      	uxtb	r4, r4
	err = set_starting_state(&subdata->flags, ctx);
     fc2:	4365      	muls	r5, r4
     fc4:	f105 0040 	add.w	r0, r5, #64	; 0x40
     fc8:	2140      	movs	r1, #64	; 0x40
     fca:	4430      	add	r0, r6
     fcc:	f003 f93b 	bl	4246 <set_starting_state>
	if (err < 0) {
     fd0:	1e01      	subs	r1, r0, #0
     fd2:	db09      	blt.n	fe8 <onoff_start+0x3c>
	subdata->cb = cb;
     fd4:	4a09      	ldr	r2, [pc, #36]	; (ffc <onoff_start+0x50>)
     fd6:	1973      	adds	r3, r6, r5
	subdata->user_data = user_data;
     fd8:	e9c3 270e 	strd	r2, r7, [r3, #56]	; 0x38
	 get_sub_config(dev, type)->start();
     fdc:	4b08      	ldr	r3, [pc, #32]	; (1000 <onoff_start+0x54>)
     fde:	f853 3034 	ldr.w	r3, [r3, r4, lsl #3]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
     fe2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
     fe6:	4718      	bx	r3
		notify(mgr, err);
     fe8:	4640      	mov	r0, r8
     fea:	463b      	mov	r3, r7
}
     fec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
     ff0:	4718      	bx	r3
     ff2:	bf00      	nop
     ff4:	2000028c 	.word	0x2000028c
     ff8:	b6db6db7 	.word	0xb6db6db7
     ffc:	000042a9 	.word	0x000042a9
    1000:	00004b1c 	.word	0x00004b1c

00001004 <clk_init>:
		break;
	}
}

static int clk_init(const struct device *dev)
{
    1004:	b570      	push	{r4, r5, r6, lr}
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1006:	2200      	movs	r2, #0
    1008:	2101      	movs	r1, #1
{
    100a:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    100c:	2005      	movs	r0, #5
    100e:	f000 fb25 	bl	165c <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    1012:	2005      	movs	r0, #5
    1014:	f000 fb04 	bl	1620 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1018:	480f      	ldr	r0, [pc, #60]	; (1058 <clk_init+0x54>)
    101a:	f001 fb21 	bl	2660 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    101e:	4b0f      	ldr	r3, [pc, #60]	; (105c <clk_init+0x58>)
    1020:	4298      	cmp	r0, r3
    1022:	d115      	bne.n	1050 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1024:	f003 fadb 	bl	45de <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    1028:	68e6      	ldr	r6, [r4, #12]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    102a:	490d      	ldr	r1, [pc, #52]	; (1060 <clk_init+0x5c>)
    102c:	4630      	mov	r0, r6
    102e:	f002 ff42 	bl	3eb6 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1032:	2800      	cmp	r0, #0
    1034:	db0b      	blt.n	104e <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1036:	2501      	movs	r5, #1
    1038:	6435      	str	r5, [r6, #64]	; 0x40
						get_sub_data(dev, i);
    103a:	68e4      	ldr	r4, [r4, #12]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    103c:	4908      	ldr	r1, [pc, #32]	; (1060 <clk_init+0x5c>)
    103e:	f104 001c 	add.w	r0, r4, #28
    1042:	f002 ff38 	bl	3eb6 <onoff_manager_init>
		if (err < 0) {
    1046:	2800      	cmp	r0, #0
    1048:	db01      	blt.n	104e <clk_init+0x4a>
	}

	return 0;
    104a:	2000      	movs	r0, #0
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    104c:	64e5      	str	r5, [r4, #76]	; 0x4c
}
    104e:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1050:	f06f 0004 	mvn.w	r0, #4
    1054:	e7fb      	b.n	104e <clk_init+0x4a>
    1056:	bf00      	nop
    1058:	00001099 	.word	0x00001099
    105c:	0bad0000 	.word	0x0bad0000
    1060:	00004b2c 	.word	0x00004b2c

00001064 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    1064:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    1066:	230c      	movs	r3, #12
	sub_data->cb = NULL;
    1068:	2200      	movs	r2, #0
	clock_control_cb_t callback = sub_data->cb;
    106a:	434b      	muls	r3, r1
    106c:	4808      	ldr	r0, [pc, #32]	; (1090 <clkstarted_handle.constprop.0+0x2c>)
static void clkstarted_handle(const struct device *dev,
    106e:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    1070:	18c4      	adds	r4, r0, r3
	set_on_state(&sub_data->flags);
    1072:	3340      	adds	r3, #64	; 0x40
	void *user_data = sub_data->user_data;
    1074:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    1078:	4418      	add	r0, r3
	sub_data->cb = NULL;
    107a:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    107c:	f003 f901 	bl	4282 <set_on_state>
	if (callback) {
    1080:	b12d      	cbz	r5, 108e <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    1082:	4632      	mov	r2, r6
    1084:	462b      	mov	r3, r5
}
    1086:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    108a:	4802      	ldr	r0, [pc, #8]	; (1094 <clkstarted_handle.constprop.0+0x30>)
    108c:	4718      	bx	r3
}
    108e:	bd70      	pop	{r4, r5, r6, pc}
    1090:	2000028c 	.word	0x2000028c
    1094:	200000bc 	.word	0x200000bc

00001098 <clock_event_handler>:
	switch (event) {
    1098:	b110      	cbz	r0, 10a0 <clock_event_handler+0x8>
    109a:	2801      	cmp	r0, #1
    109c:	d004      	beq.n	10a8 <clock_event_handler+0x10>
    109e:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    10a0:	4b03      	ldr	r3, [pc, #12]	; (10b0 <clock_event_handler+0x18>)
    10a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    10a4:	075b      	lsls	r3, r3, #29
    10a6:	d101      	bne.n	10ac <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    10a8:	f7ff bfdc 	b.w	1064 <clkstarted_handle.constprop.0>
}
    10ac:	4770      	bx	lr
    10ae:	bf00      	nop
    10b0:	2000028c 	.word	0x2000028c

000010b4 <generic_hfclk_start>:
{
    10b4:	b508      	push	{r3, lr}
    10b6:	f04f 0320 	mov.w	r3, #32
    10ba:	f3ef 8111 	mrs	r1, BASEPRI
    10be:	f383 8811 	msr	BASEPRI, r3
    10c2:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    10c6:	4a12      	ldr	r2, [pc, #72]	; (1110 <generic_hfclk_start+0x5c>)
    10c8:	6813      	ldr	r3, [r2, #0]
    10ca:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    10ce:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    10d2:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    10d4:	d00c      	beq.n	10f0 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    10d6:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    10da:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    10de:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    10e2:	f013 0301 	ands.w	r3, r3, #1
    10e6:	d003      	beq.n	10f0 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    10e8:	480a      	ldr	r0, [pc, #40]	; (1114 <generic_hfclk_start+0x60>)
    10ea:	f003 f8ca 	bl	4282 <set_on_state>
			already_started = true;
    10ee:	2301      	movs	r3, #1
	__asm__ volatile(
    10f0:	f381 8811 	msr	BASEPRI, r1
    10f4:	f3bf 8f6f 	isb	sy
	if (already_started) {
    10f8:	b123      	cbz	r3, 1104 <generic_hfclk_start+0x50>
}
    10fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    10fe:	2000      	movs	r0, #0
    1100:	f7ff bfb0 	b.w	1064 <clkstarted_handle.constprop.0>
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    1104:	2001      	movs	r0, #1
}
    1106:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    110a:	f001 bab9 	b.w	2680 <nrfx_clock_start>
    110e:	bf00      	nop
    1110:	200002dc 	.word	0x200002dc
    1114:	200002cc 	.word	0x200002cc

00001118 <generic_hfclk_stop>:
 * @return Previous value of @a target.
 */
#ifdef CONFIG_ATOMIC_OPERATIONS_BUILTIN
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1118:	4b07      	ldr	r3, [pc, #28]	; (1138 <generic_hfclk_stop+0x20>)
    111a:	e8d3 2fef 	ldaex	r2, [r3]
    111e:	f022 0102 	bic.w	r1, r2, #2
    1122:	e8c3 1fe0 	stlex	r0, r1, [r3]
    1126:	2800      	cmp	r0, #0
    1128:	d1f7      	bne.n	111a <generic_hfclk_stop+0x2>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    112a:	07d3      	lsls	r3, r2, #31
    112c:	d402      	bmi.n	1134 <generic_hfclk_stop+0x1c>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    112e:	2001      	movs	r0, #1
    1130:	f001 bad8 	b.w	26e4 <nrfx_clock_stop>
}
    1134:	4770      	bx	lr
    1136:	bf00      	nop
    1138:	200002dc 	.word	0x200002dc

0000113c <api_blocking_start>:
{
    113c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    113e:	2200      	movs	r2, #0
    1140:	2301      	movs	r3, #1
    1142:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1146:	466b      	mov	r3, sp
    1148:	4a08      	ldr	r2, [pc, #32]	; (116c <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    114a:	f8cd d000 	str.w	sp, [sp]
    114e:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1152:	f003 f8cf 	bl	42f4 <api_start>
	if (err < 0) {
    1156:	2800      	cmp	r0, #0
    1158:	db05      	blt.n	1166 <api_blocking_start+0x2a>
		parm0.val = timeout;
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    115a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    115e:	2300      	movs	r3, #0
    1160:	4668      	mov	r0, sp
    1162:	f002 f9e1 	bl	3528 <z_impl_k_sem_take>
}
    1166:	b005      	add	sp, #20
    1168:	f85d fb04 	ldr.w	pc, [sp], #4
    116c:	000042c7 	.word	0x000042c7

00001170 <z_nrf_clock_control_lf_on>:
{
    1170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1174:	2201      	movs	r2, #1
    1176:	4606      	mov	r6, r0
    1178:	4939      	ldr	r1, [pc, #228]	; (1260 <z_nrf_clock_control_lf_on+0xf0>)
    117a:	e8d1 3fef 	ldaex	r3, [r1]
    117e:	e8c1 2fe0 	stlex	r0, r2, [r1]
    1182:	2800      	cmp	r0, #0
    1184:	d1f9      	bne.n	117a <z_nrf_clock_control_lf_on+0xa>
	if (atomic_set(&on, 1) == 0) {
    1186:	b933      	cbnz	r3, 1196 <z_nrf_clock_control_lf_on+0x26>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1188:	4936      	ldr	r1, [pc, #216]	; (1264 <z_nrf_clock_control_lf_on+0xf4>)
		err = onoff_request(mgr, &cli);
    118a:	4837      	ldr	r0, [pc, #220]	; (1268 <z_nrf_clock_control_lf_on+0xf8>)
    118c:	604b      	str	r3, [r1, #4]
    118e:	60cb      	str	r3, [r1, #12]
    1190:	608a      	str	r2, [r1, #8]
    1192:	f002 fea3 	bl	3edc <onoff_request>
	switch (start_mode) {
    1196:	1e73      	subs	r3, r6, #1
    1198:	2b01      	cmp	r3, #1
    119a:	d832      	bhi.n	1202 <z_nrf_clock_control_lf_on+0x92>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    119c:	2e01      	cmp	r6, #1
    119e:	d107      	bne.n	11b0 <z_nrf_clock_control_lf_on+0x40>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    11a0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    11a4:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    11a8:	f003 0303 	and.w	r3, r3, #3
    11ac:	2b02      	cmp	r3, #2
    11ae:	d028      	beq.n	1202 <z_nrf_clock_control_lf_on+0x92>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    11b0:	f003 fb0b 	bl	47ca <k_is_in_isr>
    11b4:	4604      	mov	r4, r0
    11b6:	b918      	cbnz	r0, 11c0 <z_nrf_clock_control_lf_on+0x50>
	return !z_sys_post_kernel;
    11b8:	4b2c      	ldr	r3, [pc, #176]	; (126c <z_nrf_clock_control_lf_on+0xfc>)
	int key = isr_mode ? irq_lock() : 0;
    11ba:	781b      	ldrb	r3, [r3, #0]
    11bc:	2b00      	cmp	r3, #0
    11be:	d147      	bne.n	1250 <z_nrf_clock_control_lf_on+0xe0>
	__asm__ volatile(
    11c0:	f04f 0320 	mov.w	r3, #32
    11c4:	f3ef 8511 	mrs	r5, BASEPRI
    11c8:	f383 8811 	msr	BASEPRI, r3
    11cc:	f3bf 8f6f 	isb	sy
    11d0:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    11d2:	4f27      	ldr	r7, [pc, #156]	; (1270 <z_nrf_clock_control_lf_on+0x100>)
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    11d4:	f8df 809c 	ldr.w	r8, [pc, #156]	; 1274 <z_nrf_clock_control_lf_on+0x104>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    11d8:	f8df 909c 	ldr.w	r9, [pc, #156]	; 1278 <z_nrf_clock_control_lf_on+0x108>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    11dc:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    11e0:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    11e4:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    11e8:	03d2      	lsls	r2, r2, #15
    11ea:	d50c      	bpl.n	1206 <z_nrf_clock_control_lf_on+0x96>
	while (!(nrfx_clock_is_running(d, (void *)&type)
    11ec:	f003 0303 	and.w	r3, r3, #3
    11f0:	2b02      	cmp	r3, #2
    11f2:	d001      	beq.n	11f8 <z_nrf_clock_control_lf_on+0x88>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    11f4:	2e01      	cmp	r6, #1
    11f6:	d106      	bne.n	1206 <z_nrf_clock_control_lf_on+0x96>
	if (isr_mode) {
    11f8:	b324      	cbz	r4, 1244 <z_nrf_clock_control_lf_on+0xd4>
	__asm__ volatile(
    11fa:	f385 8811 	msr	BASEPRI, r5
    11fe:	f3bf 8f6f 	isb	sy
}
    1202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode) {
    1206:	b1c4      	cbz	r4, 123a <z_nrf_clock_control_lf_on+0xca>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1208:	4628      	mov	r0, r5
    120a:	f000 fae5 	bl	17d8 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    120e:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    1212:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1216:	b2db      	uxtb	r3, r3
    1218:	2b01      	cmp	r3, #1
    121a:	d1df      	bne.n	11dc <z_nrf_clock_control_lf_on+0x6c>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    121c:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    121e:	2900      	cmp	r1, #0
    1220:	d0dc      	beq.n	11dc <z_nrf_clock_control_lf_on+0x6c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1222:	2100      	movs	r1, #0
    1224:	6039      	str	r1, [r7, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1226:	6839      	ldr	r1, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    1228:	2102      	movs	r1, #2
    122a:	f8c2 1518 	str.w	r1, [r2, #1304]	; 0x518
    122e:	2220      	movs	r2, #32
    1230:	f8c8 2180 	str.w	r2, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1234:	f8c9 3000 	str.w	r3, [r9]
}
    1238:	e7d0      	b.n	11dc <z_nrf_clock_control_lf_on+0x6c>
	return z_impl_k_sleep(timeout);
    123a:	2100      	movs	r1, #0
    123c:	2021      	movs	r0, #33	; 0x21
    123e:	f002 f92b 	bl	3498 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1242:	e7e4      	b.n	120e <z_nrf_clock_control_lf_on+0x9e>
    p_reg->INTENSET = mask;
    1244:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1248:	2202      	movs	r2, #2
    124a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    124e:	e7d8      	b.n	1202 <z_nrf_clock_control_lf_on+0x92>
    p_reg->INTENCLR = mask;
    1250:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    1254:	2202      	movs	r2, #2
	int key = isr_mode ? irq_lock() : 0;
    1256:	4605      	mov	r5, r0
    1258:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    125c:	e7b9      	b.n	11d2 <z_nrf_clock_control_lf_on+0x62>
    125e:	bf00      	nop
    1260:	200002e0 	.word	0x200002e0
    1264:	2000027c 	.word	0x2000027c
    1268:	200002a8 	.word	0x200002a8
    126c:	200008fa 	.word	0x200008fa
    1270:	50005104 	.word	0x50005104
    1274:	e000e100 	.word	0xe000e100
    1278:	50005008 	.word	0x50005008

0000127c <sys_clock_timeout_handler>:

static void sys_clock_timeout_handler(uint32_t chan,
				      uint32_t cc_value,
				      void *user_data)
{
	uint32_t dticks = counter_sub(cc_value, last_count) / CYC_PER_TICK;
    127c:	4a04      	ldr	r2, [pc, #16]	; (1290 <sys_clock_timeout_handler+0x14>)
    127e:	6813      	ldr	r3, [r2, #0]
	return (a - b) & COUNTER_MAX;
    1280:	1ac8      	subs	r0, r1, r3
    1282:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

	last_count += dticks * CYC_PER_TICK;
    1286:	4403      	add	r3, r0
    1288:	6013      	str	r3, [r2, #0]
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    128a:	f002 bb1d 	b.w	38c8 <z_clock_announce>
    128e:	bf00      	nop
    1290:	200002f0 	.word	0x200002f0

00001294 <set_absolute_alarm>:
{
    1294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    1298:	f44f 3780 	mov.w	r7, #65536	; 0x10000
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE void nrf_rtc_event_clear(NRF_RTC_Type * p_reg, nrf_rtc_event_t event)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    129c:	f04f 0900 	mov.w	r9, #0
    12a0:	0086      	lsls	r6, r0, #2
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    12a2:	f100 0450 	add.w	r4, r0, #80	; 0x50
    12a6:	f106 2650 	add.w	r6, r6, #1342197760	; 0x50005000
    12aa:	00a4      	lsls	r4, r4, #2
    12ac:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
    12b0:	b2a4      	uxth	r4, r4
    12b2:	f104 2450 	add.w	r4, r4, #1342197760	; 0x50005000
    return p_reg->CC[ch];
    12b6:	f8d6 3540 	ldr.w	r3, [r6, #1344]	; 0x540
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    12ba:	f8df 806c 	ldr.w	r8, [pc, #108]	; 1328 <set_absolute_alarm+0x94>
	uint32_t cc_val = abs_val & COUNTER_MAX;
    12be:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    12c2:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    12c6:	4087      	lsls	r7, r0
     return p_reg->COUNTER;
    12c8:	f8d8 a504 	ldr.w	sl, [r8, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    12cc:	eba3 030a 	sub.w	r3, r3, sl
    12d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    12d4:	f02a 427f 	bic.w	r2, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    12d8:	2b01      	cmp	r3, #1
    p_reg->CC[ch] = cc_val;
    12da:	f8c6 2540 	str.w	r2, [r6, #1344]	; 0x540
    12de:	d102      	bne.n	12e6 <set_absolute_alarm+0x52>
	z_impl_k_busy_wait(usec_to_wait);
    12e0:	2013      	movs	r0, #19
    12e2:	f003 fa78 	bl	47d6 <z_impl_k_busy_wait>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    12e6:	f10a 0202 	add.w	r2, sl, #2
	return (a - b) & COUNTER_MAX;
    12ea:	1aab      	subs	r3, r5, r2
    12ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
			cc_val = now + 2;
    12f0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
    12f4:	bf88      	it	hi
    12f6:	4615      	movhi	r5, r2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    12f8:	f8c4 9000 	str.w	r9, [r4]
    12fc:	6823      	ldr	r3, [r4, #0]
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    12fe:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    1302:	f8c8 7344 	str.w	r7, [r8, #836]	; 0x344
    p_reg->CC[ch] = cc_val;
    1306:	f8c6 3540 	str.w	r3, [r6, #1344]	; 0x540
     return p_reg->COUNTER;
    130a:	f8d8 3504 	ldr.w	r3, [r8, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    130e:	459a      	cmp	sl, r3
    1310:	d006      	beq.n	1320 <set_absolute_alarm+0x8c>
	return (a - b) & COUNTER_MAX;
    1312:	1aeb      	subs	r3, r5, r3
    1314:	3b02      	subs	r3, #2
    1316:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    131a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
    131e:	d801      	bhi.n	1324 <set_absolute_alarm+0x90>
}
    1320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		prev_cc = cc_val;
    1324:	462b      	mov	r3, r5
    1326:	e7cf      	b.n	12c8 <set_absolute_alarm+0x34>
    1328:	50015000 	.word	0x50015000

0000132c <rtc_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc_nrf_isr(const void *arg)
{
    132c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ARG_UNUSED(arg);

	for (uint32_t chan = 0; chan < CHAN_COUNT; chan++) {
    132e:	2400      	movs	r4, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    1330:	4627      	mov	r7, r4
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    1332:	4e0f      	ldr	r6, [pc, #60]	; (1370 <rtc_nrf_isr+0x44>)
    1334:	4b0f      	ldr	r3, [pc, #60]	; (1374 <rtc_nrf_isr+0x48>)
    return p_reg->INTENSET & mask;
    1336:	4a10      	ldr	r2, [pc, #64]	; (1378 <rtc_nrf_isr+0x4c>)
    1338:	4618      	mov	r0, r3
    133a:	681d      	ldr	r5, [r3, #0]
    133c:	b104      	cbz	r4, 1340 <rtc_nrf_isr+0x14>
				handler(chan, cc_val,
					cc_data[chan].user_context);
			}
		}
	}
}
    133e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1340:	f8d2 1304 	ldr.w	r1, [r2, #772]	; 0x304
		if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan)) &&
    1344:	03c9      	lsls	r1, r1, #15
    1346:	d5fa      	bpl.n	133e <rtc_nrf_isr+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    1348:	6831      	ldr	r1, [r6, #0]
    134a:	2900      	cmp	r1, #0
    134c:	d0f7      	beq.n	133e <rtc_nrf_isr+0x12>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    134e:	6034      	str	r4, [r6, #0]
    1350:	6831      	ldr	r1, [r6, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    1352:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    1356:	f8c2 1348 	str.w	r1, [r2, #840]	; 0x348
	for (uint32_t chan = 0; chan < CHAN_COUNT; chan++) {
    135a:	2401      	movs	r4, #1
    return p_reg->CC[ch];
    135c:	f8d2 1540 	ldr.w	r1, [r2, #1344]	; 0x540
			if (handler) {
    1360:	b125      	cbz	r5, 136c <rtc_nrf_isr+0x40>
				handler(chan, cc_val,
    1362:	2000      	movs	r0, #0
    1364:	685a      	ldr	r2, [r3, #4]
    1366:	601f      	str	r7, [r3, #0]
    1368:	47a8      	blx	r5
    136a:	e7e3      	b.n	1334 <rtc_nrf_isr+0x8>
    136c:	6005      	str	r5, [r0, #0]
}
    136e:	e7e6      	b.n	133e <rtc_nrf_isr+0x12>
    1370:	50015140 	.word	0x50015140
    1374:	200002e4 	.word	0x200002e4
    1378:	50015000 	.word	0x50015000

0000137c <z_clock_driver_init>:

	atomic_or(&alloc_mask, BIT(chan));
}

int z_clock_driver_init(const struct device *device)
{
    137c:	b538      	push	{r3, r4, r5, lr}
    p_reg->PRESCALER = val;
    137e:	2400      	movs	r4, #0
    p_reg->INTENSET = mask;
    1380:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    1384:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    p_reg->PRESCALER = val;
    1388:	4d0d      	ldr	r5, [pc, #52]	; (13c0 <z_clock_driver_init+0x44>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
	}

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    138a:	2101      	movs	r1, #1
    138c:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    p_reg->INTENSET = mask;
    1390:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    1394:	4b0b      	ldr	r3, [pc, #44]	; (13c4 <z_clock_driver_init+0x48>)
    1396:	2015      	movs	r0, #21
    1398:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    139c:	4622      	mov	r2, r4
    139e:	f000 f95d 	bl	165c <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    13a2:	2015      	movs	r0, #21
    13a4:	f000 f93c 	bl	1620 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    13a8:	2301      	movs	r3, #1
    13aa:	4a07      	ldr	r2, [pc, #28]	; (13c8 <z_clock_driver_init+0x4c>)
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		compare_set(0, counter() + CYC_PER_TICK,
			    sys_clock_timeout_handler, NULL);
	}

	z_nrf_clock_control_lf_on(mode);
    13ac:	2002      	movs	r0, #2
    13ae:	6013      	str	r3, [r2, #0]
	int_mask = BIT_MASK(CHAN_COUNT);
    13b0:	4a06      	ldr	r2, [pc, #24]	; (13cc <z_clock_driver_init+0x50>)
    13b2:	602b      	str	r3, [r5, #0]
    13b4:	6013      	str	r3, [r2, #0]
	z_nrf_clock_control_lf_on(mode);
    13b6:	f7ff fedb 	bl	1170 <z_nrf_clock_control_lf_on>

	return 0;
}
    13ba:	4620      	mov	r0, r4
    13bc:	bd38      	pop	{r3, r4, r5, pc}
    13be:	bf00      	nop
    13c0:	50015000 	.word	0x50015000
    13c4:	e000e100 	.word	0xe000e100
    13c8:	50015008 	.word	0x50015008
    13cc:	200002ec 	.word	0x200002ec

000013d0 <z_clock_set_timeout>:

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    13d0:	4b13      	ldr	r3, [pc, #76]	; (1420 <z_clock_set_timeout+0x50>)
    13d2:	f1b0 3fff 	cmp.w	r0, #4294967295
    13d6:	bf08      	it	eq
    13d8:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    13da:	3801      	subs	r0, #1
    13dc:	2800      	cmp	r0, #0
    13de:	dd1c      	ble.n	141a <z_clock_set_timeout+0x4a>
    13e0:	4298      	cmp	r0, r3
    13e2:	bfa8      	it	ge
    13e4:	4618      	movge	r0, r3
     return p_reg->COUNTER;
    13e6:	4b0f      	ldr	r3, [pc, #60]	; (1424 <z_clock_set_timeout+0x54>)
    13e8:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504

	uint32_t unannounced = counter_sub(counter(), last_count);
    13ec:	4b0e      	ldr	r3, [pc, #56]	; (1428 <z_clock_set_timeout+0x58>)
    13ee:	6819      	ldr	r1, [r3, #0]
	return (a - b) & COUNTER_MAX;
    13f0:	1a52      	subs	r2, r2, r1
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
		ticks = 0;
    13f2:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
    13f6:	bf18      	it	ne
    13f8:	2000      	movne	r0, #0
	return (a - b) & COUNTER_MAX;
    13fa:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    13fe:	3301      	adds	r3, #1
	cc_data[chan].callback = handler;
    1400:	4a0a      	ldr	r2, [pc, #40]	; (142c <z_clock_set_timeout+0x5c>)
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    1402:	4403      	add	r3, r0
	cc_data[chan].callback = handler;
    1404:	480a      	ldr	r0, [pc, #40]	; (1430 <z_clock_set_timeout+0x60>)
    1406:	6010      	str	r0, [r2, #0]
	cc_data[chan].user_context = user_data;
    1408:	2000      	movs	r0, #0
    140a:	6050      	str	r0, [r2, #4]
	set_absolute_alarm(chan, cc_value);
    140c:	4a04      	ldr	r2, [pc, #16]	; (1420 <z_clock_set_timeout+0x50>)
    140e:	4293      	cmp	r3, r2
    1410:	bf94      	ite	ls
    1412:	18c9      	addls	r1, r1, r3
    1414:	1889      	addhi	r1, r1, r2
    1416:	f7ff bf3d 	b.w	1294 <set_absolute_alarm>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    141a:	2000      	movs	r0, #0
    141c:	e7e3      	b.n	13e6 <z_clock_set_timeout+0x16>
    141e:	bf00      	nop
    1420:	007fffff 	.word	0x007fffff
    1424:	50015000 	.word	0x50015000
    1428:	200002f0 	.word	0x200002f0
    142c:	200002e4 	.word	0x200002e4
    1430:	0000127d 	.word	0x0000127d

00001434 <z_clock_elapsed>:
	__asm__ volatile(
    1434:	f04f 0220 	mov.w	r2, #32
    1438:	f3ef 8311 	mrs	r3, BASEPRI
    143c:	f382 8811 	msr	BASEPRI, r2
    1440:	f3bf 8f6f 	isb	sy
    1444:	4a06      	ldr	r2, [pc, #24]	; (1460 <z_clock_elapsed+0x2c>)
    1446:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	uint32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
    144a:	4a06      	ldr	r2, [pc, #24]	; (1464 <z_clock_elapsed+0x30>)
	return (a - b) & COUNTER_MAX;
    144c:	6812      	ldr	r2, [r2, #0]
    144e:	1a80      	subs	r0, r0, r2
    1450:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	__asm__ volatile(
    1454:	f383 8811 	msr	BASEPRI, r3
    1458:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
    145c:	4770      	bx	lr
    145e:	bf00      	nop
    1460:	50015000 	.word	0x50015000
    1464:	200002f0 	.word	0x200002f0

00001468 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1468:	4801      	ldr	r0, [pc, #4]	; (1470 <nrf_cc3xx_platform_abort_init+0x8>)
    146a:	f002 bb0d 	b.w	3a88 <nrf_cc3xx_platform_set_abort>
    146e:	bf00      	nop
    1470:	00004b38 	.word	0x00004b38

00001474 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1474:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1476:	b1b0      	cbz	r0, 14a6 <mutex_unlock_platform+0x32>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1478:	6843      	ldr	r3, [r0, #4]
    147a:	2b04      	cmp	r3, #4
    147c:	d10d      	bne.n	149a <mutex_unlock_platform+0x26>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    147e:	2200      	movs	r2, #0
    1480:	6803      	ldr	r3, [r0, #0]
    1482:	e8d3 1fef 	ldaex	r1, [r3]
    1486:	2901      	cmp	r1, #1
    1488:	d103      	bne.n	1492 <mutex_unlock_platform+0x1e>
    148a:	e8c3 2fe0 	stlex	r0, r2, [r3]
    148e:	2800      	cmp	r0, #0
    1490:	d1f7      	bne.n	1482 <mutex_unlock_platform+0xe>
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1492:	4807      	ldr	r0, [pc, #28]	; (14b0 <mutex_unlock_platform+0x3c>)
    1494:	bf08      	it	eq
    1496:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1498:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    149a:	b13b      	cbz	r3, 14ac <mutex_unlock_platform+0x38>
        p_mutex = (struct k_mutex *)mutex->mutex;
    149c:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    149e:	f001 fc3f 	bl	2d20 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    14a2:	2000      	movs	r0, #0
    14a4:	e7f8      	b.n	1498 <mutex_unlock_platform+0x24>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    14a6:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    14aa:	e7f5      	b.n	1498 <mutex_unlock_platform+0x24>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    14ac:	4801      	ldr	r0, [pc, #4]	; (14b4 <mutex_unlock_platform+0x40>)
    14ae:	e7f3      	b.n	1498 <mutex_unlock_platform+0x24>
    14b0:	ffff8fe9 	.word	0xffff8fe9
    14b4:	ffff8fea 	.word	0xffff8fea

000014b8 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    14b8:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    14ba:	4604      	mov	r4, r0
    14bc:	b918      	cbnz	r0, 14c6 <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    14be:	4b0d      	ldr	r3, [pc, #52]	; (14f4 <mutex_free_platform+0x3c>)
    14c0:	480d      	ldr	r0, [pc, #52]	; (14f8 <mutex_free_platform+0x40>)
    14c2:	685b      	ldr	r3, [r3, #4]
    14c4:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    14c6:	6861      	ldr	r1, [r4, #4]
    14c8:	2908      	cmp	r1, #8
    14ca:	d00d      	beq.n	14e8 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    14cc:	f031 0304 	bics.w	r3, r1, #4
    14d0:	d00a      	beq.n	14e8 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    14d2:	f011 0102 	ands.w	r1, r1, #2
    14d6:	d008      	beq.n	14ea <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    14d8:	4621      	mov	r1, r4
    14da:	4808      	ldr	r0, [pc, #32]	; (14fc <mutex_free_platform+0x44>)
    14dc:	f001 fb7e 	bl	2bdc <k_mem_slab_free>
        mutex->mutex = NULL;
    14e0:	2300      	movs	r3, #0
    14e2:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    14e4:	2300      	movs	r3, #0
    14e6:	6063      	str	r3, [r4, #4]
}
    14e8:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    14ea:	2214      	movs	r2, #20
    14ec:	6820      	ldr	r0, [r4, #0]
    14ee:	f002 ffa4 	bl	443a <memset>
    14f2:	e7f7      	b.n	14e4 <mutex_free_platform+0x2c>
    14f4:	2000005c 	.word	0x2000005c
    14f8:	00004cd9 	.word	0x00004cd9
    14fc:	200002f4 	.word	0x200002f4

00001500 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1500:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1502:	4604      	mov	r4, r0
    1504:	b918      	cbnz	r0, 150e <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1506:	4b16      	ldr	r3, [pc, #88]	; (1560 <mutex_init_platform+0x60>)
    1508:	4816      	ldr	r0, [pc, #88]	; (1564 <mutex_init_platform+0x64>)
    150a:	685b      	ldr	r3, [r3, #4]
    150c:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    150e:	6863      	ldr	r3, [r4, #4]
    1510:	2b04      	cmp	r3, #4
    1512:	d023      	beq.n	155c <mutex_init_platform+0x5c>
    1514:	2b08      	cmp	r3, #8
    1516:	d021      	beq.n	155c <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1518:	b9cb      	cbnz	r3, 154e <mutex_init_platform+0x4e>
    151a:	6823      	ldr	r3, [r4, #0]
    151c:	b9bb      	cbnz	r3, 154e <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    151e:	f04f 32ff 	mov.w	r2, #4294967295
    1522:	f04f 33ff 	mov.w	r3, #4294967295
    1526:	4621      	mov	r1, r4
    1528:	480f      	ldr	r0, [pc, #60]	; (1568 <mutex_init_platform+0x68>)
    152a:	f001 fb25 	bl	2b78 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    152e:	b908      	cbnz	r0, 1534 <mutex_init_platform+0x34>
    1530:	6823      	ldr	r3, [r4, #0]
    1532:	b91b      	cbnz	r3, 153c <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1534:	4b0a      	ldr	r3, [pc, #40]	; (1560 <mutex_init_platform+0x60>)
    1536:	480d      	ldr	r0, [pc, #52]	; (156c <mutex_init_platform+0x6c>)
    1538:	685b      	ldr	r3, [r3, #4]
    153a:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    153c:	2214      	movs	r2, #20
    153e:	2100      	movs	r1, #0
    1540:	6820      	ldr	r0, [r4, #0]
    1542:	f002 ff7a 	bl	443a <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1546:	6863      	ldr	r3, [r4, #4]
    1548:	f043 0302 	orr.w	r3, r3, #2
    154c:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    154e:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1550:	f003 f888 	bl	4664 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1554:	6863      	ldr	r3, [r4, #4]
    1556:	f043 0301 	orr.w	r3, r3, #1
    155a:	6063      	str	r3, [r4, #4]
}
    155c:	bd10      	pop	{r4, pc}
    155e:	bf00      	nop
    1560:	2000005c 	.word	0x2000005c
    1564:	00004cd9 	.word	0x00004cd9
    1568:	200002f4 	.word	0x200002f4
    156c:	00004cff 	.word	0x00004cff

00001570 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1570:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    1572:	b1e8      	cbz	r0, 15b0 <mutex_lock_platform+0x40>
    switch (mutex->flags) {
    1574:	6843      	ldr	r3, [r0, #4]
    1576:	2b04      	cmp	r3, #4
    1578:	d10c      	bne.n	1594 <mutex_lock_platform+0x24>
    157a:	2201      	movs	r2, #1
    157c:	6803      	ldr	r3, [r0, #0]
    157e:	e8d3 1fef 	ldaex	r1, [r3]
    1582:	2900      	cmp	r1, #0
    1584:	d103      	bne.n	158e <mutex_lock_platform+0x1e>
    1586:	e8c3 2fe0 	stlex	r0, r2, [r3]
    158a:	2800      	cmp	r0, #0
    158c:	d1f7      	bne.n	157e <mutex_lock_platform+0xe>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    158e:	d10b      	bne.n	15a8 <mutex_lock_platform+0x38>
    1590:	2000      	movs	r0, #0
}
    1592:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1594:	b153      	cbz	r3, 15ac <mutex_lock_platform+0x3c>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1596:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    1598:	f04f 32ff 	mov.w	r2, #4294967295
    159c:	f04f 33ff 	mov.w	r3, #4294967295
    15a0:	f001 fb46 	bl	2c30 <z_impl_k_mutex_lock>
        if (ret == 0) {
    15a4:	2800      	cmp	r0, #0
    15a6:	d0f3      	beq.n	1590 <mutex_lock_platform+0x20>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    15a8:	4803      	ldr	r0, [pc, #12]	; (15b8 <mutex_lock_platform+0x48>)
    15aa:	e7f2      	b.n	1592 <mutex_lock_platform+0x22>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    15ac:	4803      	ldr	r0, [pc, #12]	; (15bc <mutex_lock_platform+0x4c>)
    15ae:	e7f0      	b.n	1592 <mutex_lock_platform+0x22>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    15b0:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    15b4:	e7ed      	b.n	1592 <mutex_lock_platform+0x22>
    15b6:	bf00      	nop
    15b8:	ffff8fe9 	.word	0xffff8fe9
    15bc:	ffff8fea 	.word	0xffff8fea

000015c0 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    15c0:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    15c2:	4906      	ldr	r1, [pc, #24]	; (15dc <nrf_cc3xx_platform_mutex_init+0x1c>)
    15c4:	2340      	movs	r3, #64	; 0x40
    15c6:	2214      	movs	r2, #20
    15c8:	4805      	ldr	r0, [pc, #20]	; (15e0 <nrf_cc3xx_platform_mutex_init+0x20>)
    15ca:	f003 f830 	bl	462e <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    15ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    15d2:	4904      	ldr	r1, [pc, #16]	; (15e4 <nrf_cc3xx_platform_mutex_init+0x24>)
    15d4:	4804      	ldr	r0, [pc, #16]	; (15e8 <nrf_cc3xx_platform_mutex_init+0x28>)
    15d6:	f002 baa9 	b.w	3b2c <nrf_cc3xx_platform_set_mutexes>
    15da:	bf00      	nop
    15dc:	20000310 	.word	0x20000310
    15e0:	200002f4 	.word	0x200002f4
    15e4:	00004b50 	.word	0x00004b50
    15e8:	00004b40 	.word	0x00004b40

000015ec <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    15ec:	4a09      	ldr	r2, [pc, #36]	; (1614 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    15ee:	490a      	ldr	r1, [pc, #40]	; (1618 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    15f0:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    15f2:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
    15f4:	6798      	str	r0, [r3, #120]	; 0x78
	_current->arch.swap_return_value = _k_neg_eagain;
    15f6:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    15f8:	4908      	ldr	r1, [pc, #32]	; (161c <arch_swap+0x30>)
    15fa:	684b      	ldr	r3, [r1, #4]
    15fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1600:	604b      	str	r3, [r1, #4]
    1602:	2300      	movs	r3, #0
    1604:	f383 8811 	msr	BASEPRI, r3
    1608:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    160c:	6893      	ldr	r3, [r2, #8]
}
    160e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    1610:	4770      	bx	lr
    1612:	bf00      	nop
    1614:	2000089c 	.word	0x2000089c
    1618:	00004c00 	.word	0x00004c00
    161c:	e000ed00 	.word	0xe000ed00

00001620 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1620:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    1622:	2b00      	cmp	r3, #0
    1624:	db08      	blt.n	1638 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1626:	2201      	movs	r2, #1
    1628:	f000 001f 	and.w	r0, r0, #31
    162c:	fa02 f000 	lsl.w	r0, r2, r0
    1630:	4a02      	ldr	r2, [pc, #8]	; (163c <arch_irq_enable+0x1c>)
    1632:	095b      	lsrs	r3, r3, #5
    1634:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    1638:	4770      	bx	lr
    163a:	bf00      	nop
    163c:	e000e100 	.word	0xe000e100

00001640 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1640:	4b05      	ldr	r3, [pc, #20]	; (1658 <arch_irq_is_enabled+0x18>)
    1642:	0942      	lsrs	r2, r0, #5
    1644:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1648:	2301      	movs	r3, #1
    164a:	f000 001f 	and.w	r0, r0, #31
    164e:	fa03 f000 	lsl.w	r0, r3, r0
}
    1652:	4010      	ands	r0, r2
    1654:	4770      	bx	lr
    1656:	bf00      	nop
    1658:	e000e100 	.word	0xe000e100

0000165c <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    165c:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    165e:	2b00      	cmp	r3, #0
	prio += _IRQ_PRIO_OFFSET;
    1660:	f101 0101 	add.w	r1, r1, #1
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1664:	bfac      	ite	ge
    1666:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    166a:	4b06      	ldrlt	r3, [pc, #24]	; (1684 <z_arm_irq_priority_set+0x28>)
    166c:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1670:	b2c9      	uxtb	r1, r1
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1672:	bfab      	itete	ge
    1674:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1678:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    167c:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1680:	5419      	strblt	r1, [r3, r0]
}
    1682:	4770      	bx	lr
    1684:	e000ed14 	.word	0xe000ed14

00001688 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1688:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    168c:	9b00      	ldr	r3, [sp, #0]
	iframe->pc &= 0xfffffffe;
    168e:	490b      	ldr	r1, [pc, #44]	; (16bc <arch_new_thread+0x34>)
	iframe->a2 = (uint32_t)p1;
    1690:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    1694:	9b01      	ldr	r3, [sp, #4]
	iframe->pc &= 0xfffffffe;
    1696:	f021 0101 	bic.w	r1, r1, #1
	iframe->a3 = (uint32_t)p2;
    169a:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    169e:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
    16a0:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->a4 = (uint32_t)p3;
    16a4:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    16a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    16ac:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    16b0:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    16b2:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    16b4:	6582      	str	r2, [r0, #88]	; 0x58
	thread->arch.basepri = 0;
    16b6:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    16b8:	4770      	bx	lr
    16ba:	bf00      	nop
    16bc:	00003f6f 	.word	0x00003f6f

000016c0 <arch_switch_to_main_thread>:
#endif
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    16c0:	4604      	mov	r4, r0
    16c2:	b508      	push	{r3, lr}
    16c4:	460e      	mov	r6, r1
    16c6:	4615      	mov	r5, r2
	z_arm_configure_static_mpu_regions();
    16c8:	f000 f9f8 	bl	1abc <z_arm_configure_static_mpu_regions>
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    16cc:	4b08      	ldr	r3, [pc, #32]	; (16f0 <arch_switch_to_main_thread+0x30>)
    16ce:	609c      	str	r4, [r3, #8]
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    16d0:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    16d2:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    16d6:	4628      	mov	r0, r5
    16d8:	f386 8809 	msr	PSP, r6
    16dc:	2100      	movs	r1, #0
    16de:	b663      	cpsie	if
    16e0:	f381 8811 	msr	BASEPRI, r1
    16e4:	f3bf 8f6f 	isb	sy
    16e8:	2200      	movs	r2, #0
    16ea:	2300      	movs	r3, #0
    16ec:	f002 fc3f 	bl	3f6e <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    16f0:	2000089c 	.word	0x2000089c

000016f4 <z_arm_prep_c>:
#else
#define VECTOR_ADDRESS CONFIG_SRAM_BASE_ADDRESS
#endif
static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    16f4:	4a0e      	ldr	r2, [pc, #56]	; (1730 <z_arm_prep_c+0x3c>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    16f6:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    16f8:	4b0e      	ldr	r3, [pc, #56]	; (1734 <z_arm_prep_c+0x40>)
    16fa:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    16fe:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1700:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1704:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1708:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    170c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1710:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __ASM volatile ("MRS %0, control" : "=r" (result) );
    1714:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
    1718:	f023 0304 	bic.w	r3, r3, #4
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
    171c:	f383 8814 	msr	CONTROL, r3
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    1720:	f001 f964 	bl	29ec <z_bss_zero>
	z_data_copy();
    1724:	f001 ffd8 	bl	36d8 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    1728:	f000 f99a 	bl	1a60 <z_arm_interrupt_init>
	z_cstart();
    172c:	f001 f982 	bl	2a34 <z_cstart>
    1730:	00000000 	.word	0x00000000
    1734:	e000ed00 	.word	0xe000ed00

00001738 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1738:	4913      	ldr	r1, [pc, #76]	; (1788 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    173a:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    173c:	f04f 0038 	mov.w	r0, #56	; 0x38
    add r0, r2
    1740:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    1742:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1746:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    174a:	2020      	movs	r0, #32
    msr BASEPRI, r0
    174c:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1750:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1754:	4f0d      	ldr	r7, [pc, #52]	; (178c <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1756:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    175a:	6a8a      	ldr	r2, [r1, #40]	; 0x28

    str r2, [r1, #_kernel_offset_to_current]
    175c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    175e:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1760:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
    1762:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1764:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    1766:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    176a:	f102 0038 	add.w	r0, r2, #56	; 0x38
    ldmia r0, {v1-v8, ip}
    176e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1772:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    1776:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    177a:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    177c:	f002 fddf 	bl	433e <configure_builtin_stack_guard>
    pop {r2, lr}
    1780:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
    1784:	4770      	bx	lr
    1786:	0000      	.short	0x0000
    ldr r1, =_kernel
    1788:	2000089c 	.word	0x2000089c
    ldr v4, =_SCS_ICSR
    178c:	e000ed04 	.word	0xe000ed04

00001790 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
    1790:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1794:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    1796:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    179a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    179e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    17a0:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    17a4:	2902      	cmp	r1, #2
    beq _oops
    17a6:	d0ff      	beq.n	17a8 <_oops>

000017a8 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    17a8:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    17aa:	f002 fdce 	bl	434a <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    17ae:	bd01      	pop	{r0, pc}

000017b0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    17b0:	4901      	ldr	r1, [pc, #4]	; (17b8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    17b2:	2210      	movs	r2, #16
	str	r2, [r1]
    17b4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    17b6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    17b8:	e000ed10 	.word	0xe000ed10

000017bc <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    17bc:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    17be:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    17c0:	f380 8811 	msr	BASEPRI, r0
	isb
    17c4:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    17c8:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    17cc:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    17ce:	b662      	cpsie	i
	isb
    17d0:	f3bf 8f6f 	isb	sy

	bx	lr
    17d4:	4770      	bx	lr
    17d6:	bf00      	nop

000017d8 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    17d8:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    17da:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    17dc:	f381 8811 	msr	BASEPRI, r1

	wfe
    17e0:	bf20      	wfe

	msr	BASEPRI, r0
    17e2:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    17e6:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    17e8:	4770      	bx	lr
    17ea:	bf00      	nop

000017ec <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    17ec:	bf30      	wfi
    b z_SysNmiOnReset
    17ee:	f7ff bffd 	b.w	17ec <z_SysNmiOnReset>
    17f2:	bf00      	nop

000017f4 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    17f4:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    17f6:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    17f8:	4a0b      	ldr	r2, [pc, #44]	; (1828 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    17fa:	6a50      	ldr	r0, [r2, #36]	; 0x24
	cmp r0, #0
    17fc:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    17fe:	bf1e      	ittt	ne
	movne	r1, #0
    1800:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    1802:	6251      	strne	r1, [r2, #36]	; 0x24
		blne	z_pm_save_idle_exit
    1804:	f002 ff11 	blne	462a <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1808:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    180a:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    180e:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1812:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 * interface function.
	 */
	cpsie i
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1816:	4905      	ldr	r1, [pc, #20]	; (182c <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1818:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    181a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    181c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    181e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1822:	4903      	ldr	r1, [pc, #12]	; (1830 <_isr_wrapper+0x3c>)
	bx r1
    1824:	4708      	bx	r1
    1826:	0000      	.short	0x0000
	ldr r2, =_kernel
    1828:	2000089c 	.word	0x2000089c
	ldr r1, =_sw_isr_table
    182c:	000048d8 	.word	0x000048d8
	ldr r1, =z_arm_int_exit
    1830:	00001879 	.word	0x00001879

00001834 <__start>:
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
    1834:	f002 fce3 	bl	41fe <z_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1838:	2020      	movs	r0, #32
    msr BASEPRI, r0
    183a:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    183e:	4808      	ldr	r0, [pc, #32]	; (1860 <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1840:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    1844:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1846:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    184a:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    184e:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1850:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1852:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1856:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    185a:	f7ff ff4b 	bl	16f4 <z_arm_prep_c>
    185e:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
    1860:	20000e40 	.word	0x20000e40

00001864 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1864:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    1868:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    186c:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    186e:	4672      	mov	r2, lr
	bl z_arm_fault
    1870:	f000 f864 	bl	193c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1874:	bd01      	pop	{r0, pc}
    1876:	bf00      	nop

00001878 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1878:	4b04      	ldr	r3, [pc, #16]	; (188c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    187a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    187c:	6a98      	ldr	r0, [r3, #40]	; 0x28
	cmp r0, r1
    187e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1880:	d003      	beq.n	188a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    1882:	4903      	ldr	r1, [pc, #12]	; (1890 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1884:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1888:	600a      	str	r2, [r1, #0]

0000188a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    188a:	4770      	bx	lr
	ldr r3, =_kernel
    188c:	2000089c 	.word	0x2000089c
	ldr r1, =_SCS_ICSR
    1890:	e000ed04 	.word	0xe000ed04

00001894 <mem_manage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1894:	4b0e      	ldr	r3, [pc, #56]	; (18d0 <mem_manage_fault.isra.0+0x3c>)
    1896:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1898:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    189a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    189c:	0792      	lsls	r2, r2, #30
    189e:	d508      	bpl.n	18b2 <mem_manage_fault.isra.0+0x1e>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    18a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    18a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18a4:	0612      	lsls	r2, r2, #24
    18a6:	d504      	bpl.n	18b2 <mem_manage_fault.isra.0+0x1e>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
    18a8:	b118      	cbz	r0, 18b2 <mem_manage_fault.isra.0+0x1e>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    18aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    18b0:	629a      	str	r2, [r3, #40]	; 0x28

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
    18b2:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    18b4:	4b06      	ldr	r3, [pc, #24]	; (18d0 <mem_manage_fault.isra.0+0x3c>)
    18b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    18b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    18ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18bc:	06d2      	lsls	r2, r2, #27
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    18be:	bf58      	it	pl
    18c0:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    18c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18c4:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    18c8:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    18ca:	7008      	strb	r0, [r1, #0]

	return reason;
}
    18cc:	4770      	bx	lr
    18ce:	bf00      	nop
    18d0:	e000ed00 	.word	0xe000ed00

000018d4 <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    18d4:	4b0d      	ldr	r3, [pc, #52]	; (190c <bus_fault.isra.0+0x38>)
    18d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    18d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    18da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18dc:	0592      	lsls	r2, r2, #22
    18de:	d508      	bpl.n	18f2 <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    18e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    18e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18e4:	0412      	lsls	r2, r2, #16
    18e6:	d504      	bpl.n	18f2 <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
    18e8:	b118      	cbz	r0, 18f2 <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    18ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    18f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf);
    18f2:	2000      	movs	r0, #0
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    18f4:	4b05      	ldr	r3, [pc, #20]	; (190c <bus_fault.isra.0+0x38>)
    18f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    18f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    18fa:	05d2      	lsls	r2, r2, #23
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    18fc:	bf58      	it	pl
    18fe:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1900:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1902:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    1906:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    1908:	7008      	strb	r0, [r1, #0]

	return reason;
}
    190a:	4770      	bx	lr
    190c:	e000ed00 	.word	0xe000ed00

00001910 <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1910:	4b09      	ldr	r3, [pc, #36]	; (1938 <usage_fault.isra.0+0x28>)
    1912:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1914:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    1916:	6a98      	ldr	r0, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1918:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    191a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    191c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    191e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1920:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    1922:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1926:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    192a:	ea6f 4212 	mvn.w	r2, r2, lsr #16

	return reason;
}
    192e:	bf18      	it	ne
    1930:	2002      	movne	r0, #2
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1932:	629a      	str	r2, [r3, #40]	; 0x28
}
    1934:	4770      	bx	lr
    1936:	bf00      	nop
    1938:	e000ed00 	.word	0xe000ed00

0000193c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    193c:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    193e:	4b36      	ldr	r3, [pc, #216]	; (1a18 <z_arm_fault+0xdc>)
{
    1940:	460e      	mov	r6, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1942:	685b      	ldr	r3, [r3, #4]
    1944:	2500      	movs	r5, #0
{
    1946:	b08a      	sub	sp, #40	; 0x28
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1948:	f3c3 0308 	ubfx	r3, r3, #0, #9
    194c:	f385 8811 	msr	BASEPRI, r5
    1950:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1954:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
    1958:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
    195c:	d111      	bne.n	1982 <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    195e:	f002 010c 	and.w	r1, r2, #12
    1962:	2908      	cmp	r1, #8
    1964:	d00d      	beq.n	1982 <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1966:	0711      	lsls	r1, r2, #28
    1968:	d401      	bmi.n	196e <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    196a:	4606      	mov	r6, r0
			*nested_exc = true;
    196c:	2501      	movs	r5, #1
	*recoverable = false;
    196e:	2200      	movs	r2, #0
    1970:	3b03      	subs	r3, #3
    1972:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    1976:	2b03      	cmp	r3, #3
    1978:	d847      	bhi.n	1a0a <z_arm_fault+0xce>
    197a:	e8df f003 	tbb	[pc, r3]
    197e:	3e04      	.short	0x3e04
    1980:	3b42      	.short	0x3b42
		return NULL;
    1982:	462e      	mov	r6, r5
    1984:	e7f3      	b.n	196e <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1986:	4b24      	ldr	r3, [pc, #144]	; (1a18 <z_arm_fault+0xdc>)
    1988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    198a:	0792      	lsls	r2, r2, #30
    198c:	d43d      	bmi.n	1a0a <z_arm_fault+0xce>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    198e:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    1990:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
    1994:	d008      	beq.n	19a8 <z_arm_fault+0x6c>
		if (SCB_MMFSR != 0) {
    1996:	3328      	adds	r3, #40	; 0x28
    1998:	781b      	ldrb	r3, [r3, #0]
    199a:	b1eb      	cbz	r3, 19d8 <z_arm_fault+0x9c>
			reason = mem_manage_fault(esf, 1, recoverable);
    199c:	2001      	movs	r0, #1
    199e:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    19a2:	f7ff ff77 	bl	1894 <mem_manage_fault.isra.0>
		reason = usage_fault(esf);
    19a6:	4604      	mov	r4, r0
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    19a8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    19ac:	b993      	cbnz	r3, 19d4 <z_arm_fault+0x98>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    19ae:	2220      	movs	r2, #32
    19b0:	4631      	mov	r1, r6
    19b2:	a802      	add	r0, sp, #8
    19b4:	f002 fd16 	bl	43e4 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    19b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    19ba:	b345      	cbz	r5, 1a0e <z_arm_fault+0xd2>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    19bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
    19c0:	b922      	cbnz	r2, 19cc <z_arm_fault+0x90>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    19c2:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    19c6:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    19ca:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    19cc:	4620      	mov	r0, r4
    19ce:	a902      	add	r1, sp, #8
    19d0:	f002 fcb9 	bl	4346 <z_arm_fatal_error>
}
    19d4:	b00a      	add	sp, #40	; 0x28
    19d6:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    19d8:	4b10      	ldr	r3, [pc, #64]	; (1a1c <z_arm_fault+0xe0>)
    19da:	781b      	ldrb	r3, [r3, #0]
    19dc:	b12b      	cbz	r3, 19ea <z_arm_fault+0xae>
			reason = bus_fault(esf, 1, recoverable);
    19de:	2001      	movs	r0, #1
    19e0:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    19e4:	f7ff ff76 	bl	18d4 <bus_fault.isra.0>
    19e8:	e7dd      	b.n	19a6 <z_arm_fault+0x6a>
		} else if (SCB_UFSR != 0) {
    19ea:	4b0d      	ldr	r3, [pc, #52]	; (1a20 <z_arm_fault+0xe4>)
    19ec:	8818      	ldrh	r0, [r3, #0]
    19ee:	b284      	uxth	r4, r0
    19f0:	2c00      	cmp	r4, #0
    19f2:	d0d9      	beq.n	19a8 <z_arm_fault+0x6c>
		reason = usage_fault(esf);
    19f4:	f7ff ff8c 	bl	1910 <usage_fault.isra.0>
    19f8:	e7d5      	b.n	19a6 <z_arm_fault+0x6a>
		reason = mem_manage_fault(esf, 0, recoverable);
    19fa:	2000      	movs	r0, #0
    19fc:	f10d 0107 	add.w	r1, sp, #7
    1a00:	e7cf      	b.n	19a2 <z_arm_fault+0x66>
		reason = bus_fault(esf, 0, recoverable);
    1a02:	2000      	movs	r0, #0
    1a04:	f10d 0107 	add.w	r1, sp, #7
    1a08:	e7ec      	b.n	19e4 <z_arm_fault+0xa8>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1a0a:	2400      	movs	r4, #0
    1a0c:	e7cc      	b.n	19a8 <z_arm_fault+0x6c>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1a0e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1a12:	f023 0301 	bic.w	r3, r3, #1
    1a16:	e7d8      	b.n	19ca <z_arm_fault+0x8e>
    1a18:	e000ed00 	.word	0xe000ed00
    1a1c:	e000ed29 	.word	0xe000ed29
    1a20:	e000ed2a 	.word	0xe000ed2a

00001a24 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1a24:	4b04      	ldr	r3, [pc, #16]	; (1a38 <z_arm_fault_init+0x14>)
    1a26:	695a      	ldr	r2, [r3, #20]
    1a28:	f042 0210 	orr.w	r2, r2, #16
    1a2c:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    1a2e:	695a      	ldr	r2, [r3, #20]
    1a30:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    1a34:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    1a36:	4770      	bx	lr
    1a38:	e000ed00 	.word	0xe000ed00

00001a3c <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    1a3c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1a40:	4905      	ldr	r1, [pc, #20]	; (1a58 <sys_arch_reboot+0x1c>)
    1a42:	4b06      	ldr	r3, [pc, #24]	; (1a5c <sys_arch_reboot+0x20>)
    1a44:	68ca      	ldr	r2, [r1, #12]
    1a46:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1a4a:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1a4c:	60cb      	str	r3, [r1, #12]
    1a4e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1a52:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1a54:	e7fd      	b.n	1a52 <sys_arch_reboot+0x16>
    1a56:	bf00      	nop
    1a58:	e000ed00 	.word	0xe000ed00
    1a5c:	05fa0004 	.word	0x05fa0004

00001a60 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    1a60:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1a62:	2120      	movs	r1, #32
    1a64:	4803      	ldr	r0, [pc, #12]	; (1a74 <z_arm_interrupt_init+0x14>)
    1a66:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    1a68:	3301      	adds	r3, #1
    1a6a:	2b41      	cmp	r3, #65	; 0x41
    1a6c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1a70:	d1f9      	bne.n	1a66 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    1a72:	4770      	bx	lr
    1a74:	e000e100 	.word	0xe000e100

00001a78 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    1a78:	b508      	push	{r3, lr}
	if (_current == thread) {
    1a7a:	4b0e      	ldr	r3, [pc, #56]	; (1ab4 <z_impl_k_thread_abort+0x3c>)
    1a7c:	689b      	ldr	r3, [r3, #8]
    1a7e:	4283      	cmp	r3, r0
    1a80:	d107      	bne.n	1a92 <z_impl_k_thread_abort+0x1a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1a82:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1a86:	b193      	cbz	r3, 1aae <z_impl_k_thread_abort+0x36>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1a88:	4a0b      	ldr	r2, [pc, #44]	; (1ab8 <z_impl_k_thread_abort+0x40>)
    1a8a:	6853      	ldr	r3, [r2, #4]
    1a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1a90:	6053      	str	r3, [r2, #4]
		} else {
			z_self_abort(); /* Never returns */
		}
	}

	z_thread_single_abort(thread);
    1a92:	f001 fb53 	bl	313c <z_thread_single_abort>
	__asm__ volatile(
    1a96:	f04f 0320 	mov.w	r3, #32
    1a9a:	f3ef 8011 	mrs	r0, BASEPRI
    1a9e:	f383 8811 	msr	BASEPRI, r3
    1aa2:	f3bf 8f6f 	isb	sy

	/* The abort handler might have altered the ready queue. */
	z_reschedule_unlocked();
}
    1aa6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void) z_pend_curr_irqlock(arch_irq_lock(), wait_q, timeout);
}

static inline void z_reschedule_unlocked(void)
{
	(void) z_reschedule_irqlock(arch_irq_lock());
    1aaa:	f002 bde2 	b.w	4672 <z_reschedule_irqlock>
			z_self_abort(); /* Never returns */
    1aae:	f001 fdf3 	bl	3698 <z_self_abort>
    1ab2:	bf00      	nop
    1ab4:	2000089c 	.word	0x2000089c
    1ab8:	e000ed00 	.word	0xe000ed00

00001abc <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    1abc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1abe:	4c09      	ldr	r4, [pc, #36]	; (1ae4 <z_arm_configure_static_mpu_regions+0x28>)
    1ac0:	4a09      	ldr	r2, [pc, #36]	; (1ae8 <z_arm_configure_static_mpu_regions+0x2c>)
    1ac2:	4623      	mov	r3, r4
    1ac4:	2101      	movs	r1, #1
    1ac6:	4809      	ldr	r0, [pc, #36]	; (1aec <z_arm_configure_static_mpu_regions+0x30>)
    1ac8:	f000 f902 	bl	1cd0 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    1acc:	2300      	movs	r3, #0
    1ace:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    1ad0:	4b07      	ldr	r3, [pc, #28]	; (1af0 <z_arm_configure_static_mpu_regions+0x34>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    1ad2:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    1ad4:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    1ad6:	a801      	add	r0, sp, #4
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    1ad8:	9301      	str	r3, [sp, #4]
    1ada:	9402      	str	r4, [sp, #8]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    1adc:	f000 f902 	bl	1ce4 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    1ae0:	b004      	add	sp, #16
    1ae2:	bd10      	pop	{r4, pc}
    1ae4:	20010000 	.word	0x20010000
    1ae8:	20000000 	.word	0x20000000
    1aec:	00004b64 	.word	0x00004b64
    1af0:	20000170 	.word	0x20000170

00001af4 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    1af4:	b510      	push	{r4, lr}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    1af6:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    1af8:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    1afa:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    1afe:	f004 031f 	and.w	r3, r4, #31
    1b02:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    1b04:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    1b06:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    1b08:	f023 031f 	bic.w	r3, r3, #31
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    1b0c:	4904      	ldr	r1, [pc, #16]	; (1b20 <region_init+0x2c>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    1b0e:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    1b12:	f043 0301 	orr.w	r3, r3, #1
    1b16:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    1b18:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    1b1a:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    1b1c:	bd10      	pop	{r4, pc}
    1b1e:	bf00      	nop
    1b20:	e000ed90 	.word	0xe000ed90

00001b24 <mpu_configure_regions_and_partition.constprop.0>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
    1b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1b28:	4688      	mov	r8, r1
    1b2a:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    1b2c:	4606      	mov	r6, r0
    1b2e:	f04f 0900 	mov.w	r9, #0
	MPU->RNR = index;
    1b32:	4d4a      	ldr	r5, [pc, #296]	; (1c5c <mpu_configure_regions_and_partition.constprop.0+0x138>)
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
    1b34:	b085      	sub	sp, #20
	for (i = 0; i < regions_num; i++) {
    1b36:	45c1      	cmp	r9, r8
    1b38:	da05      	bge.n	1b46 <mpu_configure_regions_and_partition.constprop.0+0x22>
		if (regions[i].size == 0U) {
    1b3a:	6877      	ldr	r7, [r6, #4]
    1b3c:	b3bf      	cbz	r7, 1bae <mpu_configure_regions_and_partition.constprop.0+0x8a>
		&&
    1b3e:	2f1f      	cmp	r7, #31
    1b40:	d805      	bhi.n	1b4e <mpu_configure_regions_and_partition.constprop.0+0x2a>

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);

			if (reg_index == -EINVAL) {
				return reg_index;
    1b42:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
    1b46:	4620      	mov	r0, r4
    1b48:	b005      	add	sp, #20
    1b4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		&&
    1b4e:	06fb      	lsls	r3, r7, #27
    1b50:	d1f7      	bne.n	1b42 <mpu_configure_regions_and_partition.constprop.0+0x1e>
		((part->start &
    1b52:	f8d6 a000 	ldr.w	sl, [r6]
		&&
    1b56:	f01a 0f1f 	tst.w	sl, #31
    1b5a:	d1f2      	bne.n	1b42 <mpu_configure_regions_and_partition.constprop.0+0x1e>
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1b5c:	4650      	mov	r0, sl
    1b5e:	f002 fc1c 	bl	439a <arm_cmse_mpu_region_get>
    1b62:	4683      	mov	fp, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1b64:	eb07 000a 	add.w	r0, r7, sl
    1b68:	3801      	subs	r0, #1
    1b6a:	f002 fc16 	bl	439a <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    1b6e:	4583      	cmp	fp, r0
    1b70:	d1e7      	bne.n	1b42 <mpu_configure_regions_and_partition.constprop.0+0x1e>
		if ((u_reg_index == -EINVAL) ||
    1b72:	f11b 0f16 	cmn.w	fp, #22
    1b76:	d0e4      	beq.n	1b42 <mpu_configure_regions_and_partition.constprop.0+0x1e>
			(u_reg_index > (reg_index - 1))) {
    1b78:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    1b7a:	455b      	cmp	r3, fp
    1b7c:	dbe1      	blt.n	1b42 <mpu_configure_regions_and_partition.constprop.0+0x1e>
	MPU->RNR = index;
    1b7e:	f8c5 b008 	str.w	fp, [r5, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    1b82:	68e9      	ldr	r1, [r5, #12]
	MPU->RNR = index;
    1b84:	f8c5 b008 	str.w	fp, [r5, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    1b88:	692f      	ldr	r7, [r5, #16]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    1b8a:	f021 011f 	bic.w	r1, r1, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    1b8e:	e9d6 3200 	ldrd	r3, r2, [r6]
    1b92:	441a      	add	r2, r3
		if ((regions[i].start == u_reg_base) &&
    1b94:	4299      	cmp	r1, r3
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    1b96:	f047 071f 	orr.w	r7, r7, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    1b9a:	f102 3aff 	add.w	sl, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
    1b9e:	d11c      	bne.n	1bda <mpu_configure_regions_and_partition.constprop.0+0xb6>
    1ba0:	4557      	cmp	r7, sl
    1ba2:	d108      	bne.n	1bb6 <mpu_configure_regions_and_partition.constprop.0+0x92>
			mpu_configure_region(u_reg_index, &regions[i]);
    1ba4:	4631      	mov	r1, r6
    1ba6:	fa5f f08b 	uxtb.w	r0, fp
    1baa:	f002 fbd9 	bl	4360 <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    1bae:	f109 0901 	add.w	r9, r9, #1
    1bb2:	360c      	adds	r6, #12
    1bb4:	e7bf      	b.n	1b36 <mpu_configure_regions_and_partition.constprop.0+0x12>
				mpu_configure_region(reg_index, &regions[i]);
    1bb6:	4631      	mov	r1, r6
	MPU->RNR = index;
    1bb8:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    1bbc:	68eb      	ldr	r3, [r5, #12]
		| (base & MPU_RBAR_BASE_Msk);
    1bbe:	f022 021f 	bic.w	r2, r2, #31
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    1bc2:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    1bc6:	431a      	orrs	r2, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    1bc8:	60ea      	str	r2, [r5, #12]
				mpu_configure_region(reg_index, &regions[i]);
    1bca:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, &regions[i]);
    1bcc:	f002 fbc8 	bl	4360 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    1bd0:	f110 0f16 	cmn.w	r0, #22
    1bd4:	d0b5      	beq.n	1b42 <mpu_configure_regions_and_partition.constprop.0+0x1e>
			reg_index++;
    1bd6:	1c44      	adds	r4, r0, #1
    1bd8:	e7e9      	b.n	1bae <mpu_configure_regions_and_partition.constprop.0+0x8a>
		} else if (reg_last == u_reg_last) {
    1bda:	3b01      	subs	r3, #1
    1bdc:	4557      	cmp	r7, sl
    1bde:	b2e0      	uxtb	r0, r4
    1be0:	f023 031f 	bic.w	r3, r3, #31
	MPU->RNR = index;
    1be4:	f8c5 b008 	str.w	fp, [r5, #8]
		} else if (reg_last == u_reg_last) {
    1be8:	d106      	bne.n	1bf8 <mpu_configure_regions_and_partition.constprop.0+0xd4>
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    1bea:	692a      	ldr	r2, [r5, #16]
				mpu_configure_region(reg_index, &regions[i]);
    1bec:	4631      	mov	r1, r6
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    1bee:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    1bf2:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    1bf4:	612b      	str	r3, [r5, #16]
			reg_index =
    1bf6:	e7e9      	b.n	1bcc <mpu_configure_regions_and_partition.constprop.0+0xa8>
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    1bf8:	6929      	ldr	r1, [r5, #16]
    1bfa:	f001 011f 	and.w	r1, r1, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    1bfe:	430b      	orrs	r3, r1
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    1c00:	612b      	str	r3, [r5, #16]
				mpu_configure_region(reg_index, &regions[i]);
    1c02:	4631      	mov	r1, r6
    1c04:	f002 fbac 	bl	4360 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    1c08:	f110 0f16 	cmn.w	r0, #22
    1c0c:	d099      	beq.n	1b42 <mpu_configure_regions_and_partition.constprop.0+0x1e>
	MPU->RNR = index;
    1c0e:	f8c5 b008 	str.w	fp, [r5, #8]
	attr->rbar = MPU->RBAR &
    1c12:	68ea      	ldr	r2, [r5, #12]
    1c14:	f89d 3008 	ldrb.w	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i].start +
    1c18:	3f01      	subs	r7, #1
	attr->rbar = MPU->RBAR &
    1c1a:	f362 0304 	bfi	r3, r2, #0, #5
    1c1e:	f88d 3008 	strb.w	r3, [sp, #8]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    1c22:	692b      	ldr	r3, [r5, #16]
    1c24:	f89d 2008 	ldrb.w	r2, [sp, #8]
    1c28:	085b      	lsrs	r3, r3, #1
    1c2a:	f363 1247 	bfi	r2, r3, #5, #3
    1c2e:	f88d 2008 	strb.w	r2, [sp, #8]
			fill_region.base = regions[i].start +
    1c32:	e9d6 3200 	ldrd	r3, r2, [r6]
    1c36:	4413      	add	r3, r2
    1c38:	9300      	str	r3, [sp, #0]
			REGION_LIMIT_ADDR((regions[i].start +
    1c3a:	f023 031f 	bic.w	r3, r3, #31
    1c3e:	443b      	add	r3, r7
			reg_index++;
    1c40:	1c44      	adds	r4, r0, #1
			REGION_LIMIT_ADDR((regions[i].start +
    1c42:	eba3 0a0a 	sub.w	sl, r3, sl
    1c46:	b2e0      	uxtb	r0, r4
    1c48:	f02a 031f 	bic.w	r3, sl, #31

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
    1c4c:	280f      	cmp	r0, #15
			fill_region.attr.r_limit =
    1c4e:	9303      	str	r3, [sp, #12]
    1c50:	f63f af77 	bhi.w	1b42 <mpu_configure_regions_and_partition.constprop.0+0x1e>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    1c54:	4669      	mov	r1, sp
    1c56:	f7ff ff4d 	bl	1af4 <region_init>
    1c5a:	e7bc      	b.n	1bd6 <mpu_configure_regions_and_partition.constprop.0+0xb2>
    1c5c:	e000ed90 	.word	0xe000ed90

00001c60 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1c60:	2205      	movs	r2, #5
    1c62:	4b03      	ldr	r3, [pc, #12]	; (1c70 <arm_core_mpu_enable+0x10>)
    1c64:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    1c66:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1c6a:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1c6e:	4770      	bx	lr
    1c70:	e000ed90 	.word	0xe000ed90

00001c74 <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    1c74:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1c78:	2200      	movs	r2, #0
    1c7a:	4b01      	ldr	r3, [pc, #4]	; (1c80 <arm_core_mpu_disable+0xc>)
    1c7c:	605a      	str	r2, [r3, #4]
}
    1c7e:	4770      	bx	lr
    1c80:	e000ed90 	.word	0xe000ed90

00001c84 <arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
static int arm_mpu_init(const struct device *arg)
{
    1c84:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1c86:	4c0e      	ldr	r4, [pc, #56]	; (1cc0 <arm_mpu_init+0x3c>)
    1c88:	6825      	ldr	r5, [r4, #0]
    1c8a:	2d10      	cmp	r5, #16
    1c8c:	d814      	bhi.n	1cb8 <arm_mpu_init+0x34>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    1c8e:	f7ff fff1 	bl	1c74 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1c92:	2000      	movs	r0, #0
	MPU->MAIR0 =
    1c94:	4b0b      	ldr	r3, [pc, #44]	; (1cc4 <arm_mpu_init+0x40>)
    1c96:	4a0c      	ldr	r2, [pc, #48]	; (1cc8 <arm_mpu_init+0x44>)
    1c98:	631a      	str	r2, [r3, #48]	; 0x30
    1c9a:	4285      	cmp	r5, r0
    1c9c:	d105      	bne.n	1caa <arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1c9e:	4b0b      	ldr	r3, [pc, #44]	; (1ccc <arm_mpu_init+0x48>)
    1ca0:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    1ca2:	f7ff ffdd 	bl	1c60 <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
    1ca6:	2000      	movs	r0, #0
}
    1ca8:	bd38      	pop	{r3, r4, r5, pc}
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    1caa:	6861      	ldr	r1, [r4, #4]
    1cac:	eb01 1100 	add.w	r1, r1, r0, lsl #4
    1cb0:	f7ff ff20 	bl	1af4 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1cb4:	3001      	adds	r0, #1
    1cb6:	e7f0      	b.n	1c9a <arm_mpu_init+0x16>
		return -1;
    1cb8:	f04f 30ff 	mov.w	r0, #4294967295
    1cbc:	e7f4      	b.n	1ca8 <arm_mpu_init+0x24>
    1cbe:	bf00      	nop
    1cc0:	00004b70 	.word	0x00004b70
    1cc4:	e000ed90 	.word	0xe000ed90
    1cc8:	0044ffaa 	.word	0x0044ffaa
    1ccc:	200008f8 	.word	0x200008f8

00001cd0 <arm_core_mpu_configure_static_mpu_regions>:
{
    1cd0:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    1cd2:	4c03      	ldr	r4, [pc, #12]	; (1ce0 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    1cd4:	7822      	ldrb	r2, [r4, #0]
    1cd6:	f7ff ff25 	bl	1b24 <mpu_configure_regions_and_partition.constprop.0>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1cda:	7020      	strb	r0, [r4, #0]
}
    1cdc:	bd10      	pop	{r4, pc}
    1cde:	bf00      	nop
    1ce0:	200008f8 	.word	0x200008f8

00001ce4 <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    1ce4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1ce8:	4d26      	ldr	r5, [pc, #152]	; (1d84 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa0>)
    1cea:	468a      	mov	sl, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1cec:	4606      	mov	r6, r0
    1cee:	f04f 0800 	mov.w	r8, #0
    1cf2:	46ab      	mov	fp, r5
	MPU->RNR = index;
    1cf4:	4f24      	ldr	r7, [pc, #144]	; (1d88 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa4>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1cf6:	45d0      	cmp	r8, sl
    1cf8:	da1b      	bge.n	1d32 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
		if (dyn_region_areas[i].size == 0U) {
    1cfa:	f8d6 9004 	ldr.w	r9, [r6, #4]
    1cfe:	f1b9 0f00 	cmp.w	r9, #0
    1d02:	d039      	beq.n	1d78 <arm_core_mpu_mark_areas_for_dynamic_regions+0x94>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    1d04:	6831      	ldr	r1, [r6, #0]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1d06:	4608      	mov	r0, r1
    1d08:	9101      	str	r1, [sp, #4]
    1d0a:	f002 fb46 	bl	439a <arm_cmse_mpu_region_get>
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1d0e:	9901      	ldr	r1, [sp, #4]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1d10:	4604      	mov	r4, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1d12:	eb09 0001 	add.w	r0, r9, r1
    1d16:	3801      	subs	r0, #1
    1d18:	f002 fb3f 	bl	439a <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    1d1c:	4284      	cmp	r4, r0
    1d1e:	f04f 0214 	mov.w	r2, #20
    1d22:	4b1a      	ldr	r3, [pc, #104]	; (1d8c <arm_core_mpu_mark_areas_for_dynamic_regions+0xa8>)
    1d24:	d008      	beq.n	1d38 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
		dyn_reg_info[i].index =
    1d26:	f06f 0315 	mvn.w	r3, #21
    1d2a:	fb02 f808 	mul.w	r8, r2, r8
    1d2e:	f84b 3008 	str.w	r3, [fp, r8]
}
    1d32:	b003      	add	sp, #12
    1d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    1d38:	f114 0f16 	cmn.w	r4, #22
		dyn_reg_info[i].index =
    1d3c:	602c      	str	r4, [r5, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
    1d3e:	d0f8      	beq.n	1d32 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    1d40:	7819      	ldrb	r1, [r3, #0]
    1d42:	42a1      	cmp	r1, r4
    1d44:	ddf5      	ble.n	1d32 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
	attr->rbar = MPU->RBAR &
    1d46:	fb02 b008 	mla	r0, r2, r8, fp
	MPU->RNR = index;
    1d4a:	60bc      	str	r4, [r7, #8]
	MPU->RNR = index;
    1d4c:	60bc      	str	r4, [r7, #8]
	attr->rbar = MPU->RBAR &
    1d4e:	68fc      	ldr	r4, [r7, #12]
    1d50:	f100 0108 	add.w	r1, r0, #8
    1d54:	7b00      	ldrb	r0, [r0, #12]
    1d56:	f364 0004 	bfi	r0, r4, #0, #5
    1d5a:	7108      	strb	r0, [r1, #4]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    1d5c:	6938      	ldr	r0, [r7, #16]
    1d5e:	790c      	ldrb	r4, [r1, #4]
    1d60:	0840      	lsrs	r0, r0, #1
    1d62:	f360 1447 	bfi	r4, r0, #5, #3
    1d66:	710c      	strb	r4, [r1, #4]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    1d68:	68f9      	ldr	r1, [r7, #12]
    1d6a:	f021 011f 	bic.w	r1, r1, #31
    1d6e:	6069      	str	r1, [r5, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    1d70:	6939      	ldr	r1, [r7, #16]
    1d72:	f021 011f 	bic.w	r1, r1, #31
    1d76:	6129      	str	r1, [r5, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1d78:	f108 0801 	add.w	r8, r8, #1
    1d7c:	3514      	adds	r5, #20
    1d7e:	360c      	adds	r6, #12
    1d80:	e7b9      	b.n	1cf6 <arm_core_mpu_mark_areas_for_dynamic_regions+0x12>
    1d82:	bf00      	nop
    1d84:	20000810 	.word	0x20000810
    1d88:	e000ed90 	.word	0xe000ed90
    1d8c:	200008f8 	.word	0x200008f8

00001d90 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    1d90:	4b01      	ldr	r3, [pc, #4]	; (1d98 <__stdout_hook_install+0x8>)
    1d92:	6018      	str	r0, [r3, #0]
}
    1d94:	4770      	bx	lr
    1d96:	bf00      	nop
    1d98:	20000024 	.word	0x20000024

00001d9c <nrf_gpio_cfg_sense_set>:
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    1d9c:	f000 021f 	and.w	r2, r0, #31
    1da0:	4805      	ldr	r0, [pc, #20]	; (1db8 <nrf_gpio_cfg_sense_set+0x1c>)
    1da2:	eb00 0082 	add.w	r0, r0, r2, lsl #2
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    1da6:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    1daa:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    1dae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    1db2:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
}
    1db6:	4770      	bx	lr
    1db8:	50842500 	.word	0x50842500

00001dbc <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    1dbc:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    1dbe:	4b09      	ldr	r3, [pc, #36]	; (1de4 <gpio_nrfx_init+0x28>)
    1dc0:	781a      	ldrb	r2, [r3, #0]
    1dc2:	b96a      	cbnz	r2, 1de0 <gpio_nrfx_init+0x24>
		gpio_initialized = true;
    1dc4:	2101      	movs	r1, #1
		IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    1dc6:	200d      	movs	r0, #13
		gpio_initialized = true;
    1dc8:	7019      	strb	r1, [r3, #0]
		IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    1dca:	2105      	movs	r1, #5
    1dcc:	f7ff fc46 	bl	165c <z_arm_irq_priority_set>
			    gpiote_event_handler, NULL, 0);

		irq_enable(DT_IRQN(GPIOTE_NODE));
    1dd0:	200d      	movs	r0, #13
    1dd2:	f7ff fc25 	bl	1620 <arch_irq_enable>
    return ((uint32_t)p_reg + event);
}

NRF_STATIC_INLINE void nrf_gpiote_int_enable(NRF_GPIOTE_Type * p_reg, uint32_t mask)
{
    p_reg->INTENSET = mask;
    1dd6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    1dda:	4b03      	ldr	r3, [pc, #12]	; (1de8 <gpio_nrfx_init+0x2c>)
    1ddc:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
		nrf_gpiote_int_enable(NRF_GPIOTE, NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    1de0:	2000      	movs	r0, #0
    1de2:	bd08      	pop	{r3, pc}
    1de4:	200008f9 	.word	0x200008f9
    1de8:	5000d000 	.word	0x5000d000

00001dec <gpio_nrfx_pin_interrupt_configure>:
{
    1dec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1dee:	460e      	mov	r6, r1
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1df0:	6841      	ldr	r1, [r0, #4]
    1df2:	f006 051f 	and.w	r5, r6, #31
    1df6:	7a09      	ldrb	r1, [r1, #8]
	if ((mode == GPIO_INT_MODE_EDGE) &&
    1df8:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
	struct gpio_nrfx_data *data = get_port_data(port);
    1dfc:	68c7      	ldr	r7, [r0, #12]
	if ((mode == GPIO_INT_MODE_EDGE) &&
    1dfe:	ea45 1541 	orr.w	r5, r5, r1, lsl #5
    1e02:	d10a      	bne.n	1e1a <gpio_nrfx_pin_interrupt_configure+0x2e>
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1e04:	485c      	ldr	r0, [pc, #368]	; (1f78 <gpio_nrfx_pin_interrupt_configure+0x18c>)
    *p_pin = pin_number & 0x1F;
    1e06:	f005 011f 	and.w	r1, r5, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1e0a:	3180      	adds	r1, #128	; 0x80
    1e0c:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    1e10:	07c8      	lsls	r0, r1, #31
    1e12:	d507      	bpl.n	1e24 <gpio_nrfx_pin_interrupt_configure+0x38>
		return -ENOTSUP;
    1e14:	f06f 0022 	mvn.w	r0, #34	; 0x22
    1e18:	e093      	b.n	1f42 <gpio_nrfx_pin_interrupt_configure+0x156>
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    1e1a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    1e1e:	68f9      	ldr	r1, [r7, #12]
    1e20:	f000 8091 	beq.w	1f46 <gpio_nrfx_pin_interrupt_configure+0x15a>
    1e24:	2101      	movs	r1, #1
    1e26:	68f8      	ldr	r0, [r7, #12]
    1e28:	40b1      	lsls	r1, r6
    1e2a:	4301      	orrs	r1, r0
    1e2c:	60f9      	str	r1, [r7, #12]
	WRITE_BIT(data->trig_edge, pin, mode == GPIO_INT_MODE_EDGE);
    1e2e:	2101      	movs	r1, #1
    1e30:	6978      	ldr	r0, [r7, #20]
    1e32:	40b1      	lsls	r1, r6
    1e34:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    1e38:	bf0c      	ite	eq
    1e3a:	4308      	orreq	r0, r1
    1e3c:	4388      	bicne	r0, r1
    1e3e:	6178      	str	r0, [r7, #20]
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    1e40:	2000      	movs	r0, #0
    1e42:	69ba      	ldr	r2, [r7, #24]
	WRITE_BIT(data->double_edge, pin, trig == GPIO_INT_TRIG_BOTH);
    1e44:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    1e48:	bf0c      	ite	eq
    1e4a:	430a      	orreq	r2, r1
    1e4c:	438a      	bicne	r2, r1
    1e4e:	61ba      	str	r2, [r7, #24]
	WRITE_BIT(data->int_active_level, pin, trig == GPIO_INT_TRIG_HIGH);
    1e50:	693a      	ldr	r2, [r7, #16]
    1e52:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    1e56:	bf0c      	ite	eq
    1e58:	4311      	orreq	r1, r2
    1e5a:	ea22 0101 	bicne.w	r1, r2, r1
    p_reg->INTENCLR = mask;
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg, uint32_t mask)
{
    return p_reg->INTENSET & mask;
    1e5e:	4a47      	ldr	r2, [pc, #284]	; (1f7c <gpio_nrfx_pin_interrupt_configure+0x190>)
    1e60:	6139      	str	r1, [r7, #16]
    1e62:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
    1e66:	b2db      	uxtb	r3, r3
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    1e68:	f500 71a2 	add.w	r1, r0, #324	; 0x144
    1e6c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    1e70:	f3c1 2104 	ubfx	r1, r1, #8, #5
		if ((nrf_gpiote_event_pin_get(NRF_GPIOTE, i) == abs_pin)
    1e74:	428d      	cmp	r5, r1
    1e76:	d16b      	bne.n	1f50 <gpio_nrfx_pin_interrupt_configure+0x164>
		    && (intenset & BIT(i))) {
    1e78:	fa23 f100 	lsr.w	r1, r3, r0
    1e7c:	07c9      	lsls	r1, r1, #31
    1e7e:	d567      	bpl.n	1f50 <gpio_nrfx_pin_interrupt_configure+0x164>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    1e80:	0083      	lsls	r3, r0, #2
    1e82:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    1e86:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    1e8a:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
    1e8e:	f021 0101 	bic.w	r1, r1, #1
    1e92:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
			nrf_gpiote_int_disable(NRF_GPIOTE, BIT(i));
    1e96:	2301      	movs	r3, #1
    1e98:	4083      	lsls	r3, r0
    p_reg->INTENCLR = mask;
    1e9a:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
			nrfx_gpiote_channel_free(i);
    1e9e:	b2c0      	uxtb	r0, r0
    1ea0:	f000 fcb4 	bl	280c <nrfx_gpiote_channel_free>
	nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
    1ea4:	4628      	mov	r0, r5
    1ea6:	2100      	movs	r1, #0
    1ea8:	f7ff ff78 	bl	1d9c <nrf_gpio_cfg_sense_set>
	if (data->pin_int_en & BIT(pin)) {
    1eac:	68f8      	ldr	r0, [r7, #12]
    1eae:	40f0      	lsrs	r0, r6
    1eb0:	f010 0001 	ands.w	r0, r0, #1
    1eb4:	d045      	beq.n	1f42 <gpio_nrfx_pin_interrupt_configure+0x156>
		if (data->trig_edge & BIT(pin)) {
    1eb6:	6978      	ldr	r0, [r7, #20]
    1eb8:	40f0      	lsrs	r0, r6
    1eba:	f010 0401 	ands.w	r4, r0, #1
    1ebe:	d04e      	beq.n	1f5e <gpio_nrfx_pin_interrupt_configure+0x172>
			if (data->double_edge & BIT(pin)) {
    1ec0:	69bb      	ldr	r3, [r7, #24]
	if (nrfx_gpiote_channel_alloc(&channel) != NRFX_SUCCESS) {
    1ec2:	f10d 0007 	add.w	r0, sp, #7
			if (data->double_edge & BIT(pin)) {
    1ec6:	40f3      	lsrs	r3, r6
    1ec8:	07db      	lsls	r3, r3, #31
			} else if ((data->int_active_level & BIT(pin)) != 0U) {
    1eca:	bf57      	itett	pl
    1ecc:	6939      	ldrpl	r1, [r7, #16]
				pol = NRF_GPIOTE_POLARITY_TOGGLE;
    1ece:	2603      	movmi	r6, #3
			} else if ((data->int_active_level & BIT(pin)) != 0U) {
    1ed0:	fa21 f606 	lsrpl.w	r6, r1, r6
    1ed4:	f006 0601 	andpl.w	r6, r6, #1
    1ed8:	bf5c      	itt	pl
    1eda:	f1c6 0602 	rsbpl	r6, r6, #2
    1ede:	b2f6      	uxtbpl	r6, r6
	if (nrfx_gpiote_channel_alloc(&channel) != NRFX_SUCCESS) {
    1ee0:	f000 fcb6 	bl	2850 <nrfx_gpiote_channel_alloc>
    1ee4:	4b26      	ldr	r3, [pc, #152]	; (1f80 <gpio_nrfx_pin_interrupt_configure+0x194>)
    1ee6:	4298      	cmp	r0, r3
    1ee8:	d136      	bne.n	1f58 <gpio_nrfx_pin_interrupt_configure+0x16c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    1eea:	2000      	movs	r0, #0
	nrf_gpiote_event_t evt = offsetof(NRF_GPIOTE_Type, EVENTS_IN[channel]);
    1eec:	f89d 1007 	ldrb.w	r1, [sp, #7]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    1ef0:	022d      	lsls	r5, r5, #8
    1ef2:	008b      	lsls	r3, r1, #2
    1ef4:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    1ef8:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    1efc:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    1f00:	f405 55f8 	and.w	r5, r5, #7936	; 0x1f00
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    1f04:	f422 3247 	bic.w	r2, r2, #203776	; 0x31c00
    1f08:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    1f0c:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    1f10:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    1f14:	4315      	orrs	r5, r2
    return ((uint32_t)p_reg + event);
    1f16:	008a      	lsls	r2, r1, #2
    1f18:	f102 42a0 	add.w	r2, r2, #1342177280	; 0x50000000
    1f1c:	f502 4251 	add.w	r2, r2, #53504	; 0xd100
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    1f20:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
    1f24:	f8c3 6510 	str.w	r6, [r3, #1296]	; 0x510
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    1f28:	6010      	str	r0, [r2, #0]
    1f2a:	6812      	ldr	r2, [r2, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    1f2c:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    1f30:	f042 0201 	orr.w	r2, r2, #1
    1f34:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
	nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
    1f38:	2301      	movs	r3, #1
    p_reg->INTENSET = mask;
    1f3a:	4a10      	ldr	r2, [pc, #64]	; (1f7c <gpio_nrfx_pin_interrupt_configure+0x190>)
    1f3c:	408b      	lsls	r3, r1
    1f3e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    1f42:	b003      	add	sp, #12
    1f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
	WRITE_BIT(data->pin_int_en, pin, mode != GPIO_INT_MODE_DISABLED);
    1f46:	2001      	movs	r0, #1
    1f48:	40b0      	lsls	r0, r6
    1f4a:	ea21 0100 	bic.w	r1, r1, r0
    1f4e:	e76d      	b.n	1e2c <gpio_nrfx_pin_interrupt_configure+0x40>
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    1f50:	3001      	adds	r0, #1
    1f52:	2808      	cmp	r0, #8
    1f54:	d188      	bne.n	1e68 <gpio_nrfx_pin_interrupt_configure+0x7c>
    1f56:	e7a5      	b.n	1ea4 <gpio_nrfx_pin_interrupt_configure+0xb8>
		return -ENODEV;
    1f58:	f06f 0012 	mvn.w	r0, #18
    1f5c:	e7f1      	b.n	1f42 <gpio_nrfx_pin_interrupt_configure+0x156>
	if ((BIT(pin) & data->int_active_level) != 0U) {
    1f5e:	6939      	ldr	r1, [r7, #16]
			nrf_gpio_cfg_sense_set(abs_pin, sense);
    1f60:	4628      	mov	r0, r5
	if ((BIT(pin) & data->int_active_level) != 0U) {
    1f62:	40f1      	lsrs	r1, r6
    1f64:	f001 0101 	and.w	r1, r1, #1
    1f68:	f1c1 0103 	rsb	r1, r1, #3
			nrf_gpio_cfg_sense_set(abs_pin, sense);
    1f6c:	b2c9      	uxtb	r1, r1
    1f6e:	f7ff ff15 	bl	1d9c <nrf_gpio_cfg_sense_set>
	int res = 0;
    1f72:	4620      	mov	r0, r4
    1f74:	e7e5      	b.n	1f42 <gpio_nrfx_pin_interrupt_configure+0x156>
    1f76:	bf00      	nop
    1f78:	50842500 	.word	0x50842500
    1f7c:	5000d000 	.word	0x5000d000
    1f80:	0bad0000 	.word	0x0bad0000

00001f84 <gpio_nrfx_config>:
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1f84:	4b28      	ldr	r3, [pc, #160]	; (2028 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x28>)
{
    1f86:	b570      	push	{r4, r5, r6, lr}
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    1f88:	6846      	ldr	r6, [r0, #4]
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1f8a:	4828      	ldr	r0, [pc, #160]	; (202c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2c>)
    1f8c:	4013      	ands	r3, r2
    1f8e:	4283      	cmp	r3, r0
    1f90:	d03b      	beq.n	200a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xa>
    1f92:	d80d      	bhi.n	1fb0 <gpio_nrfx_config+0x2c>
    1f94:	2b06      	cmp	r3, #6
    1f96:	d015      	beq.n	1fc4 <gpio_nrfx_config+0x40>
    1f98:	d805      	bhi.n	1fa6 <gpio_nrfx_config+0x22>
    1f9a:	b19b      	cbz	r3, 1fc4 <gpio_nrfx_config+0x40>
    1f9c:	2b02      	cmp	r3, #2
    1f9e:	d036      	beq.n	200e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe>
    1fa0:	f06f 0015 	mvn.w	r0, #21
    1fa4:	e030      	b.n	2008 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x8>
    1fa6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    1faa:	d1f9      	bne.n	1fa0 <gpio_nrfx_config+0x1c>
		drive = NRF_GPIO_PIN_H0S1;
    1fac:	2301      	movs	r3, #1
    1fae:	e009      	b.n	1fc4 <gpio_nrfx_config+0x40>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1fb0:	481f      	ldr	r0, [pc, #124]	; (2030 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x30>)
    1fb2:	4283      	cmp	r3, r0
    1fb4:	d02d      	beq.n	2012 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x12>
    1fb6:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    1fba:	d02c      	beq.n	2016 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x16>
    1fbc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    1fc0:	d1ee      	bne.n	1fa0 <gpio_nrfx_config+0x1c>
		drive = NRF_GPIO_PIN_S0H1;
    1fc2:	2302      	movs	r3, #2
	if ((flags & GPIO_PULL_UP) != 0) {
    1fc4:	06d0      	lsls	r0, r2, #27
		pull = NRF_GPIO_PIN_PULLUP;
    1fc6:	bf4c      	ite	mi
    1fc8:	2503      	movmi	r5, #3
		pull = NRF_GPIO_PIN_NOPULL;
    1fca:	f3c2 1540 	ubfxpl	r5, r2, #5, #1
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    1fce:	f482 7480 	eor.w	r4, r2, #256	; 0x100
	if ((flags & GPIO_OUTPUT) != 0) {
    1fd2:	f412 7f00 	tst.w	r2, #512	; 0x200
	dir = ((flags & GPIO_OUTPUT) != 0)
    1fd6:	f3c2 2040 	ubfx	r0, r2, #9, #1
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    1fda:	f3c4 2400 	ubfx	r4, r4, #8, #1
	if ((flags & GPIO_OUTPUT) != 0) {
    1fde:	d006      	beq.n	1fee <gpio_nrfx_config+0x6a>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    1fe0:	f412 6f00 	tst.w	r2, #2048	; 0x800
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    1fe4:	6876      	ldr	r6, [r6, #4]
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
    1fe6:	d018      	beq.n	201a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1a>
			nrf_gpio_port_out_set(reg, BIT(pin));
    1fe8:	2201      	movs	r2, #1
    1fea:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    1fec:	60b2      	str	r2, [r6, #8]
                               | ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos)
    1fee:	ea40 0244 	orr.w	r2, r0, r4, lsl #1
	return 0;
    1ff2:	2000      	movs	r0, #0
    1ff4:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    *p_pin = pin_number & 0x1F;
    1ff8:	f001 011f 	and.w	r1, r1, #31
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    1ffc:	4a0d      	ldr	r2, [pc, #52]	; (2034 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x34>)
                               | ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos)
    1ffe:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    2002:	3180      	adds	r1, #128	; 0x80
    2004:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    2008:	bd70      	pop	{r4, r5, r6, pc}
		drive = NRF_GPIO_PIN_H0D1;
    200a:	2307      	movs	r3, #7
    200c:	e7da      	b.n	1fc4 <gpio_nrfx_config+0x40>
		drive = NRF_GPIO_PIN_D0S1;
    200e:	2304      	movs	r3, #4
    2010:	e7d8      	b.n	1fc4 <gpio_nrfx_config+0x40>
		drive = NRF_GPIO_PIN_D0H1;
    2012:	2305      	movs	r3, #5
    2014:	e7d6      	b.n	1fc4 <gpio_nrfx_config+0x40>
		drive = NRF_GPIO_PIN_H0H1;
    2016:	2303      	movs	r3, #3
    2018:	e7d4      	b.n	1fc4 <gpio_nrfx_config+0x40>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
    201a:	0552      	lsls	r2, r2, #21
			nrf_gpio_port_out_clear(reg, BIT(pin));
    201c:	bf42      	ittt	mi
    201e:	2201      	movmi	r2, #1
    2020:	408a      	lslmi	r2, r1
    p_reg->OUTCLR = clr_mask;
    2022:	60f2      	strmi	r2, [r6, #12]
}
    2024:	e7e3      	b.n	1fee <gpio_nrfx_config+0x6a>
    2026:	bf00      	nop
    2028:	00f00006 	.word	0x00f00006
    202c:	00100006 	.word	0x00100006
    2030:	00400002 	.word	0x00400002
    2034:	50842500 	.word	0x50842500

00002038 <gpiote_event_handler>:
{
    2038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    203c:	4f3f      	ldr	r7, [pc, #252]	; (213c <gpiote_event_handler+0x104>)
    203e:	683e      	ldr	r6, [r7, #0]
	if (port_event) {
    2040:	2e00      	cmp	r6, #0
    2042:	d04f      	beq.n	20e4 <gpiote_event_handler+0xac>
	uint32_t bit = 1U << pin;
    2044:	f04f 0801 	mov.w	r8, #1
	uint32_t pin = 0U;
    2048:	f04f 0900 	mov.w	r9, #0
	uint32_t out = data->pin_int_en;
    204c:	4b3c      	ldr	r3, [pc, #240]	; (2140 <gpiote_event_handler+0x108>)
    204e:	68dd      	ldr	r5, [r3, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    2050:	e9d3 2105 	ldrd	r2, r1, [r3, #20]
    2054:	430a      	orrs	r2, r1
    2056:	ea25 0502 	bic.w	r5, r5, r2
    return p_reg->IN;
    205a:	4a3a      	ldr	r2, [pc, #232]	; (2144 <gpiote_event_handler+0x10c>)
	uint32_t pin_states = ~(port_in ^ data->int_active_level);
    205c:	691b      	ldr	r3, [r3, #16]
    205e:	6914      	ldr	r4, [r2, #16]
    2060:	405c      	eors	r4, r3
	uint32_t out = pin_states & level_pins;
    2062:	ea25 0404 	bic.w	r4, r5, r4
	while (level_pins) {
    2066:	bb75      	cbnz	r5, 20c6 <gpiote_event_handler+0x8e>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2068:	603d      	str	r5, [r7, #0]
    206a:	683b      	ldr	r3, [r7, #0]
	uint32_t fired_triggers[GPIO_COUNT] = {0};
    206c:	2300      	movs	r3, #0
		if (nrf_gpiote_int_enable_check(NRF_GPIOTE, BIT(i)) &&
    206e:	2501      	movs	r5, #1
    2070:	461f      	mov	r7, r3
    return p_reg->INTENSET & mask;
    2072:	4835      	ldr	r0, [pc, #212]	; (2148 <gpiote_event_handler+0x110>)
    2074:	f8d0 2304 	ldr.w	r2, [r0, #772]	; 0x304
    2078:	fa05 f103 	lsl.w	r1, r5, r3
    207c:	4211      	tst	r1, r2
    207e:	d011      	beq.n	20a4 <gpiote_event_handler+0x6c>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2080:	009a      	lsls	r2, r3, #2
    2082:	f102 42a0 	add.w	r2, r2, #1342177280	; 0x50000000
    2086:	f502 4251 	add.w	r2, r2, #53504	; 0xd100
    208a:	6811      	ldr	r1, [r2, #0]
    208c:	b151      	cbz	r1, 20a4 <gpiote_event_handler+0x6c>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    208e:	f503 71a2 	add.w	r1, r3, #324	; 0x144
    2092:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2096:	6017      	str	r7, [r2, #0]
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    2098:	f3c1 2104 	ubfx	r1, r1, #8, #5
			fired_triggers[abs_pin / 32U] |= BIT(abs_pin % 32);
    209c:	fa05 f101 	lsl.w	r1, r5, r1
    20a0:	6812      	ldr	r2, [r2, #0]
    20a2:	430c      	orrs	r4, r1
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    20a4:	3301      	adds	r3, #1
    20a6:	2b08      	cmp	r3, #8
    20a8:	d1e4      	bne.n	2074 <gpiote_event_handler+0x3c>
	if (fired_triggers[0]) {
    20aa:	b9ec      	cbnz	r4, 20e8 <gpiote_event_handler+0xb0>
	if (port_event) {
    20ac:	b14e      	cbz	r6, 20c2 <gpiote_event_handler+0x8a>
	uint32_t bit = 1U << pin;
    20ae:	2601      	movs	r6, #1
	uint32_t pin = 0U;
    20b0:	2700      	movs	r7, #0
	uint32_t out = data->pin_int_en;
    20b2:	4d23      	ldr	r5, [pc, #140]	; (2140 <gpiote_event_handler+0x108>)
    20b4:	68ec      	ldr	r4, [r5, #12]
	out &= ~data->trig_edge & ~data->double_edge;
    20b6:	e9d5 2105 	ldrd	r2, r1, [r5, #20]
    20ba:	430a      	orrs	r2, r1
    20bc:	ea24 0402 	bic.w	r4, r4, r2
	while (level_pins) {
    20c0:	bb54      	cbnz	r4, 2118 <gpiote_event_handler+0xe0>
}
    20c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (level_pins & bit) {
    20c6:	ea15 0f08 	tst.w	r5, r8
    20ca:	d006      	beq.n	20da <gpiote_event_handler+0xa2>
			nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
    20cc:	2100      	movs	r1, #0
    20ce:	f009 001f 	and.w	r0, r9, #31
    20d2:	f7ff fe63 	bl	1d9c <nrf_gpio_cfg_sense_set>
			level_pins &= ~bit;
    20d6:	ea25 0508 	bic.w	r5, r5, r8
		++pin;
    20da:	f109 0901 	add.w	r9, r9, #1
		bit <<= 1;
    20de:	ea4f 0848 	mov.w	r8, r8, lsl #1
    20e2:	e7c0      	b.n	2066 <gpiote_event_handler+0x2e>
	uint32_t fired_triggers[GPIO_COUNT] = {0};
    20e4:	4634      	mov	r4, r6
    20e6:	e7c1      	b.n	206c <gpiote_event_handler+0x34>
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    20e8:	4b15      	ldr	r3, [pc, #84]	; (2140 <gpiote_event_handler+0x108>)
    20ea:	6859      	ldr	r1, [r3, #4]
    20ec:	2900      	cmp	r1, #0
    20ee:	d0dd      	beq.n	20ac <gpiote_event_handler+0x74>
	return node->next;
    20f0:	680d      	ldr	r5, [r1, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    20f2:	4f16      	ldr	r7, [pc, #88]	; (214c <gpiote_event_handler+0x114>)
    20f4:	2d00      	cmp	r5, #0
    20f6:	bf38      	it	cc
    20f8:	2500      	movcc	r5, #0
		if (cb->pin_mask & pins) {
    20fa:	688a      	ldr	r2, [r1, #8]
    20fc:	4022      	ands	r2, r4
    20fe:	d002      	beq.n	2106 <gpiote_event_handler+0xce>
			cb->handler(port, cb, cb->pin_mask & pins);
    2100:	4638      	mov	r0, r7
    2102:	684b      	ldr	r3, [r1, #4]
    2104:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2106:	2d00      	cmp	r5, #0
    2108:	d0d0      	beq.n	20ac <gpiote_event_handler+0x74>
    210a:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    210c:	4629      	mov	r1, r5
    210e:	2b00      	cmp	r3, #0
    2110:	bf38      	it	cc
    2112:	2300      	movcc	r3, #0
    2114:	461d      	mov	r5, r3
    2116:	e7f0      	b.n	20fa <gpiote_event_handler+0xc2>
		if (level_pins & bit) {
    2118:	4226      	tst	r6, r4
    211a:	d00c      	beq.n	2136 <gpiote_event_handler+0xfe>
	if ((BIT(pin) & data->int_active_level) != 0U) {
    211c:	6929      	ldr	r1, [r5, #16]
			nrf_gpio_cfg_sense_set(abs_pin, sense);
    211e:	f007 001f 	and.w	r0, r7, #31
	if ((BIT(pin) & data->int_active_level) != 0U) {
    2122:	40f9      	lsrs	r1, r7
    2124:	f001 0101 	and.w	r1, r1, #1
    2128:	f1c1 0103 	rsb	r1, r1, #3
			nrf_gpio_cfg_sense_set(abs_pin, sense);
    212c:	b2c9      	uxtb	r1, r1
    212e:	f7ff fe35 	bl	1d9c <nrf_gpio_cfg_sense_set>
			level_pins &= ~bit;
    2132:	ea24 0406 	bic.w	r4, r4, r6
		++pin;
    2136:	3701      	adds	r7, #1
		bit <<= 1;
    2138:	0076      	lsls	r6, r6, #1
    213a:	e7c1      	b.n	20c0 <gpiote_event_handler+0x88>
    213c:	5000d17c 	.word	0x5000d17c
    2140:	20000824 	.word	0x20000824
    2144:	50842500 	.word	0x50842500
    2148:	5000d000 	.word	0x5000d000
    214c:	200000fc 	.word	0x200000fc

00002150 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    2150:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    2152:	794b      	ldrb	r3, [r1, #5]
    2154:	2b01      	cmp	r3, #1
    2156:	d029      	beq.n	21ac <uarte_nrfx_configure+0x5c>
    2158:	2b03      	cmp	r3, #3
    215a:	d124      	bne.n	21a6 <uarte_nrfx_configure+0x56>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    215c:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    215e:	798b      	ldrb	r3, [r1, #6]
    2160:	2b03      	cmp	r3, #3
    2162:	d120      	bne.n	21a6 <uarte_nrfx_configure+0x56>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    2164:	79cc      	ldrb	r4, [r1, #7]
    2166:	b124      	cbz	r4, 2172 <uarte_nrfx_configure+0x22>
    2168:	2c01      	cmp	r4, #1
    216a:	d11c      	bne.n	21a6 <uarte_nrfx_configure+0x56>
	case UART_CFG_FLOW_CTRL_NONE:
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
		break;
	case UART_CFG_FLOW_CTRL_RTS_CTS:
		if (get_dev_config(dev)->rts_cts_pins_set) {
    216c:	6843      	ldr	r3, [r0, #4]
    216e:	791b      	ldrb	r3, [r3, #4]
    2170:	b1cb      	cbz	r3, 21a6 <uarte_nrfx_configure+0x56>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    2172:	790a      	ldrb	r2, [r1, #4]
    2174:	b112      	cbz	r2, 217c <uarte_nrfx_configure+0x2c>
    2176:	2a02      	cmp	r2, #2
    2178:	d115      	bne.n	21a6 <uarte_nrfx_configure+0x56>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    217a:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    217c:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    217e:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    2180:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    2184:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    2186:	d065      	beq.n	2254 <uarte_nrfx_configure+0x104>
    2188:	d82d      	bhi.n	21e6 <uarte_nrfx_configure+0x96>
    218a:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    218e:	d064      	beq.n	225a <uarte_nrfx_configure+0x10a>
    2190:	d816      	bhi.n	21c0 <uarte_nrfx_configure+0x70>
    2192:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    2196:	d062      	beq.n	225e <uarte_nrfx_configure+0x10e>
    2198:	d80a      	bhi.n	21b0 <uarte_nrfx_configure+0x60>
    219a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    219e:	d061      	beq.n	2264 <uarte_nrfx_configure+0x114>
    21a0:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    21a4:	d061      	beq.n	226a <uarte_nrfx_configure+0x11a>
    21a6:	f06f 0022 	mvn.w	r0, #34	; 0x22
    21aa:	e052      	b.n	2252 <uarte_nrfx_configure+0x102>
	switch (cfg->stop_bits) {
    21ac:	2600      	movs	r6, #0
    21ae:	e7d6      	b.n	215e <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    21b0:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    21b4:	d05c      	beq.n	2270 <uarte_nrfx_configure+0x120>
    21b6:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    21ba:	d1f4      	bne.n	21a6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    21bc:	4b37      	ldr	r3, [pc, #220]	; (229c <uarte_nrfx_configure+0x14c>)
    21be:	e03c      	b.n	223a <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    21c0:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    21c4:	d057      	beq.n	2276 <uarte_nrfx_configure+0x126>
    21c6:	d807      	bhi.n	21d8 <uarte_nrfx_configure+0x88>
    21c8:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    21cc:	d055      	beq.n	227a <uarte_nrfx_configure+0x12a>
    21ce:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    21d2:	d1e8      	bne.n	21a6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    21d4:	4b32      	ldr	r3, [pc, #200]	; (22a0 <uarte_nrfx_configure+0x150>)
    21d6:	e030      	b.n	223a <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    21d8:	f647 2712 	movw	r7, #31250	; 0x7a12
    21dc:	42bb      	cmp	r3, r7
    21de:	d1e2      	bne.n	21a6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    21e0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    21e4:	e029      	b.n	223a <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    21e6:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    21ea:	d048      	beq.n	227e <uarte_nrfx_configure+0x12e>
    21ec:	d813      	bhi.n	2216 <uarte_nrfx_configure+0xc6>
    21ee:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    21f2:	d047      	beq.n	2284 <uarte_nrfx_configure+0x134>
    21f4:	d809      	bhi.n	220a <uarte_nrfx_configure+0xba>
    21f6:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    21fa:	42bb      	cmp	r3, r7
    21fc:	d044      	beq.n	2288 <uarte_nrfx_configure+0x138>
    21fe:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    2202:	d1d0      	bne.n	21a6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2204:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2208:	e017      	b.n	223a <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    220a:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    220e:	d1ca      	bne.n	21a6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2210:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2214:	e011      	b.n	223a <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    2216:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    221a:	d038      	beq.n	228e <uarte_nrfx_configure+0x13e>
    221c:	d808      	bhi.n	2230 <uarte_nrfx_configure+0xe0>
    221e:	4f21      	ldr	r7, [pc, #132]	; (22a4 <uarte_nrfx_configure+0x154>)
    2220:	42bb      	cmp	r3, r7
    2222:	d037      	beq.n	2294 <uarte_nrfx_configure+0x144>
    2224:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    2228:	d1bd      	bne.n	21a6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    222a:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    222e:	e004      	b.n	223a <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    2230:	4f1d      	ldr	r7, [pc, #116]	; (22a8 <uarte_nrfx_configure+0x158>)
    2232:	42bb      	cmp	r3, r7
    2234:	d1b7      	bne.n	21a6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2236:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    223a:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    223e:	68c3      	ldr	r3, [r0, #12]
                    | (uint32_t)p_cfg->hwfc;
    2240:	4334      	orrs	r4, r6
    2242:	4322      	orrs	r2, r4
    2244:	3304      	adds	r3, #4
    2246:	c903      	ldmia	r1, {r0, r1}
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    2248:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    224c:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    2250:	2000      	movs	r0, #0
}
    2252:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    2254:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2258:	e7ef      	b.n	223a <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    225a:	4b14      	ldr	r3, [pc, #80]	; (22ac <uarte_nrfx_configure+0x15c>)
    225c:	e7ed      	b.n	223a <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    225e:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2262:	e7ea      	b.n	223a <uarte_nrfx_configure+0xea>
		nrf_baudrate = 0x00014000;
    2264:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2268:	e7e7      	b.n	223a <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    226a:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    226e:	e7e4      	b.n	223a <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    2270:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    2274:	e7e1      	b.n	223a <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2276:	4b0e      	ldr	r3, [pc, #56]	; (22b0 <uarte_nrfx_configure+0x160>)
    2278:	e7df      	b.n	223a <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    227a:	4b0e      	ldr	r3, [pc, #56]	; (22b4 <uarte_nrfx_configure+0x164>)
    227c:	e7dd      	b.n	223a <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    227e:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2282:	e7da      	b.n	223a <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2284:	4b0c      	ldr	r3, [pc, #48]	; (22b8 <uarte_nrfx_configure+0x168>)
    2286:	e7d8      	b.n	223a <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2288:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    228c:	e7d5      	b.n	223a <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    228e:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2292:	e7d2      	b.n	223a <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    2294:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2298:	e7cf      	b.n	223a <uarte_nrfx_configure+0xea>
    229a:	bf00      	nop
    229c:	0013b000 	.word	0x0013b000
    22a0:	004ea000 	.word	0x004ea000
    22a4:	0003d090 	.word	0x0003d090
    22a8:	000f4240 	.word	0x000f4240
    22ac:	00275000 	.word	0x00275000
    22b0:	0075c000 	.word	0x0075c000
    22b4:	003af000 	.word	0x003af000
    22b8:	013a9000 	.word	0x013a9000

000022bc <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    22bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    22c0:	4606      	mov	r6, r0
    22c2:	4688      	mov	r8, r1
	struct uarte_nrfx_data *data = get_dev_data(dev);
    22c4:	68c7      	ldr	r7, [r0, #12]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    22c6:	f002 fa80 	bl	47ca <k_is_in_isr>
    22ca:	b9b8      	cbnz	r0, 22fc <uarte_nrfx_poll_out+0x40>
	return !z_sys_post_kernel;
    22cc:	4b28      	ldr	r3, [pc, #160]	; (2370 <uarte_nrfx_poll_out+0xb4>)
    22ce:	781b      	ldrb	r3, [r3, #0]
    22d0:	f083 0301 	eor.w	r3, r3, #1
	return config->uarte_regs;
    22d4:	6872      	ldr	r2, [r6, #4]
    22d6:	6815      	ldr	r5, [r2, #0]
#ifdef CONFIG_PM_DEVICE
	if (data->pm_state != DEVICE_PM_ACTIVE_STATE) {
		return;
	}
#endif
	if (isr_mode) {
    22d8:	b193      	cbz	r3, 2300 <uarte_nrfx_poll_out+0x44>
    22da:	f04f 0320 	mov.w	r3, #32
    22de:	f3ef 8411 	mrs	r4, BASEPRI
    22e2:	f383 8811 	msr	BASEPRI, r3
    22e6:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    22ea:	4630      	mov	r0, r6
    22ec:	f002 f945 	bl	457a <is_tx_ready>
    22f0:	bb38      	cbnz	r0, 2342 <uarte_nrfx_poll_out+0x86>
	__asm__ volatile(
    22f2:	f384 8811 	msr	BASEPRI, r4
    22f6:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    22fa:	e7ee      	b.n	22da <uarte_nrfx_poll_out+0x1e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    22fc:	2301      	movs	r3, #1
    22fe:	e7e9      	b.n	22d4 <uarte_nrfx_poll_out+0x18>
    2300:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    2302:	4630      	mov	r0, r6
    2304:	f002 f939 	bl	457a <is_tx_ready>
    2308:	b970      	cbnz	r0, 2328 <uarte_nrfx_poll_out+0x6c>
    230a:	2001      	movs	r0, #1
    230c:	f002 f965 	bl	45da <nrfx_busy_wait>
    2310:	3c01      	subs	r4, #1
    2312:	d1f6      	bne.n	2302 <uarte_nrfx_poll_out+0x46>
	return z_impl_k_sleep(timeout);
    2314:	2100      	movs	r1, #0
    2316:	2021      	movs	r0, #33	; 0x21
    2318:	f001 f8be 	bl	3498 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    231c:	e7f0      	b.n	2300 <uarte_nrfx_poll_out+0x44>
	__asm__ volatile(
    231e:	f384 8811 	msr	BASEPRI, r4
    2322:	f3bf 8f6f 	isb	sy
}
    2326:	e7f5      	b.n	2314 <uarte_nrfx_poll_out+0x58>
	__asm__ volatile(
    2328:	f04f 0320 	mov.w	r3, #32
    232c:	f3ef 8411 	mrs	r4, BASEPRI
    2330:	f383 8811 	msr	BASEPRI, r3
    2334:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2338:	4630      	mov	r0, r6
    233a:	f002 f91e 	bl	457a <is_tx_ready>
    233e:	2800      	cmp	r0, #0
    2340:	d0ed      	beq.n	231e <uarte_nrfx_poll_out+0x62>
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    2342:	2301      	movs	r3, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2344:	2200      	movs	r2, #0
	}

	/* At this point we should have irq locked and any previous transfer
	 * completed. Transfer can be started, no need to wait for completion.
	 */
	data->char_out = c;
    2346:	f807 8f10 	strb.w	r8, [r7, #16]!
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    234a:	f8c5 7544 	str.w	r7, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    234e:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2352:	f8c5 2120 	str.w	r2, [r5, #288]	; 0x120
    2356:	f8d5 1120 	ldr.w	r1, [r5, #288]	; 0x120
    235a:	f8c5 2158 	str.w	r2, [r5, #344]	; 0x158
    235e:	f8d5 2158 	ldr.w	r2, [r5, #344]	; 0x158
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2362:	60ab      	str	r3, [r5, #8]
	__asm__ volatile(
    2364:	f384 8811 	msr	BASEPRI, r4
    2368:	f3bf 8f6f 	isb	sy
	tx_start(uarte, &data->char_out, 1);

	irq_unlock(key);
}
    236c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2370:	200008fa 	.word	0x200008fa

00002374 <uarte_instance_init.isra.0>:
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    2374:	f04f 0c00 	mov.w	ip, #0
	return config->uarte_regs;
    2378:	6843      	ldr	r3, [r0, #4]
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    237a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			       const struct uarte_init_config *config,
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    237e:	68c6      	ldr	r6, [r0, #12]
	return config->uarte_regs;
    2380:	681c      	ldr	r4, [r3, #0]
static int uarte_instance_init(const struct device *dev,
    2382:	460f      	mov	r7, r1
    2384:	f8c4 c500 	str.w	ip, [r4, #1280]	; 0x500
    2388:	4605      	mov	r5, r0

	nrf_uarte_disable(uarte);

	data->dev = dev;
    238a:	6030      	str	r0, [r6, #0]

	nrf_gpio_pin_write(config->pseltxd, 1);
    238c:	6808      	ldr	r0, [r1, #0]
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    238e:	2101      	movs	r1, #1
    p_reg->OUTSET = set_mask;
    2390:	4b3d      	ldr	r3, [pc, #244]	; (2488 <uarte_instance_init.isra.0+0x114>)
    *p_pin = pin_number & 0x1F;
    2392:	f000 021f 	and.w	r2, r0, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2396:	4091      	lsls	r1, r2
    p_reg->OUTSET = set_mask;
    2398:	6099      	str	r1, [r3, #8]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    239a:	2103      	movs	r1, #3
    239c:	3280      	adds	r2, #128	; 0x80
    239e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	nrf_gpio_cfg_output(config->pseltxd);

	if (config->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
    23a2:	687a      	ldr	r2, [r7, #4]
    23a4:	1c51      	adds	r1, r2, #1
    *p_pin = pin_number & 0x1F;
    23a6:	bf1e      	ittt	ne
    23a8:	f002 011f 	andne.w	r1, r2, #31
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    23ac:	3180      	addne	r1, #128	; 0x80
    23ae:	f843 c021 	strne.w	ip, [r3, r1, lsl #2]
		nrf_gpio_cfg_input(config->pselrxd, NRF_GPIO_PIN_NOPULL);
	}

	nrf_uarte_txrx_pins_set(uarte, config->pseltxd, config->pselrxd);

	if (config->pselcts != NRF_UARTE_PSEL_DISCONNECTED) {
    23b2:	68b9      	ldr	r1, [r7, #8]
    p_reg->PSEL.TXD = pseltxd;
    23b4:	f8c4 050c 	str.w	r0, [r4, #1292]	; 0x50c
    23b8:	1c48      	adds	r0, r1, #1
    23ba:	bf18      	it	ne
    23bc:	2000      	movne	r0, #0
    p_reg->PSEL.RXD = pselrxd;
    23be:	f8c4 2514 	str.w	r2, [r4, #1300]	; 0x514
    *p_pin = pin_number & 0x1F;
    23c2:	bf1e      	ittt	ne
    23c4:	f001 021f 	andne.w	r2, r1, #31
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    23c8:	3280      	addne	r2, #128	; 0x80
    23ca:	f843 0022 	strne.w	r0, [r3, r2, lsl #2]
		nrf_gpio_cfg_input(config->pselcts, NRF_GPIO_PIN_NOPULL);
	}

	if (config->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    23ce:	68f8      	ldr	r0, [r7, #12]
    23d0:	1c42      	adds	r2, r0, #1
    23d2:	d00c      	beq.n	23ee <uarte_instance_init.isra.0+0x7a>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    23d4:	f04f 0c01 	mov.w	ip, #1
    *p_pin = pin_number & 0x1F;
    23d8:	f000 021f 	and.w	r2, r0, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    23dc:	fa0c fc02 	lsl.w	ip, ip, r2
    p_reg->OUTSET = set_mask;
    23e0:	f8c3 c008 	str.w	ip, [r3, #8]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    23e4:	f04f 0c03 	mov.w	ip, #3
    23e8:	3280      	adds	r2, #128	; 0x80
    23ea:	f843 c022 	str.w	ip, [r3, r2, lsl #2]
    p_reg->PSEL.RTS = pselrts;
    23ee:	f8c4 0508 	str.w	r0, [r4, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    23f2:	f8c4 1510 	str.w	r1, [r4, #1296]	; 0x510
		nrf_gpio_cfg_output(config->pselrts);
	}

	nrf_uarte_hwfc_pins_set(uarte, config->pselrts, config->pselcts);

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    23f6:	68e9      	ldr	r1, [r5, #12]
    23f8:	4628      	mov	r0, r5
    23fa:	3104      	adds	r1, #4
    23fc:	f7ff fea8 	bl	2150 <uarte_nrfx_configure>
	if (err) {
    2400:	4680      	mov	r8, r0
    2402:	2800      	cmp	r0, #0
    2404:	d139      	bne.n	247a <uarte_instance_init.isra.0+0x106>

#ifdef CONFIG_PM_DEVICE
	data->pm_state = DEVICE_PM_ACTIVE_STATE;
#endif

	if (get_dev_config(dev)->ppi_endtx) {
    2406:	686b      	ldr	r3, [r5, #4]
    2408:	799b      	ldrb	r3, [r3, #6]
    240a:	b19b      	cbz	r3, 2434 <uarte_instance_init.isra.0+0xc0>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    240c:	f106 0012 	add.w	r0, r6, #18
    2410:	f000 f9de 	bl	27d0 <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    2414:	4b1d      	ldr	r3, [pc, #116]	; (248c <uarte_instance_init.isra.0+0x118>)
    2416:	4298      	cmp	r0, r3
    2418:	d132      	bne.n	2480 <uarte_instance_init.isra.0+0x10c>
}

__STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
{
    NRFX_ASSERT(eep);
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    241a:	7cb3      	ldrb	r3, [r6, #18]
    241c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    2420:	f8c4 31a0 	str.w	r3, [r4, #416]	; 0x1a0
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    2424:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    2428:	2301      	movs	r3, #1
    242a:	7cb2      	ldrb	r2, [r6, #18]
    242c:	4093      	lsls	r3, r2
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    242e:	4a18      	ldr	r2, [pc, #96]	; (2490 <uarte_instance_init.isra.0+0x11c>)
    2430:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2434:	2308      	movs	r3, #8
    2436:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (config->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
    243a:	687b      	ldr	r3, [r7, #4]
    243c:	3301      	adds	r3, #1
    243e:	d00c      	beq.n	245a <uarte_instance_init.isra.0+0xe6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2440:	2300      	movs	r3, #0
    2442:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    2446:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    244a:	f106 0311 	add.w	r3, r6, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    244e:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    2452:	2301      	movs	r3, #1
    2454:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2458:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!get_dev_config(dev)->ppi_endtx) {
    245a:	686b      	ldr	r3, [r5, #4]
    245c:	799b      	ldrb	r3, [r3, #6]
    245e:	b91b      	cbnz	r3, 2468 <uarte_instance_init.isra.0+0xf4>
    p_reg->INTENSET = mask;
    2460:	f44f 7380 	mov.w	r3, #256	; 0x100
    2464:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    p_reg->TXD.MAXCNT = length;
    2468:	2300      	movs	r3, #0

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    246a:	3610      	adds	r6, #16
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    246c:	f8c4 6544 	str.w	r6, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2470:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2474:	2301      	movs	r3, #1
    2476:	60a3      	str	r3, [r4, #8]
    2478:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    247a:	4640      	mov	r0, r8
    247c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EIO;
    2480:	f06f 0804 	mvn.w	r8, #4
    2484:	e7f9      	b.n	247a <uarte_instance_init.isra.0+0x106>
    2486:	bf00      	nop
    2488:	50842500 	.word	0x50842500
    248c:	0bad0000 	.word	0x0bad0000
    2490:	50017000 	.word	0x50017000

00002494 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    2494:	b530      	push	{r4, r5, lr}
    2496:	b085      	sub	sp, #20
    2498:	466c      	mov	r4, sp
    249a:	4605      	mov	r5, r0
    249c:	4b08      	ldr	r3, [pc, #32]	; (24c0 <uarte_0_init+0x2c>)
    249e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    24a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    24a4:	2200      	movs	r2, #0
    24a6:	2101      	movs	r1, #1
    24a8:	2008      	movs	r0, #8
    24aa:	f7ff f8d7 	bl	165c <z_arm_irq_priority_set>
    24ae:	2008      	movs	r0, #8
    24b0:	f7ff f8b6 	bl	1620 <arch_irq_enable>
    24b4:	4621      	mov	r1, r4
    24b6:	4628      	mov	r0, r5
    24b8:	f7ff ff5c 	bl	2374 <uarte_instance_init.isra.0>
    24bc:	b005      	add	sp, #20
    24be:	bd30      	pop	{r4, r5, pc}
    24c0:	00004ae0 	.word	0x00004ae0

000024c4 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    24c4:	b530      	push	{r4, r5, lr}
    24c6:	b085      	sub	sp, #20
    24c8:	466c      	mov	r4, sp
    24ca:	4605      	mov	r5, r0
    24cc:	4b08      	ldr	r3, [pc, #32]	; (24f0 <uarte_1_init+0x2c>)
    24ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    24d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    24d4:	2200      	movs	r2, #0
    24d6:	2101      	movs	r1, #1
    24d8:	2009      	movs	r0, #9
    24da:	f7ff f8bf 	bl	165c <z_arm_irq_priority_set>
    24de:	2009      	movs	r0, #9
    24e0:	f7ff f89e 	bl	1620 <arch_irq_enable>
    24e4:	4621      	mov	r1, r4
    24e6:	4628      	mov	r0, r5
    24e8:	f7ff ff44 	bl	2374 <uarte_instance_init.isra.0>
    24ec:	b005      	add	sp, #20
    24ee:	bd30      	pop	{r4, r5, pc}
    24f0:	00004af0 	.word	0x00004af0

000024f4 <nrf91_errata_14>:
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    24f4:	4b05      	ldr	r3, [pc, #20]	; (250c <nrf91_errata_14+0x18>)
    24f6:	6818      	ldr	r0, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    24f8:	3b04      	subs	r3, #4
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    24fa:	681b      	ldr	r3, [r3, #0]
    24fc:	2b09      	cmp	r3, #9
    24fe:	d103      	bne.n	2508 <nrf91_errata_14+0x14>
            {
                switch(var2)
    2500:	1e43      	subs	r3, r0, #1
    2502:	4258      	negs	r0, r3
    2504:	4158      	adcs	r0, r3
    2506:	4770      	bx	lr
                    default:
                        return false;
                }
            }
        #endif
        return false;
    2508:	2000      	movs	r0, #0
    #endif
}
    250a:	4770      	bx	lr
    250c:	00ff0134 	.word	0x00ff0134

00002510 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK;
}

void SystemInit(void)
{
    2510:	b508      	push	{r3, lr}
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    2512:	4b47      	ldr	r3, [pc, #284]	; (2630 <SystemInit+0x120>)
            if (var1 == 0x09)
    2514:	681b      	ldr	r3, [r3, #0]
    2516:	2b09      	cmp	r3, #9
        #endif
        
        /* Workaround for Errata 6 "POWER: SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_6()){
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    2518:	bf01      	itttt	eq
    251a:	f04f 2350 	moveq.w	r3, #1342197760	; 0x50005000
    251e:	2200      	moveq	r2, #0
    2520:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    2524:	f8c3 2118 	streq.w	r2, [r3, #280]	; 0x118
        }

        /* Workaround for Errata 14 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_14()){
    2528:	f7ff ffe4 	bl	24f4 <nrf91_errata_14>
    252c:	b130      	cbz	r0, 253c <SystemInit+0x2c>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    252e:	2301      	movs	r3, #1
    2530:	4a40      	ldr	r2, [pc, #256]	; (2634 <SystemInit+0x124>)
    2532:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    2534:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    2538:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    253c:	4b3c      	ldr	r3, [pc, #240]	; (2630 <SystemInit+0x120>)
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    253e:	681b      	ldr	r3, [r3, #0]
    2540:	2b09      	cmp	r3, #9
    2542:	d107      	bne.n	2554 <SystemInit+0x44>
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    2544:	4b3c      	ldr	r3, [pc, #240]	; (2638 <SystemInit+0x128>)
            {
                switch(var2)
    2546:	681b      	ldr	r3, [r3, #0]
    2548:	2b01      	cmp	r3, #1
        }

        /* Workaround for Errata 15 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_15()){
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    254a:	bf1e      	ittt	ne
    254c:	2201      	movne	r2, #1
    254e:	4b3b      	ldrne	r3, [pc, #236]	; (263c <SystemInit+0x12c>)
    2550:	f8c3 2578 	strne.w	r2, [r3, #1400]	; 0x578
        }

        /* Workaround for Errata 20 "RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_20()){
    2554:	f7ff ffce 	bl	24f4 <nrf91_errata_14>
    2558:	b110      	cbz	r0, 2560 <SystemInit+0x50>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    255a:	220e      	movs	r2, #14
    255c:	4b38      	ldr	r3, [pc, #224]	; (2640 <SystemInit+0x130>)
    255e:	601a      	str	r2, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    2560:	4b33      	ldr	r3, [pc, #204]	; (2630 <SystemInit+0x120>)
            if (var1 == 0x09)
    2562:	681b      	ldr	r3, [r3, #0]
    2564:	2b09      	cmp	r3, #9
    2566:	d104      	bne.n	2572 <SystemInit+0x62>
        }

        /* Workaround for Errata 31 "XOSC32k Startup Failure" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_31()){
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    2568:	2200      	movs	r2, #0
    256a:	4b36      	ldr	r3, [pc, #216]	; (2644 <SystemInit+0x134>)
    256c:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    256e:	2201      	movs	r2, #1
    2570:	605a      	str	r2, [r3, #4]
{
    2572:	2200      	movs	r2, #0
    2574:	00d3      	lsls	r3, r2, #3
    2576:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    257a:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    257e:	3101      	adds	r1, #1
    2580:	d008      	beq.n	2594 <SystemInit+0x84>
          #if defined ( __ICCARM__ )
              #pragma diag_suppress=Pa082
          #endif
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    2582:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    2586:	3201      	adds	r2, #1
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    2588:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    258c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    2590:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    2592:	d1ef      	bne.n	2574 <SystemInit+0x64>
    }
    
    
    bool uicr_HFXOSRC_erased()
    {
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    2594:	4b2c      	ldr	r3, [pc, #176]	; (2648 <SystemInit+0x138>)
    2596:	69da      	ldr	r2, [r3, #28]
        if (uicr_HFXOSRC_erased() || uicr_HFXOCNT_erased()) {
    2598:	07d1      	lsls	r1, r2, #31
    259a:	d53b      	bpl.n	2614 <SystemInit+0x104>
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    259c:	4b2b      	ldr	r3, [pc, #172]	; (264c <SystemInit+0x13c>)
    259e:	4619      	mov	r1, r3
    25a0:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    25a4:	2a01      	cmp	r2, #1
    25a6:	d1fb      	bne.n	25a0 <SystemInit+0x90>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    25a8:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    25ac:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    25b0:	2b01      	cmp	r3, #1
    25b2:	d1fb      	bne.n	25ac <SystemInit+0x9c>
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    25b4:	4b24      	ldr	r3, [pc, #144]	; (2648 <SystemInit+0x138>)
    25b6:	69da      	ldr	r2, [r3, #28]
          if (uicr_HFXOSRC_erased()){
    25b8:	07d2      	lsls	r2, r2, #31
    25ba:	d508      	bpl.n	25ce <SystemInit+0xbe>
            uicr_erased_value = NRF_UICR_S->HFXOSRC;
    25bc:	69da      	ldr	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    25be:	4923      	ldr	r1, [pc, #140]	; (264c <SystemInit+0x13c>)
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    25c0:	f022 0201 	bic.w	r2, r2, #1
            NRF_UICR_S->HFXOSRC = uicr_new_value;
    25c4:	61da      	str	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    25c6:	f8d1 2400 	ldr.w	r2, [r1, #1024]	; 0x400
    25ca:	2a01      	cmp	r2, #1
    25cc:	d1fb      	bne.n	25c6 <SystemInit+0xb6>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    25ce:	6a1a      	ldr	r2, [r3, #32]
    25d0:	3201      	adds	r2, #1
    25d2:	d10a      	bne.n	25ea <SystemInit+0xda>
            uicr_erased_value = NRF_UICR_S->HFXOCNT;
    25d4:	6a1a      	ldr	r2, [r3, #32]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    25d6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
    25da:	f042 0220 	orr.w	r2, r2, #32
            NRF_UICR_S->HFXOCNT = uicr_new_value;
    25de:	621a      	str	r2, [r3, #32]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    25e0:	4a1a      	ldr	r2, [pc, #104]	; (264c <SystemInit+0x13c>)
    25e2:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    25e6:	2b01      	cmp	r3, #1
    25e8:	d1fb      	bne.n	25e2 <SystemInit+0xd2>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    25ea:	2200      	movs	r2, #0
    25ec:	4b17      	ldr	r3, [pc, #92]	; (264c <SystemInit+0x13c>)
    25ee:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    25f2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    25f6:	2a01      	cmp	r2, #1
    25f8:	d1fb      	bne.n	25f2 <SystemInit+0xe2>
  __ASM volatile ("dsb 0xF":::"memory");
    25fa:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    25fe:	4914      	ldr	r1, [pc, #80]	; (2650 <SystemInit+0x140>)
    2600:	4b14      	ldr	r3, [pc, #80]	; (2654 <SystemInit+0x144>)
    2602:	68ca      	ldr	r2, [r1, #12]
    2604:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2608:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    260a:	60cb      	str	r3, [r1, #12]
    260c:	f3bf 8f4f 	dsb	sy
    __NOP();
    2610:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2612:	e7fd      	b.n	2610 <SystemInit+0x100>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    2614:	6a1b      	ldr	r3, [r3, #32]
    2616:	3301      	adds	r3, #1
    2618:	d0c0      	beq.n	259c <SystemInit+0x8c>
        SCB->NSACR |= (3UL << 10);
    261a:	4a0d      	ldr	r2, [pc, #52]	; (2650 <SystemInit+0x140>)
    261c:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    2620:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    2624:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    SystemCoreClock = __SYSTEM_CLOCK;
    2628:	4b0b      	ldr	r3, [pc, #44]	; (2658 <SystemInit+0x148>)
    262a:	4a0c      	ldr	r2, [pc, #48]	; (265c <SystemInit+0x14c>)
    262c:	601a      	str	r2, [r3, #0]
}
    262e:	bd08      	pop	{r3, pc}
    2630:	00ff0130 	.word	0x00ff0130
    2634:	50004a38 	.word	0x50004a38
    2638:	00ff0134 	.word	0x00ff0134
    263c:	50004000 	.word	0x50004000
    2640:	5003aee4 	.word	0x5003aee4
    2644:	5000470c 	.word	0x5000470c
    2648:	00ff8000 	.word	0x00ff8000
    264c:	50039000 	.word	0x50039000
    2650:	e000ed00 	.word	0xe000ed00
    2654:	05fa0004 	.word	0x05fa0004
    2658:	20000050 	.word	0x20000050
    265c:	03d09000 	.word	0x03d09000

00002660 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2660:	4b04      	ldr	r3, [pc, #16]	; (2674 <nrfx_clock_init+0x14>)
    2662:	791a      	ldrb	r2, [r3, #4]
    2664:	b922      	cbnz	r2, 2670 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    2666:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    2668:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    266a:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    266c:	4802      	ldr	r0, [pc, #8]	; (2678 <nrfx_clock_init+0x18>)
    266e:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2670:	4802      	ldr	r0, [pc, #8]	; (267c <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2672:	4770      	bx	lr
    2674:	20000840 	.word	0x20000840
    2678:	0bad0000 	.word	0x0bad0000
    267c:	0bad000c 	.word	0x0bad000c

00002680 <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    2680:	b110      	cbz	r0, 2688 <nrfx_clock_start+0x8>
    2682:	2801      	cmp	r0, #1
    2684:	d020      	beq.n	26c8 <nrfx_clock_start+0x48>
    2686:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2688:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    268c:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2690:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    2694:	03c9      	lsls	r1, r1, #15
    2696:	d511      	bpl.n	26bc <nrfx_clock_start+0x3c>
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    2698:	f003 0303 	and.w	r3, r3, #3
    269c:	2b02      	cmp	r3, #2
    269e:	d10d      	bne.n	26bc <nrfx_clock_start+0x3c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    26a0:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    26a4:	2200      	movs	r2, #0
    26a6:	4b0d      	ldr	r3, [pc, #52]	; (26dc <nrfx_clock_start+0x5c>)
    26a8:	601a      	str	r2, [r3, #0]
    26aa:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    26ac:	2202      	movs	r2, #2
    26ae:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    26b2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    26b6:	2201      	movs	r2, #1
    26b8:	609a      	str	r2, [r3, #8]
}
    26ba:	4770      	bx	lr
    p_reg->LFCLKSRC = (uint32_t)(source);
    26bc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    26c0:	2201      	movs	r2, #1
    26c2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    26c6:	e7ed      	b.n	26a4 <nrfx_clock_start+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    26c8:	2200      	movs	r2, #0
    26ca:	4b05      	ldr	r3, [pc, #20]	; (26e0 <nrfx_clock_start+0x60>)
    26cc:	601a      	str	r2, [r3, #0]
    26ce:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    26d0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    26d4:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    26d8:	6018      	str	r0, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    26da:	4770      	bx	lr
    26dc:	50005104 	.word	0x50005104
    26e0:	50005100 	.word	0x50005100

000026e4 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    26e4:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    26e6:	b110      	cbz	r0, 26ee <nrfx_clock_stop+0xa>
    26e8:	2801      	cmp	r0, #1
    26ea:	d018      	beq.n	271e <nrfx_clock_stop+0x3a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    26ec:	bd38      	pop	{r3, r4, r5, pc}
    p_reg->INTENCLR = mask;
    26ee:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    26f2:	2202      	movs	r2, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    26f4:	2101      	movs	r1, #1
    26f6:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    26fa:	461c      	mov	r4, r3
    p_reg->INTENCLR = mask;
    26fc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2700:	4a15      	ldr	r2, [pc, #84]	; (2758 <nrfx_clock_stop+0x74>)
    2702:	6010      	str	r0, [r2, #0]
    2704:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2706:	4a15      	ldr	r2, [pc, #84]	; (275c <nrfx_clock_stop+0x78>)
    2708:	6011      	str	r1, [r2, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    270a:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
    270e:	03db      	lsls	r3, r3, #15
    2710:	d5ec      	bpl.n	26ec <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    2712:	2001      	movs	r0, #1
    2714:	f001 ff61 	bl	45da <nrfx_busy_wait>
    2718:	3d01      	subs	r5, #1
    271a:	d1f6      	bne.n	270a <nrfx_clock_stop+0x26>
    271c:	e7e6      	b.n	26ec <nrfx_clock_stop+0x8>
    p_reg->INTENCLR = mask;
    271e:	f04f 2450 	mov.w	r4, #1342197760	; 0x50005000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2722:	2200      	movs	r2, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2724:	f242 7510 	movw	r5, #10000	; 0x2710
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2728:	4b0d      	ldr	r3, [pc, #52]	; (2760 <nrfx_clock_stop+0x7c>)
    p_reg->INTENCLR = mask;
    272a:	f8c4 0308 	str.w	r0, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    272e:	601a      	str	r2, [r3, #0]
    2730:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2732:	4b0c      	ldr	r3, [pc, #48]	; (2764 <nrfx_clock_stop+0x80>)
    2734:	6018      	str	r0, [r3, #0]
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2736:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    273a:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    273e:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2742:	03d2      	lsls	r2, r2, #15
    2744:	d5d2      	bpl.n	26ec <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    2746:	2b00      	cmp	r3, #0
    2748:	d0d0      	beq.n	26ec <nrfx_clock_stop+0x8>
    274a:	2001      	movs	r0, #1
    274c:	f001 ff45 	bl	45da <nrfx_busy_wait>
    2750:	3d01      	subs	r5, #1
    2752:	d1f0      	bne.n	2736 <nrfx_clock_stop+0x52>
    2754:	e7ca      	b.n	26ec <nrfx_clock_stop+0x8>
    2756:	bf00      	nop
    2758:	50005104 	.word	0x50005104
    275c:	5000500c 	.word	0x5000500c
    2760:	50005100 	.word	0x50005100
    2764:	50005004 	.word	0x50005004

00002768 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2768:	4b16      	ldr	r3, [pc, #88]	; (27c4 <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    276a:	b510      	push	{r4, lr}
    276c:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    276e:	b152      	cbz	r2, 2786 <nrfx_power_clock_irq_handler+0x1e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2770:	2000      	movs	r0, #0
    2772:	6018      	str	r0, [r3, #0]
    2774:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    2776:	2201      	movs	r2, #1
    2778:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    277c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2780:	4b11      	ldr	r3, [pc, #68]	; (27c8 <nrfx_power_clock_irq_handler+0x60>)
    2782:	681b      	ldr	r3, [r3, #0]
    2784:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2786:	4b11      	ldr	r3, [pc, #68]	; (27cc <nrfx_power_clock_irq_handler+0x64>)
    2788:	681a      	ldr	r2, [r3, #0]
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    278a:	b18a      	cbz	r2, 27b0 <nrfx_power_clock_irq_handler+0x48>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    278c:	2200      	movs	r2, #0
    278e:	601a      	str	r2, [r3, #0]
    2790:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2792:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2796:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    279a:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    279e:	f002 0203 	and.w	r2, r2, #3
    27a2:	2a01      	cmp	r2, #1
    27a4:	f04f 0102 	mov.w	r1, #2
    27a8:	d103      	bne.n	27b2 <nrfx_power_clock_irq_handler+0x4a>
    p_reg->LFCLKSRC = (uint32_t)(source);
    27aa:	f8c3 1518 	str.w	r1, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    27ae:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    27b0:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    27b2:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    27b6:	4b04      	ldr	r3, [pc, #16]	; (27c8 <nrfx_power_clock_irq_handler+0x60>)
    27b8:	2001      	movs	r0, #1
}
    27ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    27be:	681b      	ldr	r3, [r3, #0]
    27c0:	4718      	bx	r3
    27c2:	bf00      	nop
    27c4:	50005100 	.word	0x50005100
    27c8:	20000840 	.word	0x20000840
    27cc:	50005104 	.word	0x50005104

000027d0 <nrfx_dppi_channel_alloc>:
nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
    nrfx_err_t err_code;

    // Get mask of available DPPI channels
    uint32_t remaining_channels = DPPI_AVAILABLE_CHANNELS_MASK & ~(m_allocated_channels);
    27d0:	4a0b      	ldr	r2, [pc, #44]	; (2800 <nrfx_dppi_channel_alloc+0x30>)
{
    27d2:	b570      	push	{r4, r5, r6, lr}
    uint32_t remaining_channels = DPPI_AVAILABLE_CHANNELS_MASK & ~(m_allocated_channels);
    27d4:	6816      	ldr	r6, [r2, #0]
    27d6:	43f1      	mvns	r1, r6
    27d8:	b289      	uxth	r1, r1
    uint8_t channel = 0;

    if (!remaining_channels)
    27da:	b171      	cbz	r1, 27fa <nrfx_dppi_channel_alloc+0x2a>
    27dc:	2500      	movs	r5, #0
    27de:	b2ec      	uxtb	r4, r5
        NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }

    // Find first free channel
    while (!(remaining_channels & DPPI_BIT_SET(channel)))
    27e0:	fa21 f304 	lsr.w	r3, r1, r4
    27e4:	07db      	lsls	r3, r3, #31
    27e6:	f105 0501 	add.w	r5, r5, #1
    27ea:	d5f8      	bpl.n	27de <nrfx_dppi_channel_alloc+0xe>
    {
        channel++;
    }

    m_allocated_channels |= DPPI_BIT_SET(channel);
    27ec:	2301      	movs	r3, #1
    27ee:	40a3      	lsls	r3, r4
    27f0:	4333      	orrs	r3, r6
    *p_channel = channel;
    27f2:	7004      	strb	r4, [r0, #0]

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Allocated channel: %d.", channel);
    return err_code;
    27f4:	4803      	ldr	r0, [pc, #12]	; (2804 <nrfx_dppi_channel_alloc+0x34>)
    m_allocated_channels |= DPPI_BIT_SET(channel);
    27f6:	6013      	str	r3, [r2, #0]
}
    27f8:	bd70      	pop	{r4, r5, r6, pc}
        return err_code;
    27fa:	4803      	ldr	r0, [pc, #12]	; (2808 <nrfx_dppi_channel_alloc+0x38>)
    27fc:	e7fc      	b.n	27f8 <nrfx_dppi_channel_alloc+0x28>
    27fe:	bf00      	nop
    2800:	20000848 	.word	0x20000848
    2804:	0bad0000 	.word	0x0bad0000
    2808:	0bad0002 	.word	0x0bad0002

0000280c <nrfx_gpiote_channel_free>:
    return m_cb.allocated_channels_mask & (1UL << index);
}

static bool is_app_channel(uint8_t index)
{
    return NRFX_GPIOTE_APP_CHANNELS_MASK & (1UL << index);
    280c:	2301      	movs	r3, #1
    280e:	fa03 f000 	lsl.w	r0, r3, r0

nrfx_err_t nrfx_gpiote_channel_free(uint8_t channel)
{
    nrfx_err_t err_code = NRFX_SUCCESS;

    if (!is_app_channel(channel))
    2812:	f010 0fff 	tst.w	r0, #255	; 0xff
    2816:	d012      	beq.n	283e <nrfx_gpiote_channel_free+0x32>
	__asm__ volatile(
    2818:	f04f 0320 	mov.w	r3, #32
    281c:	f3ef 8111 	mrs	r1, BASEPRI
    2820:	f383 8811 	msr	BASEPRI, r3
    2824:	f3bf 8f6f 	isb	sy
    m_cb.allocated_channels_mask &= ~(1UL << index);
    2828:	4a06      	ldr	r2, [pc, #24]	; (2844 <nrfx_gpiote_channel_free+0x38>)
    282a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
    282c:	ea23 0000 	bic.w	r0, r3, r0
    2830:	64d0      	str	r0, [r2, #76]	; 0x4c
	__asm__ volatile(
    2832:	f381 8811 	msr	BASEPRI, r1
    2836:	f3bf 8f6f 	isb	sy
    283a:	4803      	ldr	r0, [pc, #12]	; (2848 <nrfx_gpiote_channel_free+0x3c>)
    283c:	4770      	bx	lr
    {
        err_code = NRFX_ERROR_INVALID_PARAM;
    283e:	4803      	ldr	r0, [pc, #12]	; (284c <nrfx_gpiote_channel_free+0x40>)
        NRFX_CRITICAL_SECTION_EXIT();
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2840:	4770      	bx	lr
    2842:	bf00      	nop
    2844:	2000084c 	.word	0x2000084c
    2848:	0bad0000 	.word	0x0bad0000
    284c:	0bad0004 	.word	0x0bad0004

00002850 <nrfx_gpiote_channel_alloc>:

nrfx_err_t nrfx_gpiote_channel_alloc(uint8_t * p_channel)
{
    2850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    uint32_t mask = NRFX_GPIOTE_APP_CHANNELS_MASK;
    2854:	22ff      	movs	r2, #255	; 0xff
{
    2856:	2400      	movs	r4, #0
    return m_cb.allocated_channels_mask & (1UL << index);
    2858:	2601      	movs	r6, #1
{
    285a:	4605      	mov	r5, r0
    return m_cb.allocated_channels_mask & (1UL << index);
    285c:	f8df e058 	ldr.w	lr, [pc, #88]	; 28b8 <nrfx_gpiote_channel_alloc+0x68>
    nrfx_err_t err_code = NRFX_ERROR_NO_MEM;
    2860:	4814      	ldr	r0, [pc, #80]	; (28b4 <nrfx_gpiote_channel_alloc+0x64>)
        NRFX_CRITICAL_SECTION_ENTER();
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
        {
            channel_allocated_set(ch_idx);
            *p_channel = ch_idx;
            err_code = NRFX_SUCCESS;
    2862:	f8df 8058 	ldr.w	r8, [pc, #88]	; 28bc <nrfx_gpiote_channel_alloc+0x6c>
    2866:	b2e3      	uxtb	r3, r4
	__asm__ volatile(
    2868:	f04f 0120 	mov.w	r1, #32
    286c:	f3ef 8c11 	mrs	ip, BASEPRI
    2870:	f381 8811 	msr	BASEPRI, r1
    2874:	f3bf 8f6f 	isb	sy
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
    2878:	fa22 f103 	lsr.w	r1, r2, r3
    287c:	07c9      	lsls	r1, r1, #31
    287e:	d50a      	bpl.n	2896 <nrfx_gpiote_channel_alloc+0x46>
    return m_cb.allocated_channels_mask & (1UL << index);
    2880:	f8de 104c 	ldr.w	r1, [lr, #76]	; 0x4c
    2884:	fa06 f703 	lsl.w	r7, r6, r3
        if ((mask & (1UL << ch_idx)) && (!is_allocated_channel(ch_idx)))
    2888:	4239      	tst	r1, r7
            err_code = NRFX_SUCCESS;
    288a:	bf01      	itttt	eq
    288c:	4640      	moveq	r0, r8
    m_cb.allocated_channels_mask |= (1UL << index);
    288e:	4339      	orreq	r1, r7
    2890:	f8ce 104c 	streq.w	r1, [lr, #76]	; 0x4c
            *p_channel = ch_idx;
    2894:	702b      	strbeq	r3, [r5, #0]
	__asm__ volatile(
    2896:	f38c 8811 	msr	BASEPRI, ip
    289a:	f3bf 8f6f 	isb	sy
        }
        NRFX_CRITICAL_SECTION_EXIT();

        if (err_code == NRFX_SUCCESS)
    289e:	4540      	cmp	r0, r8
    28a0:	d005      	beq.n	28ae <nrfx_gpiote_channel_alloc+0x5e>
        {
            NRFX_LOG_INFO("Allocated channel: %d.", ch_idx);
            break;
        }

        mask &= ~(1UL << ch_idx);
    28a2:	fa06 f303 	lsl.w	r3, r6, r3
    for (uint8_t ch_idx = 0; mask != 0; ch_idx++)
    28a6:	439a      	bics	r2, r3
    28a8:	f104 0401 	add.w	r4, r4, #1
    28ac:	d1db      	bne.n	2866 <nrfx_gpiote_channel_alloc+0x16>
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    28ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    28b2:	bf00      	nop
    28b4:	0bad0002 	.word	0x0bad0002
    28b8:	2000084c 	.word	0x2000084c
    28bc:	0bad0000 	.word	0x0bad0000

000028c0 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    28c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    28c2:	4b10      	ldr	r3, [pc, #64]	; (2904 <z_sys_init_run_level+0x44>)
			/* Initialization failed.
			 * Set the init status bit so device is not declared ready.
			 */
			sys_bitfield_set_bit(
				(mem_addr_t) __device_init_status_start,
				(dev - __device_start));
    28c4:	4f10      	ldr	r7, [pc, #64]	; (2908 <z_sys_init_run_level+0x48>)
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    28c6:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
    28ca:	3001      	adds	r0, #1
    28cc:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    28d0:	42ae      	cmp	r6, r5
    28d2:	d800      	bhi.n	28d6 <z_sys_init_run_level+0x16>
		}
	}
}
    28d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if ((entry->init(dev) != 0) && (dev != NULL)) {
    28d6:	e9d5 3400 	ldrd	r3, r4, [r5]
    28da:	4620      	mov	r0, r4
    28dc:	4798      	blx	r3
    28de:	b170      	cbz	r0, 28fe <z_sys_init_run_level+0x3e>
    28e0:	b16c      	cbz	r4, 28fe <z_sys_init_run_level+0x3e>

static ALWAYS_INLINE void sys_set_bit(mem_addr_t addr, unsigned int bit)
{
	uint32_t temp = *(volatile uint32_t *)addr;

	*(volatile uint32_t *)addr = temp | (1 << bit);
    28e2:	2301      	movs	r3, #1
				(dev - __device_start));
    28e4:	1be4      	subs	r4, r4, r7
	void sys_bitfield_set_bit(mem_addr_t addr, unsigned int bit)
{
	/* Doing memory offsets in terms of 32-bit values to prevent
	 * alignment issues
	 */
	sys_set_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    28e6:	4a09      	ldr	r2, [pc, #36]	; (290c <z_sys_init_run_level+0x4c>)
    28e8:	1124      	asrs	r4, r4, #4
    28ea:	0961      	lsrs	r1, r4, #5
	uint32_t temp = *(volatile uint32_t *)addr;
    28ec:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
	sys_set_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    28f0:	f004 041f 	and.w	r4, r4, #31
	*(volatile uint32_t *)addr = temp | (1 << bit);
    28f4:	fa03 f404 	lsl.w	r4, r3, r4
    28f8:	4304      	orrs	r4, r0
    28fa:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    28fe:	3508      	adds	r5, #8
    2900:	e7e6      	b.n	28d0 <z_sys_init_run_level+0x10>
    2902:	bf00      	nop
    2904:	00004bec 	.word	0x00004bec
    2908:	200000bc 	.word	0x200000bc
    290c:	2000011c 	.word	0x2000011c

00002910 <z_device_ready>:

bool z_device_ready(const struct device *dev)
{
	/* Set bit indicates device failed initialization */
	return !(sys_bitfield_test_bit((mem_addr_t)__device_init_status_start,
					(dev - __device_start)));
    2910:	4b08      	ldr	r3, [pc, #32]	; (2934 <z_device_ready+0x24>)
    2912:	1ac0      	subs	r0, r0, r3
    2914:	1100      	asrs	r0, r0, #4
}

static ALWAYS_INLINE
	int sys_bitfield_test_bit(mem_addr_t addr, unsigned int bit)
{
	return sys_test_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    2916:	4b08      	ldr	r3, [pc, #32]	; (2938 <z_device_ready+0x28>)
    2918:	0942      	lsrs	r2, r0, #5
	uint32_t temp = *(volatile uint32_t *)addr;
    291a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
	return temp & (1 << bit);
    291e:	2301      	movs	r3, #1
	return sys_test_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    2920:	f000 001f 	and.w	r0, r0, #31
	return temp & (1 << bit);
    2924:	fa03 f000 	lsl.w	r0, r3, r0
	return !(sys_bitfield_test_bit((mem_addr_t)__device_init_status_start,
    2928:	4210      	tst	r0, r2
}
    292a:	bf0c      	ite	eq
    292c:	4618      	moveq	r0, r3
    292e:	2000      	movne	r0, #0
    2930:	4770      	bx	lr
    2932:	bf00      	nop
    2934:	200000bc 	.word	0x200000bc
    2938:	2000011c 	.word	0x2000011c

0000293c <z_impl_device_get_binding>:
	for (dev = __device_start; dev != __device_end; dev++) {
    293c:	4911      	ldr	r1, [pc, #68]	; (2984 <z_impl_device_get_binding+0x48>)
{
    293e:	b570      	push	{r4, r5, r6, lr}
    2940:	4605      	mov	r5, r0
    2942:	460e      	mov	r6, r1
	for (dev = __device_start; dev != __device_end; dev++) {
    2944:	4c10      	ldr	r4, [pc, #64]	; (2988 <z_impl_device_get_binding+0x4c>)
    2946:	428c      	cmp	r4, r1
    2948:	d104      	bne.n	2954 <z_impl_device_get_binding+0x18>
	for (dev = __device_start; dev != __device_end; dev++) {
    294a:	4c0f      	ldr	r4, [pc, #60]	; (2988 <z_impl_device_get_binding+0x4c>)
    294c:	42b4      	cmp	r4, r6
    294e:	d10a      	bne.n	2966 <z_impl_device_get_binding+0x2a>
	return NULL;
    2950:	2400      	movs	r4, #0
    2952:	e014      	b.n	297e <z_impl_device_get_binding+0x42>
		if (z_device_ready(dev) && (dev->name == name)) {
    2954:	4620      	mov	r0, r4
    2956:	f7ff ffdb 	bl	2910 <z_device_ready>
    295a:	b110      	cbz	r0, 2962 <z_impl_device_get_binding+0x26>
    295c:	6823      	ldr	r3, [r4, #0]
    295e:	42ab      	cmp	r3, r5
    2960:	d00d      	beq.n	297e <z_impl_device_get_binding+0x42>
	for (dev = __device_start; dev != __device_end; dev++) {
    2962:	3410      	adds	r4, #16
    2964:	e7ef      	b.n	2946 <z_impl_device_get_binding+0xa>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    2966:	4620      	mov	r0, r4
    2968:	f7ff ffd2 	bl	2910 <z_device_ready>
    296c:	b908      	cbnz	r0, 2972 <z_impl_device_get_binding+0x36>
	for (dev = __device_start; dev != __device_end; dev++) {
    296e:	3410      	adds	r4, #16
    2970:	e7ec      	b.n	294c <z_impl_device_get_binding+0x10>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    2972:	4628      	mov	r0, r5
    2974:	6821      	ldr	r1, [r4, #0]
    2976:	f001 fd29 	bl	43cc <strcmp>
    297a:	2800      	cmp	r0, #0
    297c:	d1f7      	bne.n	296e <z_impl_device_get_binding+0x32>
}
    297e:	4620      	mov	r0, r4
    2980:	bd70      	pop	{r4, r5, r6, pc}
    2982:	bf00      	nop
    2984:	2000011c 	.word	0x2000011c
    2988:	200000bc 	.word	0x200000bc

0000298c <idle>:
#else
#define IDLE_YIELD_IF_COOP() do { } while (false)
#endif

void idle(void *p1, void *unused2, void *unused3)
{
    298c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    298e:	4605      	mov	r5, r0
		 */
		int key = arch_irq_lock();
		struct k_thread *to_abort = cpu->pending_abort;

		if (to_abort) {
			cpu->pending_abort = NULL;
    2990:	2700      	movs	r7, #0
		 * saves no power and does not improve latency.  But it's an
		 * API we need to honor...
		 */
		z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
#ifdef CONFIG_PM
		_kernel.idle = ticks;
    2992:	4e15      	ldr	r6, [pc, #84]	; (29e8 <idle+0x5c>)
	__asm__ volatile(
    2994:	f04f 0220 	mov.w	r2, #32
    2998:	f3ef 8311 	mrs	r3, BASEPRI
    299c:	f382 8811 	msr	BASEPRI, r2
    29a0:	f3bf 8f6f 	isb	sy
		struct k_thread *to_abort = cpu->pending_abort;
    29a4:	6928      	ldr	r0, [r5, #16]
		if (to_abort) {
    29a6:	b188      	cbz	r0, 29cc <idle+0x40>
			cpu->pending_abort = NULL;
    29a8:	612f      	str	r7, [r5, #16]
	__asm__ volatile(
    29aa:	f383 8811 	msr	BASEPRI, r3
    29ae:	f3bf 8f6f 	isb	sy
			z_thread_single_abort(to_abort);
    29b2:	f000 fbc3 	bl	313c <z_thread_single_abort>
	__asm__ volatile(
    29b6:	f04f 0320 	mov.w	r3, #32
    29ba:	f3ef 8011 	mrs	r0, BASEPRI
    29be:	f383 8811 	msr	BASEPRI, r3
    29c2:	f3bf 8f6f 	isb	sy
    29c6:	f001 fe54 	bl	4672 <z_reschedule_irqlock>
			continue;
    29ca:	e7e3      	b.n	2994 <idle+0x8>
		int32_t ticks = z_get_next_timeout_expiry();
    29cc:	f001 ff1d 	bl	480a <z_get_next_timeout_expiry>
		z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    29d0:	2101      	movs	r1, #1
		int32_t ticks = z_get_next_timeout_expiry();
    29d2:	4604      	mov	r4, r0
		z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    29d4:	2802      	cmp	r0, #2
    29d6:	bfd8      	it	le
    29d8:	4608      	movle	r0, r1
    29da:	f001 ff26 	bl	482a <z_set_timeout_expiry>
		_kernel.idle = ticks;
    29de:	6274      	str	r4, [r6, #36]	; 0x24
	arch_cpu_idle();
    29e0:	f7fe feec 	bl	17bc <arch_cpu_idle>
}
    29e4:	e7d6      	b.n	2994 <idle+0x8>
    29e6:	bf00      	nop
    29e8:	2000089c 	.word	0x2000089c

000029ec <z_bss_zero>:
 *
 * @return N/A
 */
void z_bss_zero(void)
{
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    29ec:	4802      	ldr	r0, [pc, #8]	; (29f8 <z_bss_zero+0xc>)
    29ee:	4a03      	ldr	r2, [pc, #12]	; (29fc <z_bss_zero+0x10>)
    29f0:	2100      	movs	r1, #0
    29f2:	1a12      	subs	r2, r2, r0
    29f4:	f001 bd21 	b.w	443a <memset>
    29f8:	20000170 	.word	0x20000170
    29fc:	200008fc 	.word	0x200008fc

00002a00 <bg_thread_main>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	z_sys_post_kernel = true;
    2a00:	2201      	movs	r2, #1
{
    2a02:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    2a04:	4b09      	ldr	r3, [pc, #36]	; (2a2c <bg_thread_main+0x2c>)

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    2a06:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    2a08:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    2a0a:	f7ff ff59 	bl	28c0 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    2a0e:	f000 fe57 	bl	36c0 <boot_banner>
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    2a12:	2003      	movs	r0, #3
    2a14:	f7ff ff54 	bl	28c0 <z_sys_init_run_level>

	z_init_static_threads();
    2a18:	f000 fde0 	bl	35dc <z_init_static_threads>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
    2a1c:	f7fd fd10 	bl	440 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    2a20:	4a03      	ldr	r2, [pc, #12]	; (2a30 <bg_thread_main+0x30>)
    2a22:	7b13      	ldrb	r3, [r2, #12]
    2a24:	f023 0301 	bic.w	r3, r3, #1
    2a28:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    2a2a:	bd08      	pop	{r3, pc}
    2a2c:	200008fa 	.word	0x200008fa
    2a30:	200001f0 	.word	0x200001f0

00002a34 <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    2a34:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    2a38:	4b34      	ldr	r3, [pc, #208]	; (2b0c <z_cstart+0xd8>)
    2a3a:	b0a7      	sub	sp, #156	; 0x9c
	uint32_t msp =
    2a3c:	f503 6900 	add.w	r9, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    2a40:	f389 8808 	msr	MSP, r9
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    2a44:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2a48:	2400      	movs	r4, #0
    2a4a:	23e0      	movs	r3, #224	; 0xe0
    2a4c:	4d30      	ldr	r5, [pc, #192]	; (2b10 <z_cstart+0xdc>)
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    2a4e:	f04f 0b01 	mov.w	fp, #1
    2a52:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    2a56:	77ec      	strb	r4, [r5, #31]
    2a58:	762c      	strb	r4, [r5, #24]
    2a5a:	766c      	strb	r4, [r5, #25]
    2a5c:	76ac      	strb	r4, [r5, #26]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    2a5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	_kernel.ready_q.cache = &z_main_thread;
    2a60:	4e2c      	ldr	r6, [pc, #176]	; (2b14 <z_cstart+0xe0>)
    2a62:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    2a66:	626b      	str	r3, [r5, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    2a68:	f7fe ffdc 	bl	1a24 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    2a6c:	f7fe fea0 	bl	17b0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    2a70:	f04f 33ff 	mov.w	r3, #4294967295
    2a74:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    2a76:	62eb      	str	r3, [r5, #44]	; 0x2c
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    2a78:	f240 1301 	movw	r3, #257	; 0x101
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    2a7c:	4d26      	ldr	r5, [pc, #152]	; (2b18 <z_cstart+0xe4>)
	dummy_thread->base.user_options = K_ESSENTIAL;
    2a7e:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    2a82:	ab06      	add	r3, sp, #24
    2a84:	60ab      	str	r3, [r5, #8]

	z_dummy_thread_init(&dummy_thread);
#endif

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    2a86:	4620      	mov	r0, r4
	dummy_thread->stack_info.size = 0U;
    2a88:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
    2a8c:	f7ff ff18 	bl	28c0 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    2a90:	2001      	movs	r0, #1
    2a92:	f7ff ff15 	bl	28c0 <z_sys_init_run_level>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    2a96:	f8df a098 	ldr.w	sl, [pc, #152]	; 2b30 <z_cstart+0xfc>
	z_sched_init();
    2a9a:	f000 fca3 	bl	33e4 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    2a9e:	4b1f      	ldr	r3, [pc, #124]	; (2b1c <z_cstart+0xe8>)
	_kernel.ready_q.cache = &z_main_thread;
    2aa0:	62ae      	str	r6, [r5, #40]	; 0x28
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    2aa2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2aa6:	491e      	ldr	r1, [pc, #120]	; (2b20 <z_cstart+0xec>)
    2aa8:	9305      	str	r3, [sp, #20]
    2aaa:	4630      	mov	r0, r6
    2aac:	4653      	mov	r3, sl
    2aae:	e9cd 4b03 	strd	r4, fp, [sp, #12]
    2ab2:	e9cd 4401 	strd	r4, r4, [sp, #4]
    2ab6:	9400      	str	r4, [sp, #0]
    2ab8:	f000 fd60 	bl	357c <z_setup_new_thread>
	sys_trace_thread_resume(thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    2abc:	7b73      	ldrb	r3, [r6, #13]
    2abe:	4680      	mov	r8, r0
    2ac0:	f023 0304 	bic.w	r3, r3, #4
	z_ready_thread(&z_main_thread);
    2ac4:	4630      	mov	r0, r6
    2ac6:	7373      	strb	r3, [r6, #13]
    2ac8:	f001 fdff 	bl	46ca <z_ready_thread>
	z_setup_new_thread(thread, stack,
    2acc:	230f      	movs	r3, #15
    2ace:	4f15      	ldr	r7, [pc, #84]	; (2b24 <z_cstart+0xf0>)
    2ad0:	f44f 72a0 	mov.w	r2, #320	; 0x140
    2ad4:	e9cd 4302 	strd	r4, r3, [sp, #8]
    2ad8:	4913      	ldr	r1, [pc, #76]	; (2b28 <z_cstart+0xf4>)
    2ada:	4b14      	ldr	r3, [pc, #80]	; (2b2c <z_cstart+0xf8>)
    2adc:	4638      	mov	r0, r7
    2ade:	e9cd b404 	strd	fp, r4, [sp, #16]
    2ae2:	e9cd 5400 	strd	r5, r4, [sp]
    2ae6:	f000 fd49 	bl	357c <z_setup_new_thread>
    2aea:	7b7b      	ldrb	r3, [r7, #13]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    2aec:	4652      	mov	r2, sl
    2aee:	f023 0304 	bic.w	r3, r3, #4
    2af2:	737b      	strb	r3, [r7, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    2af4:	f105 031c 	add.w	r3, r5, #28
    2af8:	4641      	mov	r1, r8
    2afa:	4630      	mov	r0, r6
	list->tail = (sys_dnode_t *)list;
    2afc:	e9c5 3307 	strd	r3, r3, [r5, #28]
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    2b00:	60ef      	str	r7, [r5, #12]
		_kernel.cpus[i].id = i;
    2b02:	762c      	strb	r4, [r5, #24]
		_kernel.cpus[i].irq_stack =
    2b04:	f8c5 9004 	str.w	r9, [r5, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    2b08:	f7fe fdda 	bl	16c0 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    2b0c:	20000e40 	.word	0x20000e40
    2b10:	e000ed00 	.word	0xe000ed00
    2b14:	200001f0 	.word	0x200001f0
    2b18:	2000089c 	.word	0x2000089c
    2b1c:	00004d4d 	.word	0x00004d4d
    2b20:	20000900 	.word	0x20000900
    2b24:	20000170 	.word	0x20000170
    2b28:	20000d00 	.word	0x20000d00
    2b2c:	0000298d 	.word	0x0000298d
    2b30:	00002a01 	.word	0x00002a01

00002b34 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    2b34:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    2b36:	4b0e      	ldr	r3, [pc, #56]	; (2b70 <init_mem_slab_module+0x3c>)
    2b38:	4c0e      	ldr	r4, [pc, #56]	; (2b74 <init_mem_slab_module+0x40>)
    2b3a:	42a3      	cmp	r3, r4
    2b3c:	d301      	bcc.n	2b42 <init_mem_slab_module+0xe>
		}
		SYS_TRACING_OBJ_INIT(k_mem_slab, slab);
		z_object_init(slab);
	}

out:
    2b3e:	2000      	movs	r0, #0
	return rc;
}
    2b40:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    2b42:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    2b46:	ea41 0200 	orr.w	r2, r1, r0
    2b4a:	f012 0203 	ands.w	r2, r2, #3
    2b4e:	d10b      	bne.n	2b68 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    2b50:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    2b52:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    2b54:	42aa      	cmp	r2, r5
    2b56:	d101      	bne.n	2b5c <init_mem_slab_module+0x28>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    2b58:	331c      	adds	r3, #28
    2b5a:	e7ee      	b.n	2b3a <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    2b5c:	695e      	ldr	r6, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    2b5e:	3201      	adds	r2, #1
		*(char **)p = slab->free_list;
    2b60:	600e      	str	r6, [r1, #0]
		slab->free_list = p;
    2b62:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    2b64:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    2b66:	e7f5      	b.n	2b54 <init_mem_slab_module+0x20>
		return -EINVAL;
    2b68:	f06f 0015 	mvn.w	r0, #21
	return rc;
    2b6c:	e7e8      	b.n	2b40 <init_mem_slab_module+0xc>
    2b6e:	bf00      	nop
    2b70:	20000120 	.word	0x20000120
    2b74:	20000120 	.word	0x20000120

00002b78 <k_mem_slab_alloc>:
out:
	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    2b78:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
    2b7a:	460c      	mov	r4, r1
    2b7c:	4616      	mov	r6, r2
    2b7e:	461f      	mov	r7, r3
    2b80:	f04f 0320 	mov.w	r3, #32
    2b84:	f3ef 8111 	mrs	r1, BASEPRI
    2b88:	f383 8811 	msr	BASEPRI, r3
    2b8c:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	int result;

	if (slab->free_list != NULL) {
    2b90:	6943      	ldr	r3, [r0, #20]
    2b92:	b15b      	cbz	r3, 2bac <k_mem_slab_alloc+0x34>
		/* take a free block */
		*mem = slab->free_list;
    2b94:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    2b96:	681b      	ldr	r3, [r3, #0]
    2b98:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    2b9a:	6983      	ldr	r3, [r0, #24]
    2b9c:	3301      	adds	r3, #1
    2b9e:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    2ba0:	2000      	movs	r0, #0
	__asm__ volatile(
    2ba2:	f381 8811 	msr	BASEPRI, r1
    2ba6:	f3bf 8f6f 	isb	sy
		return result;
	}

	k_spin_unlock(&lock, key);

	return result;
    2baa:	e011      	b.n	2bd0 <k_mem_slab_alloc+0x58>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    2bac:	ea56 0207 	orrs.w	r2, r6, r7
    2bb0:	d103      	bne.n	2bba <k_mem_slab_alloc+0x42>
		result = -ENOMEM;
    2bb2:	f06f 000b 	mvn.w	r0, #11
		*mem = NULL;
    2bb6:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    2bb8:	e7f3      	b.n	2ba2 <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&lock, key, &slab->wait_q, timeout);
    2bba:	4602      	mov	r2, r0
    2bbc:	e9cd 6700 	strd	r6, r7, [sp]
    2bc0:	4804      	ldr	r0, [pc, #16]	; (2bd4 <k_mem_slab_alloc+0x5c>)
    2bc2:	f000 fb7d 	bl	32c0 <z_pend_curr>
		if (result == 0) {
    2bc6:	b918      	cbnz	r0, 2bd0 <k_mem_slab_alloc+0x58>
			*mem = _current->base.swap_data;
    2bc8:	4b03      	ldr	r3, [pc, #12]	; (2bd8 <k_mem_slab_alloc+0x60>)
    2bca:	689b      	ldr	r3, [r3, #8]
    2bcc:	695b      	ldr	r3, [r3, #20]
    2bce:	6023      	str	r3, [r4, #0]
}
    2bd0:	b002      	add	sp, #8
    2bd2:	bdd0      	pop	{r4, r6, r7, pc}
    2bd4:	200008fb 	.word	0x200008fb
    2bd8:	2000089c 	.word	0x2000089c

00002bdc <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    2bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2bde:	4604      	mov	r4, r0
    2be0:	460d      	mov	r5, r1
	__asm__ volatile(
    2be2:	f04f 0320 	mov.w	r3, #32
    2be6:	f3ef 8611 	mrs	r6, BASEPRI
    2bea:	f383 8811 	msr	BASEPRI, r3
    2bee:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);

	if (slab->free_list == NULL) {
    2bf2:	6947      	ldr	r7, [r0, #20]
    2bf4:	b96f      	cbnz	r7, 2c12 <k_mem_slab_free+0x36>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    2bf6:	f001 fdc3 	bl	4780 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    2bfa:	b150      	cbz	r0, 2c12 <k_mem_slab_free+0x36>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    2bfc:	682a      	ldr	r2, [r5, #0]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    2bfe:	67c7      	str	r7, [r0, #124]	; 0x7c
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    2c00:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    2c02:	f001 fd62 	bl	46ca <z_ready_thread>
			z_reschedule(&lock, key);
    2c06:	4631      	mov	r1, r6
	}
	**(char ***) mem = slab->free_list;
	slab->free_list = *(char **) mem;
	slab->num_used--;
	k_spin_unlock(&lock, key);
}
    2c08:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&lock, key);
    2c0c:	4807      	ldr	r0, [pc, #28]	; (2c2c <k_mem_slab_free+0x50>)
    2c0e:	f000 b90f 	b.w	2e30 <z_reschedule>
	**(char ***) mem = slab->free_list;
    2c12:	682b      	ldr	r3, [r5, #0]
    2c14:	6962      	ldr	r2, [r4, #20]
    2c16:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    2c18:	682b      	ldr	r3, [r5, #0]
    2c1a:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    2c1c:	69a3      	ldr	r3, [r4, #24]
    2c1e:	3b01      	subs	r3, #1
    2c20:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    2c22:	f386 8811 	msr	BASEPRI, r6
    2c26:	f3bf 8f6f 	isb	sy
}
    2c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2c2c:	200008fb 	.word	0x200008fb

00002c30 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    2c30:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    2c34:	4604      	mov	r4, r0
    2c36:	4616      	mov	r6, r2
    2c38:	461f      	mov	r7, r3
	__asm__ volatile(
    2c3a:	f04f 0320 	mov.w	r3, #32
    2c3e:	f3ef 8811 	mrs	r8, BASEPRI
    2c42:	f383 8811 	msr	BASEPRI, r3
    2c46:	f3bf 8f6f 	isb	sy
	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	sys_trace_mutex_lock(mutex);
	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    2c4a:	68c3      	ldr	r3, [r0, #12]
    2c4c:	4a32      	ldr	r2, [pc, #200]	; (2d18 <z_impl_k_mutex_lock+0xe8>)
    2c4e:	b16b      	cbz	r3, 2c6c <z_impl_k_mutex_lock+0x3c>
    2c50:	6880      	ldr	r0, [r0, #8]
    2c52:	6891      	ldr	r1, [r2, #8]
    2c54:	4288      	cmp	r0, r1
    2c56:	d019      	beq.n	2c8c <z_impl_k_mutex_lock+0x5c>
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    2c58:	ea56 0307 	orrs.w	r3, r6, r7
    2c5c:	d118      	bne.n	2c90 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    2c5e:	f388 8811 	msr	BASEPRI, r8
    2c62:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
		return -EBUSY;
    2c66:	f06f 000f 	mvn.w	r0, #15
    2c6a:	e00c      	b.n	2c86 <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    2c6c:	6891      	ldr	r1, [r2, #8]
    2c6e:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
    2c72:	3301      	adds	r3, #1
    2c74:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    2c76:	6893      	ldr	r3, [r2, #8]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    2c78:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
    2c7a:	60a3      	str	r3, [r4, #8]
    2c7c:	f388 8811 	msr	BASEPRI, r8
    2c80:	f3bf 8f6f 	isb	sy
		return 0;
    2c84:	2000      	movs	r0, #0
		k_spin_unlock(&lock, key);
	}

	sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
	return -EAGAIN;
}
    2c86:	b002      	add	sp, #8
    2c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    2c8c:	6921      	ldr	r1, [r4, #16]
    2c8e:	e7f0      	b.n	2c72 <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    2c90:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2c94:	f991 100e 	ldrsb.w	r1, [r1, #14]
    2c98:	4299      	cmp	r1, r3
    2c9a:	bfa8      	it	ge
    2c9c:	4619      	movge	r1, r3
    2c9e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    2ca2:	4299      	cmp	r1, r3
    2ca4:	da2c      	bge.n	2d00 <z_impl_k_mutex_lock+0xd0>
		return z_set_prio(mutex->owner, new_prio);
    2ca6:	f000 fb59 	bl	335c <z_set_prio>
    2caa:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    2cac:	4622      	mov	r2, r4
    2cae:	4641      	mov	r1, r8
    2cb0:	e9cd 6700 	strd	r6, r7, [sp]
    2cb4:	4819      	ldr	r0, [pc, #100]	; (2d1c <z_impl_k_mutex_lock+0xec>)
    2cb6:	f000 fb03 	bl	32c0 <z_pend_curr>
	if (got_mutex == 0) {
    2cba:	2800      	cmp	r0, #0
    2cbc:	d0e3      	beq.n	2c86 <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    2cbe:	f04f 0320 	mov.w	r3, #32
    2cc2:	f3ef 8611 	mrs	r6, BASEPRI
    2cc6:	f383 8811 	msr	BASEPRI, r3
    2cca:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    2cce:	6823      	ldr	r3, [r4, #0]
    2cd0:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2cd2:	42a3      	cmp	r3, r4
    2cd4:	d007      	beq.n	2ce6 <z_impl_k_mutex_lock+0xb6>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    2cd6:	b133      	cbz	r3, 2ce6 <z_impl_k_mutex_lock+0xb6>
    2cd8:	f993 300e 	ldrsb.w	r3, [r3, #14]
    2cdc:	4299      	cmp	r1, r3
    2cde:	bfa8      	it	ge
    2ce0:	4619      	movge	r1, r3
    2ce2:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    2ce6:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    2ce8:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2cec:	4299      	cmp	r1, r3
    2cee:	d109      	bne.n	2d04 <z_impl_k_mutex_lock+0xd4>
	if (resched) {
    2cf0:	b16d      	cbz	r5, 2d0e <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    2cf2:	4631      	mov	r1, r6
    2cf4:	4809      	ldr	r0, [pc, #36]	; (2d1c <z_impl_k_mutex_lock+0xec>)
    2cf6:	f000 f89b 	bl	2e30 <z_reschedule>
	return -EAGAIN;
    2cfa:	f06f 000a 	mvn.w	r0, #10
    2cfe:	e7c2      	b.n	2c86 <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    2d00:	2500      	movs	r5, #0
    2d02:	e7d3      	b.n	2cac <z_impl_k_mutex_lock+0x7c>
		return z_set_prio(mutex->owner, new_prio);
    2d04:	f000 fb2a 	bl	335c <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    2d08:	2800      	cmp	r0, #0
    2d0a:	d1f2      	bne.n	2cf2 <z_impl_k_mutex_lock+0xc2>
    2d0c:	e7f0      	b.n	2cf0 <z_impl_k_mutex_lock+0xc0>
	__asm__ volatile(
    2d0e:	f386 8811 	msr	BASEPRI, r6
    2d12:	f3bf 8f6f 	isb	sy
    2d16:	e7f0      	b.n	2cfa <z_impl_k_mutex_lock+0xca>
    2d18:	2000089c 	.word	0x2000089c
    2d1c:	200008fb 	.word	0x200008fb

00002d20 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    2d20:	b538      	push	{r3, r4, r5, lr}
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	CHECKIF(mutex->owner == NULL) {
    2d22:	6883      	ldr	r3, [r0, #8]
{
    2d24:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    2d26:	2b00      	cmp	r3, #0
    2d28:	d036      	beq.n	2d98 <z_impl_k_mutex_unlock+0x78>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    2d2a:	4a1e      	ldr	r2, [pc, #120]	; (2da4 <z_impl_k_mutex_unlock+0x84>)
    2d2c:	6892      	ldr	r2, [r2, #8]
    2d2e:	4293      	cmp	r3, r2
    2d30:	d135      	bne.n	2d9e <z_impl_k_mutex_unlock+0x7e>
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1, "");

	--_current->base.sched_locked;
    2d32:	7bda      	ldrb	r2, [r3, #15]
    2d34:	3a01      	subs	r2, #1
    2d36:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count - 1U != 0U) {
    2d38:	68c3      	ldr	r3, [r0, #12]
    2d3a:	2b01      	cmp	r3, #1
    2d3c:	d005      	beq.n	2d4a <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    2d3e:	3b01      	subs	r3, #1
    2d40:	60c3      	str	r3, [r0, #12]
		k_spin_unlock(&lock, key);
	}


k_mutex_unlock_return:
	k_sched_unlock();
    2d42:	f000 f8d9 	bl	2ef8 <k_sched_unlock>
	sys_trace_end_call(SYS_TRACE_ID_MUTEX_UNLOCK);

	return 0;
    2d46:	2000      	movs	r0, #0
}
    2d48:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    2d4a:	f04f 0320 	mov.w	r3, #32
    2d4e:	f3ef 8511 	mrs	r5, BASEPRI
    2d52:	f383 8811 	msr	BASEPRI, r3
    2d56:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    2d5a:	6901      	ldr	r1, [r0, #16]
    2d5c:	6880      	ldr	r0, [r0, #8]
	if (mutex->owner->base.prio != new_prio) {
    2d5e:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2d62:	4299      	cmp	r1, r3
    2d64:	d001      	beq.n	2d6a <z_impl_k_mutex_unlock+0x4a>
		return z_set_prio(mutex->owner, new_prio);
    2d66:	f000 faf9 	bl	335c <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    2d6a:	4620      	mov	r0, r4
    2d6c:	f001 fd08 	bl	4780 <z_unpend_first_thread>
	mutex->owner = new_owner;
    2d70:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    2d72:	b158      	cbz	r0, 2d8c <z_impl_k_mutex_unlock+0x6c>
		mutex->owner_orig_prio = new_owner->base.prio;
    2d74:	f990 200e 	ldrsb.w	r2, [r0, #14]
    2d78:	6122      	str	r2, [r4, #16]
    2d7a:	2200      	movs	r2, #0
    2d7c:	67c2      	str	r2, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
    2d7e:	f001 fca4 	bl	46ca <z_ready_thread>
		z_reschedule(&lock, key);
    2d82:	4629      	mov	r1, r5
    2d84:	4808      	ldr	r0, [pc, #32]	; (2da8 <z_impl_k_mutex_unlock+0x88>)
    2d86:	f000 f853 	bl	2e30 <z_reschedule>
    2d8a:	e7da      	b.n	2d42 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    2d8c:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    2d8e:	f385 8811 	msr	BASEPRI, r5
    2d92:	f3bf 8f6f 	isb	sy
    2d96:	e7d4      	b.n	2d42 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    2d98:	f06f 0015 	mvn.w	r0, #21
    2d9c:	e7d4      	b.n	2d48 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    2d9e:	f04f 30ff 	mov.w	r0, #4294967295
    2da2:	e7d1      	b.n	2d48 <z_impl_k_mutex_unlock+0x28>
    2da4:	2000089c 	.word	0x2000089c
    2da8:	200008fb 	.word	0x200008fb

00002dac <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    2dac:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    2dae:	4c08      	ldr	r4, [pc, #32]	; (2dd0 <z_reset_time_slice+0x24>)
    2db0:	6823      	ldr	r3, [r4, #0]
    2db2:	b15b      	cbz	r3, 2dcc <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
    2db4:	f7fe fb3e 	bl	1434 <z_clock_elapsed>
    2db8:	4603      	mov	r3, r0
    2dba:	6820      	ldr	r0, [r4, #0]
    2dbc:	4a05      	ldr	r2, [pc, #20]	; (2dd4 <z_reset_time_slice+0x28>)
    2dbe:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
    2dc0:	2100      	movs	r1, #0
	}
}
    2dc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
    2dc6:	6153      	str	r3, [r2, #20]
		z_set_timeout_expiry(slice_time, false);
    2dc8:	f001 bd2f 	b.w	482a <z_set_timeout_expiry>
}
    2dcc:	bd10      	pop	{r4, pc}
    2dce:	bf00      	nop
    2dd0:	200008d8 	.word	0x200008d8
    2dd4:	2000089c 	.word	0x2000089c

00002dd8 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    2dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2dda:	4605      	mov	r5, r0
    2ddc:	460c      	mov	r4, r1
	__asm__ volatile(
    2dde:	f04f 0320 	mov.w	r3, #32
    2de2:	f3ef 8611 	mrs	r6, BASEPRI
    2de6:	f383 8811 	msr	BASEPRI, r3
    2dea:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    2dee:	2200      	movs	r2, #0
		} else {
			return t * (to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    2df0:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    2df4:	f240 30e7 	movw	r0, #999	; 0x3e7
    2df8:	2100      	movs	r1, #0
    2dfa:	4b0a      	ldr	r3, [pc, #40]	; (2e24 <k_sched_time_slice_set+0x4c>)
    2dfc:	fbe7 0105 	umlal	r0, r1, r7, r5
    2e00:	615a      	str	r2, [r3, #20]
    2e02:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    2e06:	2300      	movs	r3, #0
    2e08:	f7fd f99c 	bl	144 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    2e0c:	4b06      	ldr	r3, [pc, #24]	; (2e28 <k_sched_time_slice_set+0x50>)
    2e0e:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    2e10:	4b06      	ldr	r3, [pc, #24]	; (2e2c <k_sched_time_slice_set+0x54>)
    2e12:	601c      	str	r4, [r3, #0]
		z_reset_time_slice();
    2e14:	f7ff ffca 	bl	2dac <z_reset_time_slice>
	__asm__ volatile(
    2e18:	f386 8811 	msr	BASEPRI, r6
    2e1c:	f3bf 8f6f 	isb	sy
	}
}
    2e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2e22:	bf00      	nop
    2e24:	2000089c 	.word	0x2000089c
    2e28:	200008d8 	.word	0x200008d8
    2e2c:	200008d4 	.word	0x200008d4

00002e30 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    2e30:	b949      	cbnz	r1, 2e46 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    2e32:	f3ef 8005 	mrs	r0, IPSR
    2e36:	b930      	cbnz	r0, 2e46 <z_reschedule+0x16>
	return _kernel.ready_q.cache;
    2e38:	4b05      	ldr	r3, [pc, #20]	; (2e50 <z_reschedule+0x20>)
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    2e3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2e3c:	689b      	ldr	r3, [r3, #8]
    2e3e:	429a      	cmp	r2, r3
    2e40:	d001      	beq.n	2e46 <z_reschedule+0x16>
	ret = arch_swap(key);
    2e42:	f7fe bbd3 	b.w	15ec <arch_swap>
    2e46:	f381 8811 	msr	BASEPRI, r1
    2e4a:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    2e4e:	4770      	bx	lr
    2e50:	2000089c 	.word	0x2000089c

00002e54 <k_sched_lock>:
	__asm__ volatile(
    2e54:	f04f 0320 	mov.w	r3, #32
    2e58:	f3ef 8111 	mrs	r1, BASEPRI
    2e5c:	f383 8811 	msr	BASEPRI, r3
    2e60:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    2e64:	4b04      	ldr	r3, [pc, #16]	; (2e78 <k_sched_lock+0x24>)
    2e66:	689a      	ldr	r2, [r3, #8]
    2e68:	7bd3      	ldrb	r3, [r2, #15]
    2e6a:	3b01      	subs	r3, #1
    2e6c:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    2e6e:	f381 8811 	msr	BASEPRI, r1
    2e72:	f3bf 8f6f 	isb	sy
void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
		z_sched_lock();
	}
}
    2e76:	4770      	bx	lr
    2e78:	2000089c 	.word	0x2000089c

00002e7c <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    2e7c:	4b09      	ldr	r3, [pc, #36]	; (2ea4 <z_priq_dumb_remove+0x28>)
    2e7e:	f103 022c 	add.w	r2, r3, #44	; 0x2c
    2e82:	4282      	cmp	r2, r0
    2e84:	d105      	bne.n	2e92 <z_priq_dumb_remove+0x16>
    2e86:	689b      	ldr	r3, [r3, #8]
    2e88:	428b      	cmp	r3, r1
    2e8a:	d102      	bne.n	2e92 <z_priq_dumb_remove+0x16>
    2e8c:	7b4b      	ldrb	r3, [r1, #13]
    2e8e:	06db      	lsls	r3, r3, #27
    2e90:	d106      	bne.n	2ea0 <z_priq_dumb_remove+0x24>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    2e92:	e9d1 3200 	ldrd	r3, r2, [r1]
    2e96:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    2e98:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    2e9a:	2300      	movs	r3, #0
	node->prev = NULL;
    2e9c:	e9c1 3300 	strd	r3, r3, [r1]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    2ea0:	4770      	bx	lr
    2ea2:	bf00      	nop
    2ea4:	2000089c 	.word	0x2000089c

00002ea8 <update_cache>:
{
    2ea8:	b538      	push	{r3, r4, r5, lr}
    2eaa:	4c12      	ldr	r4, [pc, #72]	; (2ef4 <update_cache+0x4c>)
    2eac:	4601      	mov	r1, r0
	if (_current_cpu->pending_abort != NULL) {
    2eae:	6923      	ldr	r3, [r4, #16]
    2eb0:	68a2      	ldr	r2, [r4, #8]
    2eb2:	b10b      	cbz	r3, 2eb8 <update_cache+0x10>
	return thread ? thread : _current_cpu->idle_thread;
    2eb4:	68e5      	ldr	r5, [r4, #12]
    2eb6:	e00c      	b.n	2ed2 <update_cache+0x2a>
	thread = _priq_run_best(&_kernel.ready_q.runq);
    2eb8:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    2ebc:	f001 fbfb 	bl	46b6 <z_priq_dumb_best>
    2ec0:	4605      	mov	r5, r0
	if (_current->base.thread_state & _THREAD_ABORTING) {
    2ec2:	7b53      	ldrb	r3, [r2, #13]
    2ec4:	0698      	lsls	r0, r3, #26
		_current->base.thread_state |= _THREAD_DEAD;
    2ec6:	bf44      	itt	mi
    2ec8:	f043 0308 	orrmi.w	r3, r3, #8
    2ecc:	7353      	strbmi	r3, [r2, #13]
	return thread ? thread : _current_cpu->idle_thread;
    2ece:	2d00      	cmp	r5, #0
    2ed0:	d0f0      	beq.n	2eb4 <update_cache+0xc>
	if (preempt_ok != 0) {
    2ed2:	b949      	cbnz	r1, 2ee8 <update_cache+0x40>
	if (z_is_thread_prevented_from_running(_current)) {
    2ed4:	7b53      	ldrb	r3, [r2, #13]
    2ed6:	06db      	lsls	r3, r3, #27
    2ed8:	d106      	bne.n	2ee8 <update_cache+0x40>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    2eda:	69ab      	ldr	r3, [r5, #24]
    2edc:	b923      	cbnz	r3, 2ee8 <update_cache+0x40>
	if (is_preempt(_current) || is_metairq(thread)) {
    2ede:	89d3      	ldrh	r3, [r2, #14]
    2ee0:	2b7f      	cmp	r3, #127	; 0x7f
    2ee2:	d901      	bls.n	2ee8 <update_cache+0x40>
		_kernel.ready_q.cache = _current;
    2ee4:	62a2      	str	r2, [r4, #40]	; 0x28
}
    2ee6:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    2ee8:	4295      	cmp	r5, r2
    2eea:	d001      	beq.n	2ef0 <update_cache+0x48>
			z_reset_time_slice();
    2eec:	f7ff ff5e 	bl	2dac <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    2ef0:	62a5      	str	r5, [r4, #40]	; 0x28
}
    2ef2:	e7f8      	b.n	2ee6 <update_cache+0x3e>
    2ef4:	2000089c 	.word	0x2000089c

00002ef8 <k_sched_unlock>:
{
    2ef8:	b510      	push	{r4, lr}
	__asm__ volatile(
    2efa:	f04f 0320 	mov.w	r3, #32
    2efe:	f3ef 8411 	mrs	r4, BASEPRI
    2f02:	f383 8811 	msr	BASEPRI, r3
    2f06:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    2f0a:	4b08      	ldr	r3, [pc, #32]	; (2f2c <k_sched_unlock+0x34>)
		update_cache(0);
    2f0c:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    2f0e:	689a      	ldr	r2, [r3, #8]
    2f10:	7bd3      	ldrb	r3, [r2, #15]
    2f12:	3301      	adds	r3, #1
    2f14:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    2f16:	f7ff ffc7 	bl	2ea8 <update_cache>
	__asm__ volatile(
    2f1a:	f384 8811 	msr	BASEPRI, r4
    2f1e:	f3bf 8f6f 	isb	sy
}
    2f22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    2f26:	f001 bbb0 	b.w	468a <z_reschedule_unlocked>
    2f2a:	bf00      	nop
    2f2c:	2000089c 	.word	0x2000089c

00002f30 <ready_thread>:
{
    2f30:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    2f32:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    2f36:	7b43      	ldrb	r3, [r0, #13]
    2f38:	2a00      	cmp	r2, #0
    2f3a:	db2c      	blt.n	2f96 <ready_thread+0x66>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    2f3c:	06db      	lsls	r3, r3, #27
    2f3e:	d12a      	bne.n	2f96 <ready_thread+0x66>

int z_abort_timeout(struct _timeout *to);

static inline bool z_is_inactive_timeout(const struct _timeout *t)
{
	return !sys_dnode_is_linked(&t->node);
    2f40:	6983      	ldr	r3, [r0, #24]
    2f42:	bb43      	cbnz	r3, 2f96 <ready_thread+0x66>
	return list->head == list;
    2f44:	4a15      	ldr	r2, [pc, #84]	; (2f9c <ready_thread+0x6c>)
    2f46:	4611      	mov	r1, r2
    2f48:	f851 4f2c 	ldr.w	r4, [r1, #44]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2f4c:	428c      	cmp	r4, r1
    2f4e:	bf18      	it	ne
    2f50:	4623      	movne	r3, r4
    2f52:	2b00      	cmp	r3, #0
    2f54:	bf38      	it	cc
    2f56:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    2f58:	6b14      	ldr	r4, [r2, #48]	; 0x30
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2f5a:	b1b3      	cbz	r3, 2f8a <ready_thread+0x5a>
	if (thread_1->base.prio < thread_2->base.prio) {
    2f5c:	f990 600e 	ldrsb.w	r6, [r0, #14]
    2f60:	f993 500e 	ldrsb.w	r5, [r3, #14]
    2f64:	42ae      	cmp	r6, r5
    2f66:	db03      	blt.n	2f70 <ready_thread+0x40>
	return (node == list->tail) ? NULL : node->next;
    2f68:	42a3      	cmp	r3, r4
    2f6a:	d00e      	beq.n	2f8a <ready_thread+0x5a>
    2f6c:	681b      	ldr	r3, [r3, #0]
    2f6e:	e7f4      	b.n	2f5a <ready_thread+0x2a>
	node->prev = successor->prev;
    2f70:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    2f72:	e9c0 3200 	strd	r3, r2, [r0]
	successor->prev->next = node;
    2f76:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    2f78:	6058      	str	r0, [r3, #4]
	thread->base.thread_state |= states;
    2f7a:	7b43      	ldrb	r3, [r0, #13]
    2f7c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    2f80:	7343      	strb	r3, [r0, #13]
}
    2f82:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    2f84:	2000      	movs	r0, #0
    2f86:	f7ff bf8f 	b.w	2ea8 <update_cache>
	node->prev = list->tail;
    2f8a:	e9c0 1400 	strd	r1, r4, [r0]
	list->tail->next = node;
    2f8e:	6b13      	ldr	r3, [r2, #48]	; 0x30
    2f90:	6018      	str	r0, [r3, #0]
	list->tail = node;
    2f92:	6310      	str	r0, [r2, #48]	; 0x30
}
    2f94:	e7f1      	b.n	2f7a <ready_thread+0x4a>
}
    2f96:	bc70      	pop	{r4, r5, r6}
    2f98:	4770      	bx	lr
    2f9a:	bf00      	nop
    2f9c:	2000089c 	.word	0x2000089c

00002fa0 <z_sched_start>:
{
    2fa0:	b510      	push	{r4, lr}
	__asm__ volatile(
    2fa2:	f04f 0220 	mov.w	r2, #32
    2fa6:	f3ef 8411 	mrs	r4, BASEPRI
    2faa:	f382 8811 	msr	BASEPRI, r2
    2fae:	f3bf 8f6f 	isb	sy
	if (z_has_thread_started(thread)) {
    2fb2:	7b42      	ldrb	r2, [r0, #13]
    2fb4:	0751      	lsls	r1, r2, #29
    2fb6:	d404      	bmi.n	2fc2 <z_sched_start+0x22>
	__asm__ volatile(
    2fb8:	f384 8811 	msr	BASEPRI, r4
    2fbc:	f3bf 8f6f 	isb	sy
}
    2fc0:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    2fc2:	f022 0204 	bic.w	r2, r2, #4
    2fc6:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    2fc8:	f7ff ffb2 	bl	2f30 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    2fcc:	4621      	mov	r1, r4
}
    2fce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    2fd2:	4801      	ldr	r0, [pc, #4]	; (2fd8 <z_sched_start+0x38>)
    2fd4:	f7ff bf2c 	b.w	2e30 <z_reschedule>
    2fd8:	200008fb 	.word	0x200008fb

00002fdc <move_thread_to_end_of_prio_q>:
{
    2fdc:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    2fde:	f990 300d 	ldrsb.w	r3, [r0, #13]
{
    2fe2:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    2fe4:	2b00      	cmp	r3, #0
    2fe6:	da02      	bge.n	2fee <move_thread_to_end_of_prio_q+0x12>
		_priq_run_remove(&_kernel.ready_q.runq, thread);
    2fe8:	4817      	ldr	r0, [pc, #92]	; (3048 <move_thread_to_end_of_prio_q+0x6c>)
    2fea:	f7ff ff47 	bl	2e7c <z_priq_dumb_remove>
	return list->head == list;
    2fee:	4a17      	ldr	r2, [pc, #92]	; (304c <move_thread_to_end_of_prio_q+0x70>)
    2ff0:	4610      	mov	r0, r2
    2ff2:	f850 3f2c 	ldr.w	r3, [r0, #44]!
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    2ff6:	6b14      	ldr	r4, [r2, #48]	; 0x30
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2ff8:	4283      	cmp	r3, r0
    2ffa:	bf08      	it	eq
    2ffc:	2300      	moveq	r3, #0
    2ffe:	2b00      	cmp	r3, #0
    3000:	bf38      	it	cc
    3002:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3004:	b1d3      	cbz	r3, 303c <move_thread_to_end_of_prio_q+0x60>
	if (thread_1->base.prio < thread_2->base.prio) {
    3006:	f991 600e 	ldrsb.w	r6, [r1, #14]
    300a:	f993 500e 	ldrsb.w	r5, [r3, #14]
    300e:	42ae      	cmp	r6, r5
    3010:	db03      	blt.n	301a <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    3012:	42a3      	cmp	r3, r4
    3014:	d012      	beq.n	303c <move_thread_to_end_of_prio_q+0x60>
    3016:	681b      	ldr	r3, [r3, #0]
    3018:	e7f4      	b.n	3004 <move_thread_to_end_of_prio_q+0x28>
	node->prev = successor->prev;
    301a:	6858      	ldr	r0, [r3, #4]
	node->next = successor;
    301c:	e9c1 3000 	strd	r3, r0, [r1]
	successor->prev->next = node;
    3020:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    3022:	6059      	str	r1, [r3, #4]
	thread->base.thread_state |= states;
    3024:	7b4b      	ldrb	r3, [r1, #13]
	update_cache(thread == _current);
    3026:	6890      	ldr	r0, [r2, #8]
    3028:	f063 037f 	orn	r3, r3, #127	; 0x7f
    302c:	734b      	strb	r3, [r1, #13]
    302e:	1a43      	subs	r3, r0, r1
    3030:	4258      	negs	r0, r3
    3032:	4158      	adcs	r0, r3
}
    3034:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    3038:	f7ff bf36 	b.w	2ea8 <update_cache>
	node->prev = list->tail;
    303c:	e9c1 0400 	strd	r0, r4, [r1]
	list->tail->next = node;
    3040:	6b13      	ldr	r3, [r2, #48]	; 0x30
    3042:	6019      	str	r1, [r3, #0]
	list->tail = node;
    3044:	6311      	str	r1, [r2, #48]	; 0x30
}
    3046:	e7ed      	b.n	3024 <move_thread_to_end_of_prio_q+0x48>
    3048:	200008c8 	.word	0x200008c8
    304c:	2000089c 	.word	0x2000089c

00003050 <z_time_slice>:
{
    3050:	4601      	mov	r1, r0
    3052:	b570      	push	{r4, r5, r6, lr}
	__asm__ volatile(
    3054:	f04f 0320 	mov.w	r3, #32
    3058:	f3ef 8411 	mrs	r4, BASEPRI
    305c:	f383 8811 	msr	BASEPRI, r3
    3060:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    3064:	4b16      	ldr	r3, [pc, #88]	; (30c0 <z_time_slice+0x70>)
    3066:	4a17      	ldr	r2, [pc, #92]	; (30c4 <z_time_slice+0x74>)
    3068:	6898      	ldr	r0, [r3, #8]
    306a:	6815      	ldr	r5, [r2, #0]
    306c:	42a8      	cmp	r0, r5
    306e:	461d      	mov	r5, r3
    3070:	d106      	bne.n	3080 <z_time_slice+0x30>
			z_reset_time_slice();
    3072:	f7ff fe9b 	bl	2dac <z_reset_time_slice>
	__asm__ volatile(
    3076:	f384 8811 	msr	BASEPRI, r4
    307a:	f3bf 8f6f 	isb	sy
}
    307e:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    3080:	2600      	movs	r6, #0
    3082:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    3084:	4a10      	ldr	r2, [pc, #64]	; (30c8 <z_time_slice+0x78>)
    3086:	6812      	ldr	r2, [r2, #0]
    3088:	b1ba      	cbz	r2, 30ba <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    308a:	89c2      	ldrh	r2, [r0, #14]
    308c:	2a7f      	cmp	r2, #127	; 0x7f
    308e:	d814      	bhi.n	30ba <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    3090:	7b42      	ldrb	r2, [r0, #13]
    3092:	06d2      	lsls	r2, r2, #27
    3094:	d111      	bne.n	30ba <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    3096:	4a0d      	ldr	r2, [pc, #52]	; (30cc <z_time_slice+0x7c>)
    3098:	f990 600e 	ldrsb.w	r6, [r0, #14]
    309c:	6812      	ldr	r2, [r2, #0]
    309e:	4296      	cmp	r6, r2
    30a0:	db0b      	blt.n	30ba <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    30a2:	4a0b      	ldr	r2, [pc, #44]	; (30d0 <z_time_slice+0x80>)
    30a4:	4290      	cmp	r0, r2
    30a6:	d008      	beq.n	30ba <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    30a8:	695a      	ldr	r2, [r3, #20]
    30aa:	428a      	cmp	r2, r1
    30ac:	dc02      	bgt.n	30b4 <z_time_slice+0x64>
			move_thread_to_end_of_prio_q(_current);
    30ae:	f7ff ff95 	bl	2fdc <move_thread_to_end_of_prio_q>
    30b2:	e7de      	b.n	3072 <z_time_slice+0x22>
			_current_cpu->slice_ticks -= ticks;
    30b4:	1a52      	subs	r2, r2, r1
    30b6:	615a      	str	r2, [r3, #20]
    30b8:	e7dd      	b.n	3076 <z_time_slice+0x26>
		_current_cpu->slice_ticks = 0;
    30ba:	2300      	movs	r3, #0
    30bc:	616b      	str	r3, [r5, #20]
    30be:	e7da      	b.n	3076 <z_time_slice+0x26>
    30c0:	2000089c 	.word	0x2000089c
    30c4:	200008d0 	.word	0x200008d0
    30c8:	200008d8 	.word	0x200008d8
    30cc:	200008d4 	.word	0x200008d4
    30d0:	20000170 	.word	0x20000170

000030d4 <z_impl_k_thread_suspend>:
{
    30d4:	b570      	push	{r4, r5, r6, lr}
    30d6:	4604      	mov	r4, r0
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    30d8:	3018      	adds	r0, #24
    30da:	f001 fb80 	bl	47de <z_abort_timeout>
	__asm__ volatile(
    30de:	f04f 0320 	mov.w	r3, #32
    30e2:	f3ef 8611 	mrs	r6, BASEPRI
    30e6:	f383 8811 	msr	BASEPRI, r3
    30ea:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    30ee:	f994 300d 	ldrsb.w	r3, [r4, #13]
    30f2:	2b00      	cmp	r3, #0
    30f4:	da07      	bge.n	3106 <z_impl_k_thread_suspend+0x32>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    30f6:	4621      	mov	r1, r4
    30f8:	480e      	ldr	r0, [pc, #56]	; (3134 <z_impl_k_thread_suspend+0x60>)
    30fa:	f7ff febf 	bl	2e7c <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    30fe:	7b63      	ldrb	r3, [r4, #13]
    3100:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3104:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    3106:	4d0c      	ldr	r5, [pc, #48]	; (3138 <z_impl_k_thread_suspend+0x64>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    3108:	7b63      	ldrb	r3, [r4, #13]
    310a:	68a8      	ldr	r0, [r5, #8]
    310c:	f043 0310 	orr.w	r3, r3, #16
    3110:	7363      	strb	r3, [r4, #13]
    3112:	1b03      	subs	r3, r0, r4
    3114:	4258      	negs	r0, r3
    3116:	4158      	adcs	r0, r3
    3118:	f7ff fec6 	bl	2ea8 <update_cache>
	__asm__ volatile(
    311c:	f386 8811 	msr	BASEPRI, r6
    3120:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    3124:	68ab      	ldr	r3, [r5, #8]
    3126:	42a3      	cmp	r3, r4
    3128:	d103      	bne.n	3132 <z_impl_k_thread_suspend+0x5e>
}
    312a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    312e:	f001 baac 	b.w	468a <z_reschedule_unlocked>
}
    3132:	bd70      	pop	{r4, r5, r6, pc}
    3134:	200008c8 	.word	0x200008c8
    3138:	2000089c 	.word	0x2000089c

0000313c <z_thread_single_abort>:
{
    313c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3140:	4604      	mov	r4, r0
	__asm__ volatile(
    3142:	f04f 0320 	mov.w	r3, #32
    3146:	f3ef 8211 	mrs	r2, BASEPRI
    314a:	f383 8811 	msr	BASEPRI, r3
    314e:	f3bf 8f6f 	isb	sy
	if ((thread->base.thread_state &
    3152:	7b43      	ldrb	r3, [r0, #13]
    3154:	f013 0f28 	tst.w	r3, #40	; 0x28
    3158:	d005      	beq.n	3166 <z_thread_single_abort+0x2a>
	__asm__ volatile(
    315a:	f382 8811 	msr	BASEPRI, r2
    315e:	f3bf 8f6f 	isb	sy
}
    3162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	thread->base.thread_state |= _THREAD_ABORTING;
    3166:	f043 0320 	orr.w	r3, r3, #32
    316a:	7343      	strb	r3, [r0, #13]
    316c:	f382 8811 	msr	BASEPRI, r2
    3170:	f3bf 8f6f 	isb	sy
    3174:	3018      	adds	r0, #24
    3176:	f001 fb32 	bl	47de <z_abort_timeout>
	__asm__ volatile(
    317a:	f04f 0320 	mov.w	r3, #32
    317e:	f3ef 8611 	mrs	r6, BASEPRI
    3182:	f383 8811 	msr	BASEPRI, r3
    3186:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    318a:	7b63      	ldrb	r3, [r4, #13]
    318c:	06d8      	lsls	r0, r3, #27
    318e:	d116      	bne.n	31be <z_thread_single_abort+0x82>
		if (z_is_thread_ready(thread)) {
    3190:	69a2      	ldr	r2, [r4, #24]
    3192:	b9a2      	cbnz	r2, 31be <z_thread_single_abort+0x82>
			if (z_is_thread_queued(thread)) {
    3194:	0619      	lsls	r1, r3, #24
    3196:	d507      	bpl.n	31a8 <z_thread_single_abort+0x6c>
				_priq_run_remove(&_kernel.ready_q.runq,
    3198:	4621      	mov	r1, r4
    319a:	4826      	ldr	r0, [pc, #152]	; (3234 <z_thread_single_abort+0xf8>)
    319c:	f7ff fe6e 	bl	2e7c <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    31a0:	7b63      	ldrb	r3, [r4, #13]
    31a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    31a6:	7363      	strb	r3, [r4, #13]
			update_cache(thread == _current);
    31a8:	4b23      	ldr	r3, [pc, #140]	; (3238 <z_thread_single_abort+0xfc>)
    31aa:	6898      	ldr	r0, [r3, #8]
    31ac:	1b02      	subs	r2, r0, r4
    31ae:	4250      	negs	r0, r2
    31b0:	4150      	adcs	r0, r2
    31b2:	f7ff fe79 	bl	2ea8 <update_cache>
			waiter->base.pended_on = NULL;
    31b6:	2700      	movs	r7, #0
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    31b8:	f104 0830 	add.w	r8, r4, #48	; 0x30
    31bc:	e01d      	b.n	31fa <z_thread_single_abort+0xbe>
			if (z_is_thread_pending(thread)) {
    31be:	079b      	lsls	r3, r3, #30
    31c0:	d5f9      	bpl.n	31b6 <z_thread_single_abort+0x7a>
				_priq_wait_remove(&pended_on(thread)->waitq,
    31c2:	4621      	mov	r1, r4
    31c4:	68a0      	ldr	r0, [r4, #8]
    31c6:	f7ff fe59 	bl	2e7c <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    31ca:	7b63      	ldrb	r3, [r4, #13]
    31cc:	f023 0302 	bic.w	r3, r3, #2
    31d0:	7363      	strb	r3, [r4, #13]
				thread->base.pended_on = NULL;
    31d2:	2300      	movs	r3, #0
    31d4:	60a3      	str	r3, [r4, #8]
    31d6:	e7ee      	b.n	31b6 <z_thread_single_abort+0x7a>
    31d8:	f105 0018 	add.w	r0, r5, #24
    31dc:	f001 faff 	bl	47de <z_abort_timeout>
			_priq_wait_remove(&pended_on(waiter)->waitq, waiter);
    31e0:	68a8      	ldr	r0, [r5, #8]
    31e2:	4629      	mov	r1, r5
    31e4:	f7ff fe4a 	bl	2e7c <z_priq_dumb_remove>
    31e8:	7b6b      	ldrb	r3, [r5, #13]
			ready_thread(waiter);
    31ea:	4628      	mov	r0, r5
    31ec:	f023 0302 	bic.w	r3, r3, #2
    31f0:	736b      	strb	r3, [r5, #13]
			waiter->base.pended_on = NULL;
    31f2:	60af      	str	r7, [r5, #8]
    31f4:	67ef      	str	r7, [r5, #124]	; 0x7c
			ready_thread(waiter);
    31f6:	f7ff fe9b 	bl	2f30 <ready_thread>
	return list->head == list;
    31fa:	6b25      	ldr	r5, [r4, #48]	; 0x30
	return sys_dlist_is_empty(list) ? NULL : list->head;
    31fc:	4545      	cmp	r5, r8
    31fe:	d001      	beq.n	3204 <z_thread_single_abort+0xc8>
		while ((waiter = z_waitq_head(&thread->base.join_waiters)) !=
    3200:	2d00      	cmp	r5, #0
    3202:	d1e9      	bne.n	31d8 <z_thread_single_abort+0x9c>
		if (z_is_idle_thread_object(_current)) {
    3204:	4b0c      	ldr	r3, [pc, #48]	; (3238 <z_thread_single_abort+0xfc>)
    3206:	689a      	ldr	r2, [r3, #8]
    3208:	4b0c      	ldr	r3, [pc, #48]	; (323c <z_thread_single_abort+0x100>)
    320a:	429a      	cmp	r2, r3
    320c:	d102      	bne.n	3214 <z_thread_single_abort+0xd8>
			update_cache(1);
    320e:	2001      	movs	r0, #1
    3210:	f7ff fe4a 	bl	2ea8 <update_cache>
		thread->base.thread_state |= _THREAD_DEAD;
    3214:	7b63      	ldrb	r3, [r4, #13]
    3216:	f043 0308 	orr.w	r3, r3, #8
    321a:	7363      	strb	r3, [r4, #13]
		fn_abort = thread->fn_abort;
    321c:	6e23      	ldr	r3, [r4, #96]	; 0x60
	__asm__ volatile(
    321e:	f386 8811 	msr	BASEPRI, r6
    3222:	f3bf 8f6f 	isb	sy
	if (fn_abort != NULL) {
    3226:	2b00      	cmp	r3, #0
    3228:	d09b      	beq.n	3162 <z_thread_single_abort+0x26>
		fn_abort(thread);
    322a:	4620      	mov	r0, r4
}
    322c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		fn_abort(thread);
    3230:	4718      	bx	r3
    3232:	bf00      	nop
    3234:	200008c8 	.word	0x200008c8
    3238:	2000089c 	.word	0x2000089c
    323c:	20000170 	.word	0x20000170

00003240 <unready_thread>:
{
    3240:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    3242:	f990 300d 	ldrsb.w	r3, [r0, #13]
{
    3246:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    3248:	2b00      	cmp	r3, #0
    324a:	da06      	bge.n	325a <unready_thread+0x1a>
		_priq_run_remove(&_kernel.ready_q.runq, thread);
    324c:	4807      	ldr	r0, [pc, #28]	; (326c <unready_thread+0x2c>)
    324e:	f7ff fe15 	bl	2e7c <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    3252:	7b4b      	ldrb	r3, [r1, #13]
    3254:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3258:	734b      	strb	r3, [r1, #13]
	update_cache(thread == _current);
    325a:	4b05      	ldr	r3, [pc, #20]	; (3270 <unready_thread+0x30>)
    325c:	6898      	ldr	r0, [r3, #8]
    325e:	1a43      	subs	r3, r0, r1
    3260:	4258      	negs	r0, r3
    3262:	4158      	adcs	r0, r3
}
    3264:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    3268:	f7ff be1e 	b.w	2ea8 <update_cache>
    326c:	200008c8 	.word	0x200008c8
    3270:	2000089c 	.word	0x2000089c

00003274 <pend>:
{
    3274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3278:	4606      	mov	r6, r0
    327a:	4614      	mov	r4, r2
    327c:	461d      	mov	r5, r3
	__asm__ volatile(
    327e:	f04f 0320 	mov.w	r3, #32
    3282:	f3ef 8711 	mrs	r7, BASEPRI
    3286:	f383 8811 	msr	BASEPRI, r3
    328a:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    328e:	f001 fa4c 	bl	472a <add_to_waitq_locked>
	__asm__ volatile(
    3292:	f387 8811 	msr	BASEPRI, r7
    3296:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    329a:	1c6b      	adds	r3, r5, #1
    329c:	bf08      	it	eq
    329e:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    32a2:	d008      	beq.n	32b6 <pend+0x42>
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    32a4:	4622      	mov	r2, r4
    32a6:	462b      	mov	r3, r5
    32a8:	f106 0018 	add.w	r0, r6, #24
    32ac:	4903      	ldr	r1, [pc, #12]	; (32bc <pend+0x48>)
}
    32ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    32b2:	f000 ba7b 	b.w	37ac <z_add_timeout>
    32b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    32ba:	bf00      	nop
    32bc:	000046eb 	.word	0x000046eb

000032c0 <z_pend_curr>:
{
    32c0:	b510      	push	{r4, lr}
    32c2:	460c      	mov	r4, r1
	pending_current = _current;
    32c4:	4b06      	ldr	r3, [pc, #24]	; (32e0 <z_pend_curr+0x20>)
{
    32c6:	4611      	mov	r1, r2
	pending_current = _current;
    32c8:	6898      	ldr	r0, [r3, #8]
    32ca:	4b06      	ldr	r3, [pc, #24]	; (32e4 <z_pend_curr+0x24>)
    32cc:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    32ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    32d2:	f7ff ffcf 	bl	3274 <pend>
    32d6:	4620      	mov	r0, r4
}
    32d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    32dc:	f7fe b986 	b.w	15ec <arch_swap>
    32e0:	2000089c 	.word	0x2000089c
    32e4:	200008d0 	.word	0x200008d0

000032e8 <z_tick_sleep.part.0>:
	z_impl_k_yield();
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
    32e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    32ec:	4605      	mov	r5, r0
    32ee:	460f      	mov	r7, r1
		return 0;
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);

	expected_wakeup_ticks = ticks + z_tick_get_32();
    32f0:	f001 fab5 	bl	485e <z_tick_get_32>
    32f4:	4604      	mov	r4, r0
	__asm__ volatile(
    32f6:	f04f 0320 	mov.w	r3, #32
    32fa:	f3ef 8811 	mrs	r8, BASEPRI
    32fe:	f383 8811 	msr	BASEPRI, r3
    3302:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    3306:	4e12      	ldr	r6, [pc, #72]	; (3350 <z_tick_sleep.part.0+0x68>)
    3308:	4b12      	ldr	r3, [pc, #72]	; (3354 <z_tick_sleep.part.0+0x6c>)
    330a:	68b0      	ldr	r0, [r6, #8]
	expected_wakeup_ticks = ticks + z_tick_get_32();
    330c:	442c      	add	r4, r5
	pending_current = _current;
    330e:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    3310:	f7ff ff96 	bl	3240 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    3314:	68b0      	ldr	r0, [r6, #8]
    3316:	4910      	ldr	r1, [pc, #64]	; (3358 <z_tick_sleep.part.0+0x70>)
    3318:	462a      	mov	r2, r5
    331a:	463b      	mov	r3, r7
    331c:	3018      	adds	r0, #24
    331e:	f000 fa45 	bl	37ac <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    3322:	68b2      	ldr	r2, [r6, #8]
    3324:	4640      	mov	r0, r8
	thread->base.thread_state |= _THREAD_SUSPENDED;
    3326:	7b53      	ldrb	r3, [r2, #13]

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - z_tick_get_32();
    3328:	2500      	movs	r5, #0
    332a:	f043 0310 	orr.w	r3, r3, #16
    332e:	7353      	strb	r3, [r2, #13]
    3330:	f7fe f95c 	bl	15ec <arch_swap>
    3334:	f001 fa93 	bl	485e <z_tick_get_32>
    3338:	1a24      	subs	r4, r4, r0
    333a:	f165 0500 	sbc.w	r5, r5, #0
    333e:	2c00      	cmp	r4, #0
    3340:	f175 0300 	sbcs.w	r3, r5, #0
    3344:	bfb8      	it	lt
    3346:	2400      	movlt	r4, #0
		return ticks;
	}
#endif

	return 0;
}
    3348:	4620      	mov	r0, r4
    334a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    334e:	bf00      	nop
    3350:	2000089c 	.word	0x2000089c
    3354:	200008d0 	.word	0x200008d0
    3358:	000046eb 	.word	0x000046eb

0000335c <z_set_prio>:
{
    335c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3360:	4604      	mov	r4, r0
    3362:	f04f 0320 	mov.w	r3, #32
    3366:	f3ef 8811 	mrs	r8, BASEPRI
    336a:	f383 8811 	msr	BASEPRI, r3
    336e:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    3372:	7b43      	ldrb	r3, [r0, #13]
    3374:	b24e      	sxtb	r6, r1
    3376:	06db      	lsls	r3, r3, #27
    3378:	d12e      	bne.n	33d8 <z_set_prio+0x7c>
	return !sys_dnode_is_linked(&t->node);
    337a:	6985      	ldr	r5, [r0, #24]
		if (need_sched) {
    337c:	bb65      	cbnz	r5, 33d8 <z_set_prio+0x7c>
				_priq_run_remove(&_kernel.ready_q.runq, thread);
    337e:	4f18      	ldr	r7, [pc, #96]	; (33e0 <z_set_prio+0x84>)
    3380:	4621      	mov	r1, r4
    3382:	f107 002c 	add.w	r0, r7, #44	; 0x2c
    3386:	f7ff fd79 	bl	2e7c <z_priq_dumb_remove>
	return list->head == list;
    338a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    338c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
	return sys_dlist_is_empty(list) ? NULL : list->head;
    338e:	4283      	cmp	r3, r0
    3390:	bf18      	it	ne
    3392:	461d      	movne	r5, r3
    3394:	2d00      	cmp	r5, #0
    3396:	bf38      	it	cc
    3398:	2500      	movcc	r5, #0
				thread->base.prio = prio;
    339a:	73a6      	strb	r6, [r4, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    339c:	b1b5      	cbz	r5, 33cc <z_set_prio+0x70>
	if (thread_1->base.prio < thread_2->base.prio) {
    339e:	f995 100e 	ldrsb.w	r1, [r5, #14]
    33a2:	42b1      	cmp	r1, r6
    33a4:	dc03      	bgt.n	33ae <z_set_prio+0x52>
	return (node == list->tail) ? NULL : node->next;
    33a6:	42aa      	cmp	r2, r5
    33a8:	d010      	beq.n	33cc <z_set_prio+0x70>
    33aa:	682d      	ldr	r5, [r5, #0]
    33ac:	e7f6      	b.n	339c <z_set_prio+0x40>
	node->prev = successor->prev;
    33ae:	686a      	ldr	r2, [r5, #4]
	node->next = successor;
    33b0:	e9c4 5200 	strd	r5, r2, [r4]
	successor->prev->next = node;
    33b4:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    33b6:	606c      	str	r4, [r5, #4]
			update_cache(1);
    33b8:	2001      	movs	r0, #1
    33ba:	f7ff fd75 	bl	2ea8 <update_cache>
    33be:	2001      	movs	r0, #1
	__asm__ volatile(
    33c0:	f388 8811 	msr	BASEPRI, r8
    33c4:	f3bf 8f6f 	isb	sy
}
    33c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	node->prev = list->tail;
    33cc:	e9c4 0200 	strd	r0, r2, [r4]
	list->tail->next = node;
    33d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    33d2:	601c      	str	r4, [r3, #0]
	list->tail = node;
    33d4:	633c      	str	r4, [r7, #48]	; 0x30
}
    33d6:	e7ef      	b.n	33b8 <z_set_prio+0x5c>
			thread->base.prio = prio;
    33d8:	2000      	movs	r0, #0
    33da:	73a6      	strb	r6, [r4, #14]
    33dc:	e7f0      	b.n	33c0 <z_set_prio+0x64>
    33de:	bf00      	nop
    33e0:	2000089c 	.word	0x2000089c

000033e4 <z_sched_init>:
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    33e4:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
    33e6:	4b04      	ldr	r3, [pc, #16]	; (33f8 <z_sched_init+0x14>)
    33e8:	4608      	mov	r0, r1
    33ea:	f103 022c 	add.w	r2, r3, #44	; 0x2c
	list->tail = (sys_dnode_t *)list;
    33ee:	e9c3 220b 	strd	r2, r2, [r3, #44]	; 0x2c
    33f2:	f7ff bcf1 	b.w	2dd8 <k_sched_time_slice_set>
    33f6:	bf00      	nop
    33f8:	2000089c 	.word	0x2000089c

000033fc <z_impl_k_yield>:
{
    33fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!z_is_idle_thread_object(_current)) {
    33fe:	4c24      	ldr	r4, [pc, #144]	; (3490 <z_impl_k_yield+0x94>)
    3400:	4b24      	ldr	r3, [pc, #144]	; (3494 <z_impl_k_yield+0x98>)
    3402:	68a2      	ldr	r2, [r4, #8]
    3404:	429a      	cmp	r2, r3
    3406:	d030      	beq.n	346a <z_impl_k_yield+0x6e>
	__asm__ volatile(
    3408:	f04f 0320 	mov.w	r3, #32
    340c:	f3ef 8511 	mrs	r5, BASEPRI
    3410:	f383 8811 	msr	BASEPRI, r3
    3414:	f3bf 8f6f 	isb	sy
				_priq_run_remove(&_kernel.ready_q.runq,
    3418:	68a1      	ldr	r1, [r4, #8]
    341a:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    341e:	f7ff fd2d 	bl	2e7c <z_priq_dumb_remove>
	return list->head == list;
    3422:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			_priq_run_add(&_kernel.ready_q.runq, _current);
    3424:	68a2      	ldr	r2, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3426:	4283      	cmp	r3, r0
    3428:	bf08      	it	eq
    342a:	2300      	moveq	r3, #0
    342c:	2b00      	cmp	r3, #0
    342e:	bf38      	it	cc
    3430:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3432:	6b21      	ldr	r1, [r4, #48]	; 0x30
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3434:	b32b      	cbz	r3, 3482 <z_impl_k_yield+0x86>
	if (thread_1->base.prio < thread_2->base.prio) {
    3436:	f992 700e 	ldrsb.w	r7, [r2, #14]
    343a:	f993 600e 	ldrsb.w	r6, [r3, #14]
    343e:	42b7      	cmp	r7, r6
    3440:	db03      	blt.n	344a <z_impl_k_yield+0x4e>
	return (node == list->tail) ? NULL : node->next;
    3442:	428b      	cmp	r3, r1
    3444:	d01d      	beq.n	3482 <z_impl_k_yield+0x86>
    3446:	681b      	ldr	r3, [r3, #0]
    3448:	e7f4      	b.n	3434 <z_impl_k_yield+0x38>
	node->prev = successor->prev;
    344a:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    344c:	e9c2 3100 	strd	r3, r1, [r2]
	successor->prev->next = node;
    3450:	600a      	str	r2, [r1, #0]
	successor->prev = node;
    3452:	605a      	str	r2, [r3, #4]
	thread->base.thread_state |= states;
    3454:	7b53      	ldrb	r3, [r2, #13]
			update_cache(1);
    3456:	2001      	movs	r0, #1
    3458:	f063 037f 	orn	r3, r3, #127	; 0x7f
    345c:	7353      	strb	r3, [r2, #13]
    345e:	f7ff fd23 	bl	2ea8 <update_cache>
	__asm__ volatile(
    3462:	f385 8811 	msr	BASEPRI, r5
    3466:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    346a:	f04f 0320 	mov.w	r3, #32
    346e:	f3ef 8011 	mrs	r0, BASEPRI
    3472:	f383 8811 	msr	BASEPRI, r3
    3476:	f3bf 8f6f 	isb	sy
}
    347a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    347e:	f7fe b8b5 	b.w	15ec <arch_swap>
	node->prev = list->tail;
    3482:	e9c2 0100 	strd	r0, r1, [r2]
	list->tail->next = node;
    3486:	6b23      	ldr	r3, [r4, #48]	; 0x30
    3488:	601a      	str	r2, [r3, #0]
	list->tail = node;
    348a:	6322      	str	r2, [r4, #48]	; 0x30
}
    348c:	e7e2      	b.n	3454 <z_impl_k_yield+0x58>
    348e:	bf00      	nop
    3490:	2000089c 	.word	0x2000089c
    3494:	20000170 	.word	0x20000170

00003498 <z_impl_k_sleep>:

	__ASSERT(!arch_is_in_isr(), "");
	sys_trace_void(SYS_TRACE_ID_SLEEP);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3498:	f1b1 3fff 	cmp.w	r1, #4294967295
    349c:	bf08      	it	eq
    349e:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    34a2:	b508      	push	{r3, lr}
    34a4:	4602      	mov	r2, r0
    34a6:	460b      	mov	r3, r1
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    34a8:	d106      	bne.n	34b8 <z_impl_k_sleep+0x20>
		k_thread_suspend(_current);
    34aa:	4b0b      	ldr	r3, [pc, #44]	; (34d8 <z_impl_k_sleep+0x40>)
    34ac:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    34ae:	f7ff fe11 	bl	30d4 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    34b2:	f04f 30ff 	mov.w	r0, #4294967295
	ticks = timeout.ticks;

	ticks = z_tick_sleep(ticks);
	sys_trace_end_call(SYS_TRACE_ID_SLEEP);
	return k_ticks_to_ms_floor64(ticks);
}
    34b6:	bd08      	pop	{r3, pc}
	if (ticks == 0) {
    34b8:	4313      	orrs	r3, r2
    34ba:	d10a      	bne.n	34d2 <z_impl_k_sleep+0x3a>
	z_impl_k_yield();
    34bc:	f7ff ff9e 	bl	33fc <z_impl_k_yield>
		return 0;
    34c0:	2000      	movs	r0, #0
		} else {
			return (t * to_hz + off) / from_hz;
    34c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    34c6:	fb80 2303 	smull	r2, r3, r0, r3
    34ca:	0bd0      	lsrs	r0, r2, #15
    34cc:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return k_ticks_to_ms_floor64(ticks);
    34d0:	e7f1      	b.n	34b6 <z_impl_k_sleep+0x1e>
    34d2:	f7ff ff09 	bl	32e8 <z_tick_sleep.part.0>
    34d6:	e7f4      	b.n	34c2 <z_impl_k_sleep+0x2a>
    34d8:	2000089c 	.word	0x2000089c

000034dc <z_impl_k_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    34dc:	4b01      	ldr	r3, [pc, #4]	; (34e4 <z_impl_k_current_get+0x8>)
    34de:	6898      	ldr	r0, [r3, #8]
    34e0:	4770      	bx	lr
    34e2:	bf00      	nop
    34e4:	2000089c 	.word	0x2000089c

000034e8 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    34e8:	b538      	push	{r3, r4, r5, lr}
    34ea:	4604      	mov	r4, r0
    34ec:	f04f 0320 	mov.w	r3, #32
    34f0:	f3ef 8511 	mrs	r5, BASEPRI
    34f4:	f383 8811 	msr	BASEPRI, r3
    34f8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	sys_trace_semaphore_give(sem);
	thread = z_unpend_first_thread(&sem->wait_q);
    34fc:	f001 f940 	bl	4780 <z_unpend_first_thread>

	if (thread != NULL) {
    3500:	b148      	cbz	r0, 3516 <z_impl_k_sem_give+0x2e>
    3502:	2200      	movs	r2, #0
    3504:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    3506:	f001 f8e0 	bl	46ca <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    350a:	4629      	mov	r1, r5
	sys_trace_end_call(SYS_TRACE_ID_SEMA_GIVE);
}
    350c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    3510:	4804      	ldr	r0, [pc, #16]	; (3524 <z_impl_k_sem_give+0x3c>)
    3512:	f7ff bc8d 	b.w	2e30 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3516:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    351a:	429a      	cmp	r2, r3
    351c:	bf18      	it	ne
    351e:	3301      	addne	r3, #1
    3520:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
    3522:	e7f2      	b.n	350a <z_impl_k_sem_give+0x22>
    3524:	200008fb 	.word	0x200008fb

00003528 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3528:	b537      	push	{r0, r1, r2, r4, r5, lr}
    352a:	4614      	mov	r4, r2
    352c:	461d      	mov	r5, r3
    352e:	f04f 0320 	mov.w	r3, #32
    3532:	f3ef 8111 	mrs	r1, BASEPRI
    3536:	f383 8811 	msr	BASEPRI, r3
    353a:	f3bf 8f6f 	isb	sy
		  K_TIMEOUT_EQ(timeout, K_NO_WAIT)), "");

	k_spinlock_key_t key = k_spin_lock(&lock);
	sys_trace_semaphore_take(sem);

	if (likely(sem->count > 0U)) {
    353e:	6883      	ldr	r3, [r0, #8]
    3540:	b143      	cbz	r3, 3554 <z_impl_k_sem_take+0x2c>
		sem->count--;
    3542:	3b01      	subs	r3, #1
    3544:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    3546:	f381 8811 	msr	BASEPRI, r1
    354a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    354e:	2000      	movs	r0, #0
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);

out:
	sys_trace_end_call(SYS_TRACE_ID_SEMA_TAKE);
	return ret;
}
    3550:	b003      	add	sp, #12
    3552:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3554:	ea54 0305 	orrs.w	r3, r4, r5
    3558:	d106      	bne.n	3568 <z_impl_k_sem_take+0x40>
    355a:	f381 8811 	msr	BASEPRI, r1
    355e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    3562:	f06f 000f 	mvn.w	r0, #15
    3566:	e7f3      	b.n	3550 <z_impl_k_sem_take+0x28>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    3568:	4602      	mov	r2, r0
    356a:	e9cd 4500 	strd	r4, r5, [sp]
    356e:	4802      	ldr	r0, [pc, #8]	; (3578 <z_impl_k_sem_take+0x50>)
    3570:	f7ff fea6 	bl	32c0 <z_pend_curr>
	return ret;
    3574:	e7ec      	b.n	3550 <z_impl_k_sem_take+0x28>
    3576:	bf00      	nop
    3578:	200008fb 	.word	0x200008fb

0000357c <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    357c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	sys_dlist_init(&w->waitq);
    3580:	f100 0530 	add.w	r5, r0, #48	; 0x30
	list->tail = (sys_dnode_t *)list;
    3584:	e9c0 550c 	strd	r5, r5, [r0, #48]	; 0x30
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */

	thread_base->user_options = (uint8_t)options;
    3588:	9d0e      	ldr	r5, [sp, #56]	; 0x38
{
    358a:	4604      	mov	r4, r0
	thread_base->user_options = (uint8_t)options;
    358c:	7305      	strb	r5, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    358e:	2504      	movs	r5, #4
    3590:	7345      	strb	r5, [r0, #13]

	thread_base->prio = priority;
    3592:	9d0d      	ldr	r5, [sp, #52]	; 0x34
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3594:	1dd6      	adds	r6, r2, #7
	thread_base->prio = priority;
    3596:	7385      	strb	r5, [r0, #14]

	thread_base->sched_locked = 0U;
    3598:	2500      	movs	r5, #0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    359a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    359c:	f026 0607 	bic.w	r6, r6, #7
	node->prev = NULL;
    35a0:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    35a4:	e9c0 161a 	strd	r1, r6, [r0, #104]	; 0x68
	thread_base->sched_locked = 0U;
    35a8:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    35aa:	6705      	str	r5, [r0, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    35ac:	9202      	str	r2, [sp, #8]
    35ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
	stack_ptr = (char *)stack + stack_obj_size;
    35b0:	eb01 0806 	add.w	r8, r1, r6
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    35b4:	9201      	str	r2, [sp, #4]
    35b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    35b8:	9200      	str	r2, [sp, #0]
    35ba:	4642      	mov	r2, r8
    35bc:	f7fe f864 	bl	1688 <arch_new_thread>
	if (!_current) {
    35c0:	4b05      	ldr	r3, [pc, #20]	; (35d8 <z_setup_new_thread+0x5c>)
	new_thread->fn_abort = NULL;
    35c2:	e9c4 5517 	strd	r5, r5, [r4, #92]	; 0x5c
	if (!_current) {
    35c6:	689b      	ldr	r3, [r3, #8]
    35c8:	b103      	cbz	r3, 35cc <z_setup_new_thread+0x50>
	new_thread->resource_pool = _current->resource_pool;
    35ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
}
    35cc:	4640      	mov	r0, r8
    35ce:	6763      	str	r3, [r4, #116]	; 0x74
    35d0:	b004      	add	sp, #16
    35d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    35d6:	bf00      	nop
    35d8:	2000089c 	.word	0x2000089c

000035dc <z_init_static_threads>:
{
    35dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    35e0:	4e2a      	ldr	r6, [pc, #168]	; (368c <z_init_static_threads+0xb0>)
    35e2:	4d2b      	ldr	r5, [pc, #172]	; (3690 <z_init_static_threads+0xb4>)
    35e4:	46b0      	mov	r8, r6
{
    35e6:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    35e8:	42b5      	cmp	r5, r6
    35ea:	f105 0430 	add.w	r4, r5, #48	; 0x30
    35ee:	d310      	bcc.n	3612 <z_init_static_threads+0x36>
	k_sched_lock();
    35f0:	f7ff fc30 	bl	2e54 <k_sched_lock>
    35f4:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    35f8:	f240 36e7 	movw	r6, #999	; 0x3e7
    35fc:	2700      	movs	r7, #0
	_FOREACH_STATIC_THREAD(thread_data) {
    35fe:	4c24      	ldr	r4, [pc, #144]	; (3690 <z_init_static_threads+0xb4>)
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    3600:	f8df a090 	ldr.w	sl, [pc, #144]	; 3694 <z_init_static_threads+0xb8>
    3604:	4544      	cmp	r4, r8
    3606:	d321      	bcc.n	364c <z_init_static_threads+0x70>
}
    3608:	b006      	add	sp, #24
    360a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	k_sched_unlock();
    360e:	f7ff bc73 	b.w	2ef8 <k_sched_unlock>
		z_setup_new_thread(
    3612:	f854 3c04 	ldr.w	r3, [r4, #-4]
    3616:	9305      	str	r3, [sp, #20]
    3618:	f854 3c10 	ldr.w	r3, [r4, #-16]
    361c:	9304      	str	r3, [sp, #16]
    361e:	f854 3c14 	ldr.w	r3, [r4, #-20]
    3622:	9303      	str	r3, [sp, #12]
    3624:	f854 3c18 	ldr.w	r3, [r4, #-24]
    3628:	9302      	str	r3, [sp, #8]
    362a:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    362e:	9301      	str	r3, [sp, #4]
    3630:	f854 3c20 	ldr.w	r3, [r4, #-32]
    3634:	9300      	str	r3, [sp, #0]
    3636:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    363a:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    363e:	f7ff ff9d 	bl	357c <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    3642:	f854 3c30 	ldr.w	r3, [r4, #-48]
    3646:	65dd      	str	r5, [r3, #92]	; 0x5c
    3648:	4625      	mov	r5, r4
    364a:	e7cd      	b.n	35e8 <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    364c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    364e:	1c5a      	adds	r2, r3, #1
    3650:	d00d      	beq.n	366e <z_init_static_threads+0x92>
    3652:	4630      	mov	r0, r6
    3654:	4639      	mov	r1, r7
					    K_MSEC(thread_data->init_delay));
    3656:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    365a:	fbc9 0103 	smlal	r0, r1, r9, r3
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    365e:	42b9      	cmp	r1, r7
    3660:	bf08      	it	eq
    3662:	42b0      	cmpeq	r0, r6
			schedule_new_thread(thread_data->init_thread,
    3664:	6825      	ldr	r5, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3666:	d104      	bne.n	3672 <z_init_static_threads+0x96>
	z_sched_start(thread);
    3668:	4628      	mov	r0, r5
    366a:	f7ff fc99 	bl	2fa0 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    366e:	3430      	adds	r4, #48	; 0x30
    3670:	e7c8      	b.n	3604 <z_init_static_threads+0x28>
    3672:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3676:	2300      	movs	r3, #0
    3678:	f7fc fd64 	bl	144 <__aeabi_uldivmod>
    367c:	4602      	mov	r2, r0
    367e:	460b      	mov	r3, r1
    3680:	f105 0018 	add.w	r0, r5, #24
    3684:	4651      	mov	r1, sl
    3686:	f000 f891 	bl	37ac <z_add_timeout>
    368a:	e7f0      	b.n	366e <z_init_static_threads+0x92>
    368c:	20000120 	.word	0x20000120
    3690:	20000120 	.word	0x20000120
    3694:	000046eb 	.word	0x000046eb

00003698 <z_self_abort>:
#include <syscall_handler.h>
#include <logging/log.h>
LOG_MODULE_DECLARE(os, CONFIG_KERNEL_LOG_LEVEL);

FUNC_NORETURN void z_self_abort(void)
{
    3698:	b508      	push	{r3, lr}
	__asm__ volatile(
    369a:	f04f 0320 	mov.w	r3, #32
    369e:	f3ef 8411 	mrs	r4, BASEPRI
    36a2:	f383 8811 	msr	BASEPRI, r3
    36a6:	f3bf 8f6f 	isb	sy
	 * while we set this up
	 */
	key = arch_irq_lock();
	cpu = _current_cpu;
	__ASSERT(cpu->pending_abort == NULL, "already have a thread to abort");
	cpu->pending_abort = _current;
    36aa:	4b04      	ldr	r3, [pc, #16]	; (36bc <z_self_abort+0x24>)
    36ac:	6898      	ldr	r0, [r3, #8]
    36ae:	6118      	str	r0, [r3, #16]
	z_impl_k_thread_suspend(thread);
    36b0:	f7ff fd10 	bl	30d4 <z_impl_k_thread_suspend>
    36b4:	4620      	mov	r0, r4
    36b6:	f7fd ff99 	bl	15ec <arch_swap>
		_current, cpu->idle_thread);

	k_thread_suspend(_current);
	z_swap_irqlock(key);
	__ASSERT(false, "should never get here");
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    36ba:	bf00      	nop
    36bc:	2000089c 	.word	0x2000089c

000036c0 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    36c0:	4a02      	ldr	r2, [pc, #8]	; (36cc <boot_banner+0xc>)
    36c2:	4903      	ldr	r1, [pc, #12]	; (36d0 <boot_banner+0x10>)
    36c4:	4803      	ldr	r0, [pc, #12]	; (36d4 <boot_banner+0x14>)
    36c6:	f000 bb9a 	b.w	3dfe <printk>
    36ca:	bf00      	nop
    36cc:	00004d85 	.word	0x00004d85
    36d0:	00004d52 	.word	0x00004d52
    36d4:	00004d5f 	.word	0x00004d5f

000036d8 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    36d8:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    36da:	4806      	ldr	r0, [pc, #24]	; (36f4 <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    36dc:	4a06      	ldr	r2, [pc, #24]	; (36f8 <z_data_copy+0x20>)
    36de:	4907      	ldr	r1, [pc, #28]	; (36fc <z_data_copy+0x24>)
    36e0:	1a12      	subs	r2, r2, r0
    36e2:	f000 fe7f 	bl	43e4 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    36e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    36ea:	4a05      	ldr	r2, [pc, #20]	; (3700 <z_data_copy+0x28>)
    36ec:	4905      	ldr	r1, [pc, #20]	; (3704 <z_data_copy+0x2c>)
    36ee:	4806      	ldr	r0, [pc, #24]	; (3708 <z_data_copy+0x30>)
    36f0:	f000 be78 	b.w	43e4 <memcpy>
    36f4:	20000000 	.word	0x20000000
    36f8:	20000170 	.word	0x20000170
    36fc:	00004d88 	.word	0x00004d88
    3700:	00000000 	.word	0x00000000
    3704:	00004d88 	.word	0x00004d88
    3708:	20000000 	.word	0x20000000

0000370c <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? z_clock_elapsed() : 0U;
    370c:	4b03      	ldr	r3, [pc, #12]	; (371c <elapsed+0x10>)
    370e:	681b      	ldr	r3, [r3, #0]
    3710:	b90b      	cbnz	r3, 3716 <elapsed+0xa>
    3712:	f7fd be8f 	b.w	1434 <z_clock_elapsed>
}
    3716:	2000      	movs	r0, #0
    3718:	4770      	bx	lr
    371a:	bf00      	nop
    371c:	200008dc 	.word	0x200008dc

00003720 <remove_timeout>:
{
    3720:	b530      	push	{r4, r5, lr}
    3722:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3724:	b168      	cbz	r0, 3742 <remove_timeout+0x22>
    3726:	4a0a      	ldr	r2, [pc, #40]	; (3750 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    3728:	6852      	ldr	r2, [r2, #4]
    372a:	4290      	cmp	r0, r2
    372c:	d009      	beq.n	3742 <remove_timeout+0x22>
	if (next(t) != NULL) {
    372e:	b143      	cbz	r3, 3742 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    3730:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    3734:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    3738:	1912      	adds	r2, r2, r4
    373a:	eb45 0101 	adc.w	r1, r5, r1
    373e:	e9c3 2104 	strd	r2, r1, [r3, #16]
	node->prev->next = node->next;
    3742:	6842      	ldr	r2, [r0, #4]
    3744:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    3746:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    3748:	2300      	movs	r3, #0
	node->prev = NULL;
    374a:	e9c0 3300 	strd	r3, r3, [r0]
}
    374e:	bd30      	pop	{r4, r5, pc}
    3750:	20000054 	.word	0x20000054

00003754 <next_timeout>:

static int32_t next_timeout(void)
{
    3754:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    3756:	4b13      	ldr	r3, [pc, #76]	; (37a4 <next_timeout+0x50>)
    3758:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    375a:	429c      	cmp	r4, r3
    375c:	bf08      	it	eq
    375e:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    3760:	f7ff ffd4 	bl	370c <elapsed>
    3764:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    3766:	b1bc      	cbz	r4, 3798 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    3768:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    376c:	1b40      	subs	r0, r0, r5
    376e:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    3772:	2801      	cmp	r0, #1
    3774:	f171 0300 	sbcs.w	r3, r1, #0
    3778:	db11      	blt.n	379e <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    377a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    377e:	2300      	movs	r3, #0
    3780:	4282      	cmp	r2, r0
    3782:	eb73 0401 	sbcs.w	r4, r3, r1
    3786:	da00      	bge.n	378a <next_timeout+0x36>
    3788:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    378a:	4b07      	ldr	r3, [pc, #28]	; (37a8 <next_timeout+0x54>)
    378c:	695b      	ldr	r3, [r3, #20]
    378e:	b113      	cbz	r3, 3796 <next_timeout+0x42>
    3790:	4298      	cmp	r0, r3
    3792:	bfa8      	it	ge
    3794:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    3796:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    3798:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    379c:	e7f5      	b.n	378a <next_timeout+0x36>
    379e:	2000      	movs	r0, #0
    37a0:	e7f3      	b.n	378a <next_timeout+0x36>
    37a2:	bf00      	nop
    37a4:	20000054 	.word	0x20000054
    37a8:	2000089c 	.word	0x2000089c

000037ac <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    37ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    37b0:	9101      	str	r1, [sp, #4]
    37b2:	4619      	mov	r1, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    37b4:	1c4b      	adds	r3, r1, #1
    37b6:	bf08      	it	eq
    37b8:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    37bc:	4682      	mov	sl, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    37be:	d070      	beq.n	38a2 <z_add_timeout+0xf6>
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	k_ticks_t ticks = timeout.ticks + 1;

	if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(ticks) >= 0) {
    37c0:	f06f 0301 	mvn.w	r3, #1
    37c4:	f04f 3bff 	mov.w	fp, #4294967295
	k_ticks_t ticks = timeout.ticks + 1;
    37c8:	1c54      	adds	r4, r2, #1
    37ca:	f141 0500 	adc.w	r5, r1, #0
	if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(ticks) >= 0) {
    37ce:	ebb3 0804 	subs.w	r8, r3, r4
    37d2:	eb6b 0905 	sbc.w	r9, fp, r5
    37d6:	f1b8 0f00 	cmp.w	r8, #0
    37da:	f179 0300 	sbcs.w	r3, r9, #0
    37de:	db0f      	blt.n	3800 <z_add_timeout+0x54>
		ticks = Z_TICK_ABS(ticks) - (curr_tick + elapsed());
    37e0:	f7ff ff94 	bl	370c <elapsed>
    37e4:	f06f 0301 	mvn.w	r3, #1
    37e8:	4a34      	ldr	r2, [pc, #208]	; (38bc <z_add_timeout+0x110>)
    37ea:	e9d2 1c00 	ldrd	r1, ip, [r2]
    37ee:	1a5b      	subs	r3, r3, r1
    37f0:	eb6b 020c 	sbc.w	r2, fp, ip
    37f4:	1b1e      	subs	r6, r3, r4
    37f6:	eb62 0705 	sbc.w	r7, r2, r5
    37fa:	1a34      	subs	r4, r6, r0
    37fc:	eb67 75e0 	sbc.w	r5, r7, r0, asr #31
	}

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    3800:	9b01      	ldr	r3, [sp, #4]
    3802:	f8ca 3008 	str.w	r3, [sl, #8]
    3806:	f04f 0320 	mov.w	r3, #32
    380a:	f3ef 8611 	mrs	r6, BASEPRI
    380e:	f383 8811 	msr	BASEPRI, r3
    3812:	f3bf 8f6f 	isb	sy
	ticks = MAX(1, ticks);

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		to->dticks = ticks + elapsed();
    3816:	f7ff ff79 	bl	370c <elapsed>
	ticks = MAX(1, ticks);
    381a:	2c01      	cmp	r4, #1
    381c:	f175 0300 	sbcs.w	r3, r5, #0
    3820:	bfbc      	itt	lt
    3822:	2401      	movlt	r4, #1
    3824:	2500      	movlt	r5, #0
	return list->head == list;
    3826:	4b26      	ldr	r3, [pc, #152]	; (38c0 <z_add_timeout+0x114>)
		to->dticks = ticks + elapsed();
    3828:	1824      	adds	r4, r4, r0
    382a:	681a      	ldr	r2, [r3, #0]
    382c:	eb45 75e0 	adc.w	r5, r5, r0, asr #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3830:	429a      	cmp	r2, r3
    3832:	e9ca 4504 	strd	r4, r5, [sl, #16]
    3836:	d001      	beq.n	383c <z_add_timeout+0x90>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3838:	685f      	ldr	r7, [r3, #4]
		for (t = first(); t != NULL; t = next(t)) {
    383a:	b952      	cbnz	r2, 3852 <z_add_timeout+0xa6>
	node->prev = list->tail;
    383c:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    383e:	f8ca 3000 	str.w	r3, [sl]
	node->prev = list->tail;
    3842:	f8ca 2004 	str.w	r2, [sl, #4]
	list->tail->next = node;
    3846:	685a      	ldr	r2, [r3, #4]
    3848:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
    384c:	f8c3 a004 	str.w	sl, [r3, #4]
}
    3850:	e014      	b.n	387c <z_add_timeout+0xd0>
			if (t->dticks > to->dticks) {
    3852:	e9d2 8904 	ldrd	r8, r9, [r2, #16]
    3856:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    385a:	4544      	cmp	r4, r8
    385c:	eb75 0109 	sbcs.w	r1, r5, r9
    3860:	da22      	bge.n	38a8 <z_add_timeout+0xfc>
				t->dticks -= to->dticks;
    3862:	ebb8 0004 	subs.w	r0, r8, r4
    3866:	eb69 0105 	sbc.w	r1, r9, r5
    386a:	e9c2 0104 	strd	r0, r1, [r2, #16]
	node->prev = successor->prev;
    386e:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    3870:	e9ca 2100 	strd	r2, r1, [sl]
	successor->prev->next = node;
    3874:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    3878:	f8c2 a004 	str.w	sl, [r2, #4]
	return list->head == list;
    387c:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    387e:	429a      	cmp	r2, r3
    3880:	d00b      	beq.n	389a <z_add_timeout+0xee>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    3882:	4592      	cmp	sl, r2
    3884:	d109      	bne.n	389a <z_add_timeout+0xee>
			 * last announcement, and slice_ticks is based
			 * on that. It means the that time remaining for
			 * the next announcement can be lesser than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    3886:	f7ff ff65 	bl	3754 <next_timeout>

			if (next_time == 0 ||
    388a:	b118      	cbz	r0, 3894 <z_add_timeout+0xe8>
			    _current_cpu->slice_ticks != next_time) {
    388c:	4b0d      	ldr	r3, [pc, #52]	; (38c4 <z_add_timeout+0x118>)
			if (next_time == 0 ||
    388e:	695b      	ldr	r3, [r3, #20]
    3890:	4283      	cmp	r3, r0
    3892:	d002      	beq.n	389a <z_add_timeout+0xee>
				z_clock_set_timeout(next_time, false);
    3894:	2100      	movs	r1, #0
    3896:	f7fd fd9b 	bl	13d0 <z_clock_set_timeout>
	__asm__ volatile(
    389a:	f386 8811 	msr	BASEPRI, r6
    389e:	f3bf 8f6f 	isb	sy
#else
			z_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    38a2:	b003      	add	sp, #12
    38a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			to->dticks -= t->dticks;
    38a8:	ebb4 0008 	subs.w	r0, r4, r8
    38ac:	eb65 0109 	sbc.w	r1, r5, r9
	return (node == list->tail) ? NULL : node->next;
    38b0:	42ba      	cmp	r2, r7
    38b2:	e9ca 0104 	strd	r0, r1, [sl, #16]
    38b6:	d0c1      	beq.n	383c <z_add_timeout+0x90>
    38b8:	6812      	ldr	r2, [r2, #0]
    38ba:	e7be      	b.n	383a <z_add_timeout+0x8e>
    38bc:	20000270 	.word	0x20000270
    38c0:	20000054 	.word	0x20000054
    38c4:	2000089c 	.word	0x2000089c

000038c8 <z_clock_announce>:
		}
	}
}

void z_clock_announce(int32_t ticks)
{
    38c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    38cc:	4606      	mov	r6, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    38ce:	f7ff fbbf 	bl	3050 <z_time_slice>
	__asm__ volatile(
    38d2:	f04f 0320 	mov.w	r3, #32
    38d6:	f3ef 8411 	mrs	r4, BASEPRI
    38da:	f383 8811 	msr	BASEPRI, r3
    38de:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    38e2:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 3994 <z_clock_announce+0xcc>
    38e6:	4d2a      	ldr	r5, [pc, #168]	; (3990 <z_clock_announce+0xc8>)
    38e8:	4651      	mov	r1, sl
	return list->head == list;
    38ea:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 3998 <z_clock_announce+0xd0>
    38ee:	602e      	str	r6, [r5, #0]
    38f0:	f8d5 c000 	ldr.w	ip, [r5]
    38f4:	f8db 0000 	ldr.w	r0, [fp]
    38f8:	4662      	mov	r2, ip
    38fa:	e9da 8900 	ldrd	r8, r9, [sl]
    38fe:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3900:	4558      	cmp	r0, fp
    3902:	e9cd 2300 	strd	r2, r3, [sp]
    3906:	d00d      	beq.n	3924 <z_clock_announce+0x5c>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    3908:	b160      	cbz	r0, 3924 <z_clock_announce+0x5c>
    390a:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    390e:	45b4      	cmp	ip, r6
    3910:	41bb      	sbcs	r3, r7
    3912:	da1d      	bge.n	3950 <z_clock_announce+0x88>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    3914:	9b00      	ldr	r3, [sp, #0]
    3916:	ebb6 0c03 	subs.w	ip, r6, r3
    391a:	9b01      	ldr	r3, [sp, #4]
    391c:	eb67 0603 	sbc.w	r6, r7, r3
    3920:	e9c0 c604 	strd	ip, r6, [r0, #16]
	}

	curr_tick += announce_remaining;
	announce_remaining = 0;
    3924:	2600      	movs	r6, #0
	curr_tick += announce_remaining;
    3926:	9b00      	ldr	r3, [sp, #0]
	announce_remaining = 0;
    3928:	602e      	str	r6, [r5, #0]
	curr_tick += announce_remaining;
    392a:	eb13 0208 	adds.w	r2, r3, r8
    392e:	9b01      	ldr	r3, [sp, #4]
    3930:	eb43 0309 	adc.w	r3, r3, r9
    3934:	e9c1 2300 	strd	r2, r3, [r1]

	z_clock_set_timeout(next_timeout(), false);
    3938:	f7ff ff0c 	bl	3754 <next_timeout>
    393c:	4631      	mov	r1, r6
    393e:	f7fd fd47 	bl	13d0 <z_clock_set_timeout>
	__asm__ volatile(
    3942:	f384 8811 	msr	BASEPRI, r4
    3946:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    394a:	b003      	add	sp, #12
    394c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		t->dticks = 0;
    3950:	2200      	movs	r2, #0
    3952:	2300      	movs	r3, #0
		curr_tick += dt;
    3954:	eb18 0806 	adds.w	r8, r8, r6
    3958:	eb49 79e6 	adc.w	r9, r9, r6, asr #31
		t->dticks = 0;
    395c:	e9c0 2304 	strd	r2, r3, [r0, #16]
		announce_remaining -= dt;
    3960:	ebac 0606 	sub.w	r6, ip, r6
		curr_tick += dt;
    3964:	e9ca 8900 	strd	r8, r9, [sl]
		announce_remaining -= dt;
    3968:	602e      	str	r6, [r5, #0]
		remove_timeout(t);
    396a:	f7ff fed9 	bl	3720 <remove_timeout>
    396e:	f384 8811 	msr	BASEPRI, r4
    3972:	f3bf 8f6f 	isb	sy
		t->fn(t);
    3976:	6883      	ldr	r3, [r0, #8]
    3978:	4798      	blx	r3
	__asm__ volatile(
    397a:	f04f 0320 	mov.w	r3, #32
    397e:	f3ef 8411 	mrs	r4, BASEPRI
    3982:	f383 8811 	msr	BASEPRI, r3
    3986:	f3bf 8f6f 	isb	sy

	/* Note that we need to use the underlying arch-specific lock
	 * implementation.  The "irq_lock()" API in SMP context is
	 * actually a wrapper for a global spinlock!
	 */
	k.key = arch_irq_lock();
    398a:	4902      	ldr	r1, [pc, #8]	; (3994 <z_clock_announce+0xcc>)
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    398c:	e7b0      	b.n	38f0 <z_clock_announce+0x28>
    398e:	bf00      	nop
    3990:	200008dc 	.word	0x200008dc
    3994:	20000270 	.word	0x20000270
    3998:	20000054 	.word	0x20000054

0000399c <z_tick_get>:

int64_t z_tick_get(void)
{
    399c:	b510      	push	{r4, lr}
    399e:	f04f 0320 	mov.w	r3, #32
    39a2:	f3ef 8411 	mrs	r4, BASEPRI
    39a6:	f383 8811 	msr	BASEPRI, r3
    39aa:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + z_clock_elapsed();
    39ae:	f7fd fd41 	bl	1434 <z_clock_elapsed>
    39b2:	4b06      	ldr	r3, [pc, #24]	; (39cc <z_tick_get+0x30>)
    39b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    39b8:	1812      	adds	r2, r2, r0
    39ba:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    39be:	f384 8811 	msr	BASEPRI, r4
    39c2:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    39c6:	4610      	mov	r0, r2
    39c8:	4619      	mov	r1, r3
    39ca:	bd10      	pop	{r4, pc}
    39cc:	20000270 	.word	0x20000270

000039d0 <statics_init>:
	z_waitq_init(&h->wait_q);
	sys_heap_init(&h->heap, mem, bytes);
}

static int statics_init(const struct device *unused)
{
    39d0:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
    39d2:	4c06      	ldr	r4, [pc, #24]	; (39ec <statics_init+0x1c>)
    39d4:	4d06      	ldr	r5, [pc, #24]	; (39f0 <statics_init+0x20>)
    39d6:	42ac      	cmp	r4, r5
    39d8:	d301      	bcc.n	39de <statics_init+0xe>
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
	}
	return 0;
}
    39da:	2000      	movs	r0, #0
    39dc:	bd38      	pop	{r3, r4, r5, pc}
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    39de:	4620      	mov	r0, r4
    39e0:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    39e4:	f000 ff3f 	bl	4866 <k_heap_init>
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
    39e8:	3414      	adds	r4, #20
    39ea:	e7f4      	b.n	39d6 <statics_init+0x6>
    39ec:	20000120 	.word	0x20000120
    39f0:	20000120 	.word	0x20000120

000039f4 <nrf_cc3xx_platform_init_no_rng>:
    39f4:	b510      	push	{r4, lr}
    39f6:	4c0a      	ldr	r4, [pc, #40]	; (3a20 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    39f8:	6823      	ldr	r3, [r4, #0]
    39fa:	b11b      	cbz	r3, 3a04 <nrf_cc3xx_platform_init_no_rng+0x10>
    39fc:	2301      	movs	r3, #1
    39fe:	2000      	movs	r0, #0
    3a00:	6023      	str	r3, [r4, #0]
    3a02:	bd10      	pop	{r4, pc}
    3a04:	f000 f8ae 	bl	3b64 <CC_LibInitNoRng>
    3a08:	2800      	cmp	r0, #0
    3a0a:	d0f7      	beq.n	39fc <nrf_cc3xx_platform_init_no_rng+0x8>
    3a0c:	3801      	subs	r0, #1
    3a0e:	2806      	cmp	r0, #6
    3a10:	d803      	bhi.n	3a1a <nrf_cc3xx_platform_init_no_rng+0x26>
    3a12:	4b04      	ldr	r3, [pc, #16]	; (3a24 <nrf_cc3xx_platform_init_no_rng+0x30>)
    3a14:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    3a18:	bd10      	pop	{r4, pc}
    3a1a:	4803      	ldr	r0, [pc, #12]	; (3a28 <nrf_cc3xx_platform_init_no_rng+0x34>)
    3a1c:	bd10      	pop	{r4, pc}
    3a1e:	bf00      	nop
    3a20:	200008e0 	.word	0x200008e0
    3a24:	00004c04 	.word	0x00004c04
    3a28:	ffff8ffe 	.word	0xffff8ffe

00003a2c <nrf_cc3xx_platform_abort>:
    3a2c:	f3bf 8f4f 	dsb	sy
    3a30:	4905      	ldr	r1, [pc, #20]	; (3a48 <nrf_cc3xx_platform_abort+0x1c>)
    3a32:	4b06      	ldr	r3, [pc, #24]	; (3a4c <nrf_cc3xx_platform_abort+0x20>)
    3a34:	68ca      	ldr	r2, [r1, #12]
    3a36:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3a3a:	4313      	orrs	r3, r2
    3a3c:	60cb      	str	r3, [r1, #12]
    3a3e:	f3bf 8f4f 	dsb	sy
    3a42:	bf00      	nop
    3a44:	e7fd      	b.n	3a42 <nrf_cc3xx_platform_abort+0x16>
    3a46:	bf00      	nop
    3a48:	e000ed00 	.word	0xe000ed00
    3a4c:	05fa0004 	.word	0x05fa0004

00003a50 <CC_PalAbort>:
    3a50:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    3a54:	2100      	movs	r1, #0
    3a56:	b430      	push	{r4, r5}
    3a58:	4a06      	ldr	r2, [pc, #24]	; (3a74 <CC_PalAbort+0x24>)
    3a5a:	4d07      	ldr	r5, [pc, #28]	; (3a78 <CC_PalAbort+0x28>)
    3a5c:	4c07      	ldr	r4, [pc, #28]	; (3a7c <CC_PalAbort+0x2c>)
    3a5e:	602b      	str	r3, [r5, #0]
    3a60:	6013      	str	r3, [r2, #0]
    3a62:	6023      	str	r3, [r4, #0]
    3a64:	4a06      	ldr	r2, [pc, #24]	; (3a80 <CC_PalAbort+0x30>)
    3a66:	4c07      	ldr	r4, [pc, #28]	; (3a84 <CC_PalAbort+0x34>)
    3a68:	60eb      	str	r3, [r5, #12]
    3a6a:	6863      	ldr	r3, [r4, #4]
    3a6c:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    3a70:	bc30      	pop	{r4, r5}
    3a72:	4718      	bx	r3
    3a74:	50841404 	.word	0x50841404
    3a78:	50841400 	.word	0x50841400
    3a7c:	50841408 	.word	0x50841408
    3a80:	50840000 	.word	0x50840000
    3a84:	2000005c 	.word	0x2000005c

00003a88 <nrf_cc3xx_platform_set_abort>:
    3a88:	4b02      	ldr	r3, [pc, #8]	; (3a94 <nrf_cc3xx_platform_set_abort+0xc>)
    3a8a:	e9d0 1200 	ldrd	r1, r2, [r0]
    3a8e:	e9c3 1200 	strd	r1, r2, [r3]
    3a92:	4770      	bx	lr
    3a94:	2000005c 	.word	0x2000005c

00003a98 <mutex_unlock>:
    3a98:	b148      	cbz	r0, 3aae <mutex_unlock+0x16>
    3a9a:	6843      	ldr	r3, [r0, #4]
    3a9c:	b12b      	cbz	r3, 3aaa <mutex_unlock+0x12>
    3a9e:	f3bf 8f5f 	dmb	sy
    3aa2:	2300      	movs	r3, #0
    3aa4:	6003      	str	r3, [r0, #0]
    3aa6:	4618      	mov	r0, r3
    3aa8:	4770      	bx	lr
    3aaa:	4802      	ldr	r0, [pc, #8]	; (3ab4 <mutex_unlock+0x1c>)
    3aac:	4770      	bx	lr
    3aae:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    3ab2:	4770      	bx	lr
    3ab4:	ffff8fea 	.word	0xffff8fea

00003ab8 <mutex_free>:
    3ab8:	b510      	push	{r4, lr}
    3aba:	4604      	mov	r4, r0
    3abc:	b128      	cbz	r0, 3aca <mutex_free+0x12>
    3abe:	6863      	ldr	r3, [r4, #4]
    3ac0:	b113      	cbz	r3, 3ac8 <mutex_free+0x10>
    3ac2:	2300      	movs	r3, #0
    3ac4:	6023      	str	r3, [r4, #0]
    3ac6:	6063      	str	r3, [r4, #4]
    3ac8:	bd10      	pop	{r4, pc}
    3aca:	4b02      	ldr	r3, [pc, #8]	; (3ad4 <mutex_free+0x1c>)
    3acc:	4802      	ldr	r0, [pc, #8]	; (3ad8 <mutex_free+0x20>)
    3ace:	685b      	ldr	r3, [r3, #4]
    3ad0:	4798      	blx	r3
    3ad2:	e7f4      	b.n	3abe <mutex_free+0x6>
    3ad4:	2000005c 	.word	0x2000005c
    3ad8:	00004c20 	.word	0x00004c20

00003adc <mutex_init>:
    3adc:	b510      	push	{r4, lr}
    3ade:	4604      	mov	r4, r0
    3ae0:	b130      	cbz	r0, 3af0 <mutex_init+0x14>
    3ae2:	2200      	movs	r2, #0
    3ae4:	6863      	ldr	r3, [r4, #4]
    3ae6:	6022      	str	r2, [r4, #0]
    3ae8:	f043 0301 	orr.w	r3, r3, #1
    3aec:	6063      	str	r3, [r4, #4]
    3aee:	bd10      	pop	{r4, pc}
    3af0:	4801      	ldr	r0, [pc, #4]	; (3af8 <mutex_init+0x1c>)
    3af2:	f7ff ffad 	bl	3a50 <CC_PalAbort>
    3af6:	e7f4      	b.n	3ae2 <mutex_init+0x6>
    3af8:	00004c48 	.word	0x00004c48

00003afc <mutex_lock>:
    3afc:	b180      	cbz	r0, 3b20 <mutex_lock+0x24>
    3afe:	6843      	ldr	r3, [r0, #4]
    3b00:	b163      	cbz	r3, 3b1c <mutex_lock+0x20>
    3b02:	2201      	movs	r2, #1
    3b04:	e8d0 3fef 	ldaex	r3, [r0]
    3b08:	e8c0 2fe1 	stlex	r1, r2, [r0]
    3b0c:	2900      	cmp	r1, #0
    3b0e:	d1f9      	bne.n	3b04 <mutex_lock+0x8>
    3b10:	2b01      	cmp	r3, #1
    3b12:	d0f7      	beq.n	3b04 <mutex_lock+0x8>
    3b14:	f3bf 8f5f 	dmb	sy
    3b18:	2000      	movs	r0, #0
    3b1a:	4770      	bx	lr
    3b1c:	4802      	ldr	r0, [pc, #8]	; (3b28 <mutex_lock+0x2c>)
    3b1e:	4770      	bx	lr
    3b20:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    3b24:	4770      	bx	lr
    3b26:	bf00      	nop
    3b28:	ffff8fea 	.word	0xffff8fea

00003b2c <nrf_cc3xx_platform_set_mutexes>:
    3b2c:	b470      	push	{r4, r5, r6}
    3b2e:	4b0b      	ldr	r3, [pc, #44]	; (3b5c <nrf_cc3xx_platform_set_mutexes+0x30>)
    3b30:	6806      	ldr	r6, [r0, #0]
    3b32:	68c2      	ldr	r2, [r0, #12]
    3b34:	e9d0 5401 	ldrd	r5, r4, [r0, #4]
    3b38:	e9c3 4202 	strd	r4, r2, [r3, #8]
    3b3c:	e9c3 6500 	strd	r6, r5, [r3]
    3b40:	e9d1 0203 	ldrd	r0, r2, [r1, #12]
    3b44:	680e      	ldr	r6, [r1, #0]
    3b46:	4b06      	ldr	r3, [pc, #24]	; (3b60 <nrf_cc3xx_platform_set_mutexes+0x34>)
    3b48:	e9d1 5401 	ldrd	r5, r4, [r1, #4]
    3b4c:	e9c3 6500 	strd	r6, r5, [r3]
    3b50:	e9c3 4002 	strd	r4, r0, [r3, #8]
    3b54:	611a      	str	r2, [r3, #16]
    3b56:	bc70      	pop	{r4, r5, r6}
    3b58:	4770      	bx	lr
    3b5a:	bf00      	nop
    3b5c:	2000006c 	.word	0x2000006c
    3b60:	2000007c 	.word	0x2000007c

00003b64 <CC_LibInitNoRng>:
    3b64:	b510      	push	{r4, lr}
    3b66:	f000 f833 	bl	3bd0 <CC_HalInit>
    3b6a:	b120      	cbz	r0, 3b76 <CC_LibInitNoRng+0x12>
    3b6c:	2403      	movs	r4, #3
    3b6e:	f000 f867 	bl	3c40 <CC_PalTerminate>
    3b72:	4620      	mov	r0, r4
    3b74:	bd10      	pop	{r4, pc}
    3b76:	f000 f835 	bl	3be4 <CC_PalInit>
    3b7a:	b990      	cbnz	r0, 3ba2 <CC_LibInitNoRng+0x3e>
    3b7c:	f000 f8b0 	bl	3ce0 <CC_PalPowerSaveModeSelect>
    3b80:	b990      	cbnz	r0, 3ba8 <CC_LibInitNoRng+0x44>
    3b82:	4b0f      	ldr	r3, [pc, #60]	; (3bc0 <CC_LibInitNoRng+0x5c>)
    3b84:	681b      	ldr	r3, [r3, #0]
    3b86:	0e1b      	lsrs	r3, r3, #24
    3b88:	2bf0      	cmp	r3, #240	; 0xf0
    3b8a:	d108      	bne.n	3b9e <CC_LibInitNoRng+0x3a>
    3b8c:	4a0d      	ldr	r2, [pc, #52]	; (3bc4 <CC_LibInitNoRng+0x60>)
    3b8e:	4b0e      	ldr	r3, [pc, #56]	; (3bc8 <CC_LibInitNoRng+0x64>)
    3b90:	6812      	ldr	r2, [r2, #0]
    3b92:	429a      	cmp	r2, r3
    3b94:	d00a      	beq.n	3bac <CC_LibInitNoRng+0x48>
    3b96:	2407      	movs	r4, #7
    3b98:	f000 f81c 	bl	3bd4 <CC_HalTerminate>
    3b9c:	e7e7      	b.n	3b6e <CC_LibInitNoRng+0xa>
    3b9e:	2406      	movs	r4, #6
    3ba0:	e7fa      	b.n	3b98 <CC_LibInitNoRng+0x34>
    3ba2:	2404      	movs	r4, #4
    3ba4:	4620      	mov	r0, r4
    3ba6:	bd10      	pop	{r4, pc}
    3ba8:	2400      	movs	r4, #0
    3baa:	e7f5      	b.n	3b98 <CC_LibInitNoRng+0x34>
    3bac:	2001      	movs	r0, #1
    3bae:	f000 f897 	bl	3ce0 <CC_PalPowerSaveModeSelect>
    3bb2:	4604      	mov	r4, r0
    3bb4:	2800      	cmp	r0, #0
    3bb6:	d1f7      	bne.n	3ba8 <CC_LibInitNoRng+0x44>
    3bb8:	4b04      	ldr	r3, [pc, #16]	; (3bcc <CC_LibInitNoRng+0x68>)
    3bba:	6018      	str	r0, [r3, #0]
    3bbc:	e7d9      	b.n	3b72 <CC_LibInitNoRng+0xe>
    3bbe:	bf00      	nop
    3bc0:	50841928 	.word	0x50841928
    3bc4:	50841a24 	.word	0x50841a24
    3bc8:	20e00000 	.word	0x20e00000
    3bcc:	50841a0c 	.word	0x50841a0c

00003bd0 <CC_HalInit>:
    3bd0:	2000      	movs	r0, #0
    3bd2:	4770      	bx	lr

00003bd4 <CC_HalTerminate>:
    3bd4:	2000      	movs	r0, #0
    3bd6:	4770      	bx	lr

00003bd8 <CC_HalMaskInterrupt>:
    3bd8:	4b01      	ldr	r3, [pc, #4]	; (3be0 <CC_HalMaskInterrupt+0x8>)
    3bda:	6018      	str	r0, [r3, #0]
    3bdc:	4770      	bx	lr
    3bde:	bf00      	nop
    3be0:	50841a04 	.word	0x50841a04

00003be4 <CC_PalInit>:
    3be4:	b510      	push	{r4, lr}
    3be6:	4811      	ldr	r0, [pc, #68]	; (3c2c <CC_PalInit+0x48>)
    3be8:	f000 f848 	bl	3c7c <CC_PalMutexCreate>
    3bec:	b100      	cbz	r0, 3bf0 <CC_PalInit+0xc>
    3bee:	bd10      	pop	{r4, pc}
    3bf0:	480f      	ldr	r0, [pc, #60]	; (3c30 <CC_PalInit+0x4c>)
    3bf2:	f000 f843 	bl	3c7c <CC_PalMutexCreate>
    3bf6:	2800      	cmp	r0, #0
    3bf8:	d1f9      	bne.n	3bee <CC_PalInit+0xa>
    3bfa:	4c0e      	ldr	r4, [pc, #56]	; (3c34 <CC_PalInit+0x50>)
    3bfc:	4620      	mov	r0, r4
    3bfe:	f000 f83d 	bl	3c7c <CC_PalMutexCreate>
    3c02:	2800      	cmp	r0, #0
    3c04:	d1f3      	bne.n	3bee <CC_PalInit+0xa>
    3c06:	4b0c      	ldr	r3, [pc, #48]	; (3c38 <CC_PalInit+0x54>)
    3c08:	480c      	ldr	r0, [pc, #48]	; (3c3c <CC_PalInit+0x58>)
    3c0a:	601c      	str	r4, [r3, #0]
    3c0c:	f000 f836 	bl	3c7c <CC_PalMutexCreate>
    3c10:	4601      	mov	r1, r0
    3c12:	2800      	cmp	r0, #0
    3c14:	d1eb      	bne.n	3bee <CC_PalInit+0xa>
    3c16:	f000 f82d 	bl	3c74 <CC_PalDmaInit>
    3c1a:	4604      	mov	r4, r0
    3c1c:	b108      	cbz	r0, 3c22 <CC_PalInit+0x3e>
    3c1e:	4620      	mov	r0, r4
    3c20:	bd10      	pop	{r4, pc}
    3c22:	f000 f83f 	bl	3ca4 <CC_PalPowerSaveModeInit>
    3c26:	4620      	mov	r0, r4
    3c28:	e7fa      	b.n	3c20 <CC_PalInit+0x3c>
    3c2a:	bf00      	nop
    3c2c:	200000b4 	.word	0x200000b4
    3c30:	200000a8 	.word	0x200000a8
    3c34:	200000b0 	.word	0x200000b0
    3c38:	200000b8 	.word	0x200000b8
    3c3c:	200000ac 	.word	0x200000ac

00003c40 <CC_PalTerminate>:
    3c40:	b508      	push	{r3, lr}
    3c42:	4808      	ldr	r0, [pc, #32]	; (3c64 <CC_PalTerminate+0x24>)
    3c44:	f000 f824 	bl	3c90 <CC_PalMutexDestroy>
    3c48:	4807      	ldr	r0, [pc, #28]	; (3c68 <CC_PalTerminate+0x28>)
    3c4a:	f000 f821 	bl	3c90 <CC_PalMutexDestroy>
    3c4e:	4807      	ldr	r0, [pc, #28]	; (3c6c <CC_PalTerminate+0x2c>)
    3c50:	f000 f81e 	bl	3c90 <CC_PalMutexDestroy>
    3c54:	4806      	ldr	r0, [pc, #24]	; (3c70 <CC_PalTerminate+0x30>)
    3c56:	f000 f81b 	bl	3c90 <CC_PalMutexDestroy>
    3c5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    3c5e:	f000 b80b 	b.w	3c78 <CC_PalDmaTerminate>
    3c62:	bf00      	nop
    3c64:	200000b4 	.word	0x200000b4
    3c68:	200000a8 	.word	0x200000a8
    3c6c:	200000b0 	.word	0x200000b0
    3c70:	200000ac 	.word	0x200000ac

00003c74 <CC_PalDmaInit>:
    3c74:	2000      	movs	r0, #0
    3c76:	4770      	bx	lr

00003c78 <CC_PalDmaTerminate>:
    3c78:	4770      	bx	lr
    3c7a:	bf00      	nop

00003c7c <CC_PalMutexCreate>:
    3c7c:	b508      	push	{r3, lr}
    3c7e:	4b03      	ldr	r3, [pc, #12]	; (3c8c <CC_PalMutexCreate+0x10>)
    3c80:	6802      	ldr	r2, [r0, #0]
    3c82:	681b      	ldr	r3, [r3, #0]
    3c84:	6810      	ldr	r0, [r2, #0]
    3c86:	4798      	blx	r3
    3c88:	2000      	movs	r0, #0
    3c8a:	bd08      	pop	{r3, pc}
    3c8c:	2000006c 	.word	0x2000006c

00003c90 <CC_PalMutexDestroy>:
    3c90:	b508      	push	{r3, lr}
    3c92:	4b03      	ldr	r3, [pc, #12]	; (3ca0 <CC_PalMutexDestroy+0x10>)
    3c94:	6802      	ldr	r2, [r0, #0]
    3c96:	685b      	ldr	r3, [r3, #4]
    3c98:	6810      	ldr	r0, [r2, #0]
    3c9a:	4798      	blx	r3
    3c9c:	2000      	movs	r0, #0
    3c9e:	bd08      	pop	{r3, pc}
    3ca0:	2000006c 	.word	0x2000006c

00003ca4 <CC_PalPowerSaveModeInit>:
    3ca4:	b570      	push	{r4, r5, r6, lr}
    3ca6:	4c09      	ldr	r4, [pc, #36]	; (3ccc <CC_PalPowerSaveModeInit+0x28>)
    3ca8:	4d09      	ldr	r5, [pc, #36]	; (3cd0 <CC_PalPowerSaveModeInit+0x2c>)
    3caa:	6920      	ldr	r0, [r4, #16]
    3cac:	68ab      	ldr	r3, [r5, #8]
    3cae:	4798      	blx	r3
    3cb0:	b118      	cbz	r0, 3cba <CC_PalPowerSaveModeInit+0x16>
    3cb2:	4b08      	ldr	r3, [pc, #32]	; (3cd4 <CC_PalPowerSaveModeInit+0x30>)
    3cb4:	4808      	ldr	r0, [pc, #32]	; (3cd8 <CC_PalPowerSaveModeInit+0x34>)
    3cb6:	685b      	ldr	r3, [r3, #4]
    3cb8:	4798      	blx	r3
    3cba:	2100      	movs	r1, #0
    3cbc:	4a07      	ldr	r2, [pc, #28]	; (3cdc <CC_PalPowerSaveModeInit+0x38>)
    3cbe:	68eb      	ldr	r3, [r5, #12]
    3cc0:	6011      	str	r1, [r2, #0]
    3cc2:	6920      	ldr	r0, [r4, #16]
    3cc4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3cc8:	4718      	bx	r3
    3cca:	bf00      	nop
    3ccc:	2000007c 	.word	0x2000007c
    3cd0:	2000006c 	.word	0x2000006c
    3cd4:	2000005c 	.word	0x2000005c
    3cd8:	00004c6c 	.word	0x00004c6c
    3cdc:	200008f4 	.word	0x200008f4

00003ce0 <CC_PalPowerSaveModeSelect>:
    3ce0:	b570      	push	{r4, r5, r6, lr}
    3ce2:	4d1a      	ldr	r5, [pc, #104]	; (3d4c <CC_PalPowerSaveModeSelect+0x6c>)
    3ce4:	4e1a      	ldr	r6, [pc, #104]	; (3d50 <CC_PalPowerSaveModeSelect+0x70>)
    3ce6:	4604      	mov	r4, r0
    3ce8:	68b2      	ldr	r2, [r6, #8]
    3cea:	6928      	ldr	r0, [r5, #16]
    3cec:	4790      	blx	r2
    3cee:	b9f0      	cbnz	r0, 3d2e <CC_PalPowerSaveModeSelect+0x4e>
    3cf0:	b15c      	cbz	r4, 3d0a <CC_PalPowerSaveModeSelect+0x2a>
    3cf2:	4c18      	ldr	r4, [pc, #96]	; (3d54 <CC_PalPowerSaveModeSelect+0x74>)
    3cf4:	6823      	ldr	r3, [r4, #0]
    3cf6:	b1ab      	cbz	r3, 3d24 <CC_PalPowerSaveModeSelect+0x44>
    3cf8:	2b01      	cmp	r3, #1
    3cfa:	d01a      	beq.n	3d32 <CC_PalPowerSaveModeSelect+0x52>
    3cfc:	3b01      	subs	r3, #1
    3cfe:	6023      	str	r3, [r4, #0]
    3d00:	6928      	ldr	r0, [r5, #16]
    3d02:	68f3      	ldr	r3, [r6, #12]
    3d04:	4798      	blx	r3
    3d06:	2000      	movs	r0, #0
    3d08:	bd70      	pop	{r4, r5, r6, pc}
    3d0a:	4c12      	ldr	r4, [pc, #72]	; (3d54 <CC_PalPowerSaveModeSelect+0x74>)
    3d0c:	6821      	ldr	r1, [r4, #0]
    3d0e:	b939      	cbnz	r1, 3d20 <CC_PalPowerSaveModeSelect+0x40>
    3d10:	2001      	movs	r0, #1
    3d12:	4b11      	ldr	r3, [pc, #68]	; (3d58 <CC_PalPowerSaveModeSelect+0x78>)
    3d14:	4a11      	ldr	r2, [pc, #68]	; (3d5c <CC_PalPowerSaveModeSelect+0x7c>)
    3d16:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    3d1a:	6813      	ldr	r3, [r2, #0]
    3d1c:	2b00      	cmp	r3, #0
    3d1e:	d1fc      	bne.n	3d1a <CC_PalPowerSaveModeSelect+0x3a>
    3d20:	3101      	adds	r1, #1
    3d22:	6021      	str	r1, [r4, #0]
    3d24:	68f3      	ldr	r3, [r6, #12]
    3d26:	6928      	ldr	r0, [r5, #16]
    3d28:	4798      	blx	r3
    3d2a:	2000      	movs	r0, #0
    3d2c:	bd70      	pop	{r4, r5, r6, pc}
    3d2e:	480c      	ldr	r0, [pc, #48]	; (3d60 <CC_PalPowerSaveModeSelect+0x80>)
    3d30:	bd70      	pop	{r4, r5, r6, pc}
    3d32:	4a0a      	ldr	r2, [pc, #40]	; (3d5c <CC_PalPowerSaveModeSelect+0x7c>)
    3d34:	6813      	ldr	r3, [r2, #0]
    3d36:	2b00      	cmp	r3, #0
    3d38:	d1fc      	bne.n	3d34 <CC_PalPowerSaveModeSelect+0x54>
    3d3a:	4a07      	ldr	r2, [pc, #28]	; (3d58 <CC_PalPowerSaveModeSelect+0x78>)
    3d3c:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    3d40:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    3d44:	f7ff ff48 	bl	3bd8 <CC_HalMaskInterrupt>
    3d48:	6823      	ldr	r3, [r4, #0]
    3d4a:	e7d7      	b.n	3cfc <CC_PalPowerSaveModeSelect+0x1c>
    3d4c:	2000007c 	.word	0x2000007c
    3d50:	2000006c 	.word	0x2000006c
    3d54:	200008f4 	.word	0x200008f4
    3d58:	50840000 	.word	0x50840000
    3d5c:	50841910 	.word	0x50841910
    3d60:	ffff8fe9 	.word	0xffff8fe9

00003d64 <gpio_pin_configure>:
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    3d64:	04d3      	lsls	r3, r2, #19
{
    3d66:	b570      	push	{r4, r5, r6, lr}
    3d68:	460e      	mov	r6, r1
    3d6a:	4614      	mov	r4, r2
	struct gpio_driver_data *data =
    3d6c:	68c5      	ldr	r5, [r0, #12]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    3d6e:	d506      	bpl.n	3d7e <gpio_pin_configure+0x1a>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
    3d70:	f412 6f40 	tst.w	r2, #3072	; 0xc00
    3d74:	d003      	beq.n	3d7e <gpio_pin_configure+0x1a>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    3d76:	07d1      	lsls	r1, r2, #31
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH
    3d78:	bf48      	it	mi
    3d7a:	f482 54e0 	eormi.w	r4, r2, #7168	; 0x1c00
	return api->pin_configure(port, pin, flags);
    3d7e:	6883      	ldr	r3, [r0, #8]
    3d80:	4622      	mov	r2, r4
    3d82:	4631      	mov	r1, r6
    3d84:	681b      	ldr	r3, [r3, #0]
    3d86:	4798      	blx	r3
	if (ret != 0) {
    3d88:	b940      	cbnz	r0, 3d9c <gpio_pin_configure+0x38>
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    3d8a:	2201      	movs	r2, #1
    3d8c:	682b      	ldr	r3, [r5, #0]
    3d8e:	fa02 f106 	lsl.w	r1, r2, r6
    3d92:	07e2      	lsls	r2, r4, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    3d94:	bf4c      	ite	mi
    3d96:	430b      	orrmi	r3, r1
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    3d98:	438b      	bicpl	r3, r1
    3d9a:	602b      	str	r3, [r5, #0]
}
    3d9c:	bd70      	pop	{r4, r5, r6, pc}

00003d9e <gpio_pin_set>:

	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    3d9e:	2301      	movs	r3, #1
    3da0:	fa03 f101 	lsl.w	r1, r3, r1
    3da4:	68c3      	ldr	r3, [r0, #12]
    3da6:	681b      	ldr	r3, [r3, #0]
    3da8:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
    3daa:	bf18      	it	ne
    3dac:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
    3db0:	b112      	cbz	r2, 3db8 <gpio_pin_set+0x1a>
	return api->port_set_bits_raw(port, pins);
    3db2:	6883      	ldr	r3, [r0, #8]
    3db4:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    3db6:	4718      	bx	r3
    3db8:	6883      	ldr	r3, [r0, #8]
    3dba:	691b      	ldr	r3, [r3, #16]
    3dbc:	e7fb      	b.n	3db6 <gpio_pin_set+0x18>

00003dbe <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    3dbe:	4603      	mov	r3, r0
    3dc0:	b158      	cbz	r0, 3dda <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    3dc2:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    3dc4:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    3dc8:	2a01      	cmp	r2, #1
    3dca:	d003      	beq.n	3dd4 <sys_notify_validate+0x16>
    3dcc:	2a03      	cmp	r2, #3
    3dce:	d104      	bne.n	3dda <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    3dd0:	6802      	ldr	r2, [r0, #0]
    3dd2:	b112      	cbz	r2, 3dda <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    3dd4:	2000      	movs	r0, #0
    3dd6:	6098      	str	r0, [r3, #8]
    3dd8:	4770      	bx	lr
		return -EINVAL;
    3dda:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    3dde:	4770      	bx	lr

00003de0 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    3de0:	6842      	ldr	r2, [r0, #4]

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    3de2:	4603      	mov	r3, r0
	return method & SYS_NOTIFY_METHOD_MASK;
    3de4:	f002 0203 	and.w	r2, r2, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    3de8:	2a03      	cmp	r2, #3
    3dea:	f04f 0200 	mov.w	r2, #0
	notify->result = res;
    3dee:	6081      	str	r1, [r0, #8]
	sys_notify_generic_callback rv = 0;
    3df0:	bf14      	ite	ne
    3df2:	4610      	movne	r0, r2
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    3df4:	6800      	ldreq	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    3df6:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    3df8:	4770      	bx	lr

00003dfa <arch_printk_char_out>:
}
    3dfa:	2000      	movs	r0, #0
    3dfc:	4770      	bx	lr

00003dfe <printk>:
 * @param fmt formatted string to output
 *
 * @return N/A
 */
void printk(const char *fmt, ...)
{
    3dfe:	b40f      	push	{r0, r1, r2, r3}
    3e00:	b507      	push	{r0, r1, r2, lr}
    3e02:	a904      	add	r1, sp, #16
    3e04:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    3e08:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    3e0a:	f7fc fb97 	bl	53c <vprintk>
	}
	va_end(ap);
}
    3e0e:	b003      	add	sp, #12
    3e10:	f85d eb04 	ldr.w	lr, [sp], #4
    3e14:	b004      	add	sp, #16
    3e16:	4770      	bx	lr

00003e18 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    3e18:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    3e1a:	f013 0307 	ands.w	r3, r3, #7
    3e1e:	d105      	bne.n	3e2c <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    3e20:	6803      	ldr	r3, [r0, #0]
    3e22:	2b00      	cmp	r3, #0
		evt = EVT_START;
    3e24:	bf0c      	ite	eq
    3e26:	2000      	moveq	r0, #0
    3e28:	2003      	movne	r0, #3
    3e2a:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    3e2c:	2b02      	cmp	r3, #2
    3e2e:	d105      	bne.n	3e3c <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    3e30:	8b43      	ldrh	r3, [r0, #26]
    3e32:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    3e34:	bf14      	ite	ne
    3e36:	2000      	movne	r0, #0
    3e38:	2004      	moveq	r0, #4
    3e3a:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    3e3c:	2b01      	cmp	r3, #1
    3e3e:	d105      	bne.n	3e4c <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    3e40:	6803      	ldr	r3, [r0, #0]
    3e42:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    3e44:	bf0c      	ite	eq
    3e46:	2000      	moveq	r0, #0
    3e48:	2005      	movne	r0, #5
    3e4a:	4770      	bx	lr
	int evt = EVT_NOP;
    3e4c:	2000      	movs	r0, #0
}
    3e4e:	4770      	bx	lr

00003e50 <notify_one>:
{
    3e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3e54:	460d      	mov	r5, r1
    3e56:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    3e58:	4619      	mov	r1, r3
    3e5a:	1d28      	adds	r0, r5, #4
{
    3e5c:	4690      	mov	r8, r2
    3e5e:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    3e60:	f7ff ffbe 	bl	3de0 <sys_notify_finalize>
	if (cb) {
    3e64:	4604      	mov	r4, r0
    3e66:	b138      	cbz	r0, 3e78 <notify_one+0x28>
		cb(mgr, cli, state, res);
    3e68:	4633      	mov	r3, r6
    3e6a:	4642      	mov	r2, r8
    3e6c:	4629      	mov	r1, r5
    3e6e:	4638      	mov	r0, r7
    3e70:	46a4      	mov	ip, r4
}
    3e72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    3e76:	4760      	bx	ip
}
    3e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00003e7c <transition_complete>:
{
    3e7c:	b410      	push	{r4}
	__asm__ volatile(
    3e7e:	f04f 0420 	mov.w	r4, #32
    3e82:	f3ef 8211 	mrs	r2, BASEPRI
    3e86:	f384 8811 	msr	BASEPRI, r4
    3e8a:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    3e8e:	6141      	str	r1, [r0, #20]
}
    3e90:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    3e92:	2101      	movs	r1, #1
    3e94:	f7fc bb60 	b.w	558 <process_event>

00003e98 <validate_args>:
{
    3e98:	b510      	push	{r4, lr}
    3e9a:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    3e9c:	b140      	cbz	r0, 3eb0 <validate_args+0x18>
    3e9e:	b139      	cbz	r1, 3eb0 <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    3ea0:	1d08      	adds	r0, r1, #4
    3ea2:	f7ff ff8c 	bl	3dbe <sys_notify_validate>
	if ((rv == 0)
    3ea6:	b928      	cbnz	r0, 3eb4 <validate_args+0x1c>
	    && ((cli->notify.flags
    3ea8:	68a3      	ldr	r3, [r4, #8]
    3eaa:	f033 0303 	bics.w	r3, r3, #3
    3eae:	d001      	beq.n	3eb4 <validate_args+0x1c>
		rv = -EINVAL;
    3eb0:	f06f 0015 	mvn.w	r0, #21
}
    3eb4:	bd10      	pop	{r4, pc}

00003eb6 <onoff_manager_init>:
{
    3eb6:	b538      	push	{r3, r4, r5, lr}
    3eb8:	460c      	mov	r4, r1
	if ((mgr == NULL)
    3eba:	4605      	mov	r5, r0
    3ebc:	b158      	cbz	r0, 3ed6 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    3ebe:	b151      	cbz	r1, 3ed6 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    3ec0:	680b      	ldr	r3, [r1, #0]
    3ec2:	b143      	cbz	r3, 3ed6 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    3ec4:	684b      	ldr	r3, [r1, #4]
    3ec6:	b133      	cbz	r3, 3ed6 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    3ec8:	221c      	movs	r2, #28
    3eca:	2100      	movs	r1, #0
    3ecc:	f000 fab5 	bl	443a <memset>
	return 0;
    3ed0:	2000      	movs	r0, #0
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    3ed2:	612c      	str	r4, [r5, #16]
}
    3ed4:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    3ed6:	f06f 0015 	mvn.w	r0, #21
    3eda:	e7fb      	b.n	3ed4 <onoff_manager_init+0x1e>

00003edc <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    3edc:	b570      	push	{r4, r5, r6, lr}
    3ede:	4604      	mov	r4, r0
    3ee0:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    3ee2:	f7ff ffd9 	bl	3e98 <validate_args>

	if (rv < 0) {
    3ee6:	1e05      	subs	r5, r0, #0
    3ee8:	db31      	blt.n	3f4e <onoff_request+0x72>
    3eea:	f04f 0320 	mov.w	r3, #32
    3eee:	f3ef 8111 	mrs	r1, BASEPRI
    3ef2:	f383 8811 	msr	BASEPRI, r3
    3ef6:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    3efa:	f64f 75ff 	movw	r5, #65535	; 0xffff
    3efe:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    3f00:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    3f02:	42ab      	cmp	r3, r5
    3f04:	f000 0207 	and.w	r2, r0, #7
    3f08:	d02e      	beq.n	3f68 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    3f0a:	2a02      	cmp	r2, #2
    3f0c:	d10e      	bne.n	3f2c <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    3f0e:	3301      	adds	r3, #1
    3f10:	8363      	strh	r3, [r4, #26]
	rv = state;
    3f12:	4615      	mov	r5, r2
		notify = true;
    3f14:	2301      	movs	r3, #1
	__asm__ volatile(
    3f16:	f381 8811 	msr	BASEPRI, r1
    3f1a:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    3f1e:	b1b3      	cbz	r3, 3f4e <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    3f20:	2300      	movs	r3, #0
    3f22:	4631      	mov	r1, r6
    3f24:	4620      	mov	r0, r4
    3f26:	f7ff ff93 	bl	3e50 <notify_one>
    3f2a:	e010      	b.n	3f4e <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    3f2c:	0783      	lsls	r3, r0, #30
    3f2e:	d001      	beq.n	3f34 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    3f30:	2a06      	cmp	r2, #6
    3f32:	d10e      	bne.n	3f52 <onoff_request+0x76>
	parent->next = child;
    3f34:	2300      	movs	r3, #0
    3f36:	6033      	str	r3, [r6, #0]
Z_GENLIST_APPEND(slist, snode)
    3f38:	6863      	ldr	r3, [r4, #4]
    3f3a:	b993      	cbnz	r3, 3f62 <onoff_request+0x86>
	list->head = node;
    3f3c:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    3f40:	4615      	mov	r5, r2
    3f42:	b962      	cbnz	r2, 3f5e <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    3f44:	460a      	mov	r2, r1
    3f46:	4620      	mov	r0, r4
    3f48:	2102      	movs	r1, #2
    3f4a:	f7fc fb05 	bl	558 <process_event>
		}
	}

	return rv;
}
    3f4e:	4628      	mov	r0, r5
    3f50:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    3f52:	2a05      	cmp	r2, #5
    3f54:	bf0c      	ite	eq
    3f56:	f06f 0522 	mvneq.w	r5, #34	; 0x22
    3f5a:	f06f 0504 	mvnne.w	r5, #4
    3f5e:	2300      	movs	r3, #0
    3f60:	e7d9      	b.n	3f16 <onoff_request+0x3a>
	parent->next = child;
    3f62:	601e      	str	r6, [r3, #0]
	list->tail = node;
    3f64:	6066      	str	r6, [r4, #4]
}
    3f66:	e7eb      	b.n	3f40 <onoff_request+0x64>
		rv = -EAGAIN;
    3f68:	f06f 050a 	mvn.w	r5, #10
    3f6c:	e7f7      	b.n	3f5e <onoff_request+0x82>

00003f6e <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    3f6e:	4604      	mov	r4, r0
    3f70:	b508      	push	{r3, lr}
    3f72:	4608      	mov	r0, r1
    3f74:	4611      	mov	r1, r2
	entry(p1, p2, p3);
    3f76:	461a      	mov	r2, r3
    3f78:	47a0      	blx	r4
	return z_impl_k_current_get();
    3f7a:	f7ff faaf 	bl	34dc <z_impl_k_current_get>
	z_impl_k_thread_abort(thread);
    3f7e:	f7fd fd7b 	bl	1a78 <z_impl_k_thread_abort>

00003f82 <chunk_field>:
				 enum chunk_fields f)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];

	if (big_heap(h)) {
    3f82:	6883      	ldr	r3, [r0, #8]
	void *cmem = &buf[c];
    3f84:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
	if (big_heap(h)) {
    3f88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
		return ((uint32_t *)cmem)[f];
    3f8c:	bf2c      	ite	cs
    3f8e:	f851 0022 	ldrcs.w	r0, [r1, r2, lsl #2]
	} else {
		return ((uint16_t *)cmem)[f];
    3f92:	f831 0012 	ldrhcc.w	r0, [r1, r2, lsl #1]
	}
}
    3f96:	4770      	bx	lr

00003f98 <chunk_set>:
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->len);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
    3f98:	eb00 01c1 	add.w	r1, r0, r1, lsl #3

	if (big_heap(h)) {
    3f9c:	6880      	ldr	r0, [r0, #8]
    3f9e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
    3fa2:	bf2c      	ite	cs
    3fa4:	f841 3022 	strcs.w	r3, [r1, r2, lsl #2]
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
    3fa8:	f821 3012 	strhcc.w	r3, [r1, r2, lsl #1]
	}
}
    3fac:	4770      	bx	lr

00003fae <chunk_size>:
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
}

static inline size_t chunk_size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    3fae:	2201      	movs	r2, #1
{
    3fb0:	b508      	push	{r3, lr}
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    3fb2:	f7ff ffe6 	bl	3f82 <chunk_field>
}
    3fb6:	0840      	lsrs	r0, r0, #1
    3fb8:	bd08      	pop	{r3, pc}

00003fba <set_chunk_used>:
static inline void set_chunk_used(struct z_heap *h, chunkid_t c, bool used)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];

	if (big_heap(h)) {
    3fba:	6883      	ldr	r3, [r0, #8]
	void *cmem = &buf[c];
    3fbc:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
	if (big_heap(h)) {
    3fc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    3fc4:	d308      	bcc.n	3fd8 <set_chunk_used+0x1e>
		if (used) {
    3fc6:	684b      	ldr	r3, [r1, #4]
    3fc8:	b11a      	cbz	r2, 3fd2 <set_chunk_used+0x18>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
    3fca:	f043 0301 	orr.w	r3, r3, #1
		} else {
			((uint32_t *)cmem)[SIZE_AND_USED] &= ~1U;
    3fce:	604b      	str	r3, [r1, #4]
    3fd0:	4770      	bx	lr
    3fd2:	f023 0301 	bic.w	r3, r3, #1
    3fd6:	e7fa      	b.n	3fce <set_chunk_used+0x14>
		}
	} else {
		if (used) {
    3fd8:	884b      	ldrh	r3, [r1, #2]
    3fda:	b11a      	cbz	r2, 3fe4 <set_chunk_used+0x2a>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    3fdc:	f043 0301 	orr.w	r3, r3, #1
		} else {
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    3fe0:	804b      	strh	r3, [r1, #2]
		}
	}
}
    3fe2:	4770      	bx	lr
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    3fe4:	f023 0301 	bic.w	r3, r3, #1
    3fe8:	e7fa      	b.n	3fe0 <set_chunk_used+0x26>

00003fea <set_chunk_size>:
 * when its size is modified, and potential set_chunk_used() is always
 * invoked after set_chunk_size().
 */
static inline void set_chunk_size(struct z_heap *h, chunkid_t c, size_t size)
{
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    3fea:	0053      	lsls	r3, r2, #1
    3fec:	2201      	movs	r2, #1
    3fee:	f7ff bfd3 	b.w	3f98 <chunk_set>

00003ff2 <bucket_idx>:
	return big_heap(h) && chunk_size(h, c) == 1U;
}

static inline size_t chunk_header_bytes(struct z_heap *h)
{
	return big_heap(h) ? 8 : 4;
    3ff2:	6880      	ldr	r0, [r0, #8]
	return bytes_to_chunksz(h, 1);
}

static inline int bucket_idx(struct z_heap *h, size_t sz)
{
	size_t usable_sz = sz - min_chunk_size(h) + 1;
    3ff4:	3101      	adds	r1, #1
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    3ff6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    3ffa:	bf2c      	ite	cs
    3ffc:	2002      	movcs	r0, #2
    3ffe:	2001      	movcc	r0, #1
	size_t usable_sz = sz - min_chunk_size(h) + 1;
    4000:	1a08      	subs	r0, r1, r0
	return 31 - __builtin_clz(usable_sz);
    4002:	fab0 f080 	clz	r0, r0
}
    4006:	f1c0 001f 	rsb	r0, r0, #31
    400a:	4770      	bx	lr

0000400c <free_list_add>:
		set_prev_free_chunk(h, second, c);
	}
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    400c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4010:	4604      	mov	r4, r0
    4012:	460d      	mov	r5, r1
	return sizeof(void *) > 4U || chunks > 0x7fffU;
    4014:	f7ff ffcb 	bl	3fae <chunk_size>
	return big_heap(h) && chunk_size(h, c) == 1U;
    4018:	68a3      	ldr	r3, [r4, #8]
    401a:	4601      	mov	r1, r0
    401c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    4020:	d301      	bcc.n	4026 <free_list_add+0x1a>
	if (!solo_free_header(h, c)) {
    4022:	2801      	cmp	r0, #1
    4024:	d035      	beq.n	4092 <free_list_add+0x86>
		int bidx = bucket_idx(h, chunk_size(h, c));
    4026:	4620      	mov	r0, r4
    4028:	f7ff ffe3 	bl	3ff2 <bucket_idx>
	if (b->next == 0U) {
    402c:	eb04 0280 	add.w	r2, r4, r0, lsl #2
    4030:	6916      	ldr	r6, [r2, #16]
    4032:	b99e      	cbnz	r6, 405c <free_list_add+0x50>
		h->avail_buckets |= (1 << bidx);
    4034:	2301      	movs	r3, #1
    4036:	fa03 f000 	lsl.w	r0, r3, r0
    403a:	68e3      	ldr	r3, [r4, #12]
	chunk_set(h, c, FREE_PREV, prev);
    403c:	4629      	mov	r1, r5
    403e:	4303      	orrs	r3, r0
    4040:	60e3      	str	r3, [r4, #12]
    4042:	4620      	mov	r0, r4
		b->next = c;
    4044:	6115      	str	r5, [r2, #16]
    4046:	462b      	mov	r3, r5
    4048:	2202      	movs	r2, #2
    404a:	f7ff ffa5 	bl	3f98 <chunk_set>
	chunk_set(h, c, FREE_NEXT, next);
    404e:	2203      	movs	r2, #3
    4050:	4629      	mov	r1, r5
	chunk_set(h, c, FREE_PREV, prev);
    4052:	4620      	mov	r0, r4
		free_list_add_bidx(h, c, bidx);
	}
}
    4054:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    4058:	f7ff bf9e 	b.w	3f98 <chunk_set>
	return chunk_field(h, c, FREE_PREV);
    405c:	2202      	movs	r2, #2
    405e:	4631      	mov	r1, r6
    4060:	4620      	mov	r0, r4
    4062:	f7ff ff8e 	bl	3f82 <chunk_field>
    4066:	4607      	mov	r7, r0
	chunk_set(h, c, FREE_PREV, prev);
    4068:	4603      	mov	r3, r0
    406a:	2202      	movs	r2, #2
    406c:	4629      	mov	r1, r5
    406e:	4620      	mov	r0, r4
    4070:	f7ff ff92 	bl	3f98 <chunk_set>
	chunk_set(h, c, FREE_NEXT, next);
    4074:	4633      	mov	r3, r6
    4076:	2203      	movs	r2, #3
    4078:	4629      	mov	r1, r5
    407a:	4620      	mov	r0, r4
    407c:	f7ff ff8c 	bl	3f98 <chunk_set>
    4080:	2203      	movs	r2, #3
    4082:	4639      	mov	r1, r7
    4084:	462b      	mov	r3, r5
    4086:	4620      	mov	r0, r4
    4088:	f7ff ff86 	bl	3f98 <chunk_set>
	chunk_set(h, c, FREE_PREV, prev);
    408c:	2202      	movs	r2, #2
    408e:	4631      	mov	r1, r6
    4090:	e7df      	b.n	4052 <free_list_add+0x46>
    4092:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004096 <sys_heap_init>:
	return big_heap_bytes(size) ? 8 : 4;
    4096:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
		return ptr2;
	}
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
    409a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    409c:	bf2c      	ite	cs
    409e:	2508      	movcs	r5, #8
    40a0:	2504      	movcc	r5, #4
	CHECK(end > addr);
	__ASSERT(buf_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
	h->chunk0_hdr_area = 0;
    40a2:	2300      	movs	r3, #0
	bytes -= heap_footer_bytes(bytes);
    40a4:	1b55      	subs	r5, r2, r5
	h->chunk0_hdr_area = 0;
    40a6:	2200      	movs	r2, #0
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    40a8:	1dcc      	adds	r4, r1, #7
    40aa:	f024 0407 	bic.w	r4, r4, #7
	heap->heap = h;
    40ae:	6004      	str	r4, [r0, #0]
	h->chunk0_hdr_area = 0;
    40b0:	e9c4 2300 	strd	r2, r3, [r4]
	h->len = buf_sz;
	h->avail_buckets = 0;
    40b4:	2300      	movs	r3, #0
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    40b6:	440d      	add	r5, r1
    40b8:	f025 0507 	bic.w	r5, r5, #7
	size_t buf_sz = (end - addr) / CHUNK_UNIT;
    40bc:	1b2d      	subs	r5, r5, r4
    40be:	08ed      	lsrs	r5, r5, #3

	int nb_buckets = bucket_idx(h, buf_sz) + 1;
    40c0:	4629      	mov	r1, r5
    40c2:	4620      	mov	r0, r4
	h->len = buf_sz;
    40c4:	60a5      	str	r5, [r4, #8]
	h->avail_buckets = 0;
    40c6:	60e3      	str	r3, [r4, #12]
	int nb_buckets = bucket_idx(h, buf_sz) + 1;
    40c8:	f7ff ff93 	bl	3ff2 <bucket_idx>
	size_t chunk0_size = chunksz(sizeof(struct z_heap) +
    40cc:	0086      	lsls	r6, r0, #2
	int nb_buckets = bucket_idx(h, buf_sz) + 1;
    40ce:	1c41      	adds	r1, r0, #1
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) < buf_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
		h->buckets[i].next = 0;
    40d0:	4618      	mov	r0, r3
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    40d2:	361b      	adds	r6, #27
    40d4:	08f6      	lsrs	r6, r6, #3
	for (int i = 0; i < nb_buckets; i++) {
    40d6:	f104 0210 	add.w	r2, r4, #16
    40da:	428b      	cmp	r3, r1
    40dc:	db29      	blt.n	4132 <sys_heap_init+0x9c>
	}

	/* chunk containing our struct z_heap */
	set_chunk_size(h, 0, chunk0_size);
    40de:	4632      	mov	r2, r6
    40e0:	4620      	mov	r0, r4
    40e2:	2100      	movs	r1, #0
    40e4:	f7ff ff81 	bl	3fea <set_chunk_size>
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, buf_sz - chunk0_size);
    40e8:	1baf      	subs	r7, r5, r6
	set_chunk_used(h, 0, true);
    40ea:	4620      	mov	r0, r4
    40ec:	2201      	movs	r2, #1
    40ee:	2100      	movs	r1, #0
    40f0:	f7ff ff63 	bl	3fba <set_chunk_used>
	set_chunk_size(h, chunk0_size, buf_sz - chunk0_size);
    40f4:	463a      	mov	r2, r7
    40f6:	4631      	mov	r1, r6
    40f8:	f7ff ff77 	bl	3fea <set_chunk_size>
	chunk_set(h, c, LEFT_SIZE, size);
    40fc:	4633      	mov	r3, r6
    40fe:	4631      	mov	r1, r6
    4100:	4620      	mov	r0, r4
    4102:	2200      	movs	r2, #0
    4104:	f7ff ff48 	bl	3f98 <chunk_set>
	set_left_chunk_size(h, chunk0_size, chunk0_size);

	/* the end marker chunk */
	set_chunk_size(h, buf_sz, 0);
    4108:	4629      	mov	r1, r5
    410a:	4620      	mov	r0, r4
    410c:	2200      	movs	r2, #0
    410e:	f7ff ff6c 	bl	3fea <set_chunk_size>
    4112:	463b      	mov	r3, r7
    4114:	4629      	mov	r1, r5
    4116:	4620      	mov	r0, r4
    4118:	2200      	movs	r2, #0
    411a:	f7ff ff3d 	bl	3f98 <chunk_set>
	set_left_chunk_size(h, buf_sz, buf_sz - chunk0_size);
	set_chunk_used(h, buf_sz, true);
    411e:	4629      	mov	r1, r5
    4120:	4620      	mov	r0, r4
    4122:	2201      	movs	r2, #1
    4124:	f7ff ff49 	bl	3fba <set_chunk_used>

	free_list_add(h, chunk0_size);
    4128:	4631      	mov	r1, r6
}
    412a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_list_add(h, chunk0_size);
    412e:	f7ff bf6d 	b.w	400c <free_list_add>
		h->buckets[i].next = 0;
    4132:	f842 0b04 	str.w	r0, [r2], #4
	for (int i = 0; i < nb_buckets; i++) {
    4136:	3301      	adds	r3, #1
    4138:	e7cf      	b.n	40da <sys_heap_init+0x44>

0000413a <encode_uint>:
{
    413a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    413e:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    4140:	78d3      	ldrb	r3, [r2, #3]
{
    4142:	4614      	mov	r4, r2
	switch (specifier) {
    4144:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    4146:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    414a:	4606      	mov	r6, r0
    414c:	460f      	mov	r7, r1
    414e:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    4150:	d02d      	beq.n	41ae <encode_uint+0x74>
    4152:	d828      	bhi.n	41a6 <encode_uint+0x6c>
		return 16;
    4154:	2b58      	cmp	r3, #88	; 0x58
    4156:	bf14      	ite	ne
    4158:	250a      	movne	r5, #10
    415a:	2510      	moveq	r5, #16
		unsigned int lsv = (unsigned int)(value % radix);
    415c:	46aa      	mov	sl, r5
    415e:	f04f 0b00 	mov.w	fp, #0
	char *bp = bps + (bpe - bps);
    4162:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    4166:	4652      	mov	r2, sl
    4168:	465b      	mov	r3, fp
    416a:	4630      	mov	r0, r6
    416c:	4639      	mov	r1, r7
    416e:	f7fb ffe9 	bl	144 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4172:	2a09      	cmp	r2, #9
    4174:	b2d3      	uxtb	r3, r2
    4176:	d81f      	bhi.n	41b8 <encode_uint+0x7e>
    4178:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    417a:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    417c:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    417e:	bf08      	it	eq
    4180:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4182:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    4186:	d301      	bcc.n	418c <encode_uint+0x52>
    4188:	45c8      	cmp	r8, r9
    418a:	d812      	bhi.n	41b2 <encode_uint+0x78>
	if (conv->flag_hash) {
    418c:	7823      	ldrb	r3, [r4, #0]
    418e:	069b      	lsls	r3, r3, #26
    4190:	d505      	bpl.n	419e <encode_uint+0x64>
		if (radix == 8) {
    4192:	2d08      	cmp	r5, #8
    4194:	d116      	bne.n	41c4 <encode_uint+0x8a>
			conv->altform_0 = true;
    4196:	78a3      	ldrb	r3, [r4, #2]
    4198:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    419c:	70a3      	strb	r3, [r4, #2]
}
    419e:	4640      	mov	r0, r8
    41a0:	b003      	add	sp, #12
    41a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    41a6:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    41aa:	2b70      	cmp	r3, #112	; 0x70
    41ac:	e7d3      	b.n	4156 <encode_uint+0x1c>
	switch (specifier) {
    41ae:	2508      	movs	r5, #8
    41b0:	e7d4      	b.n	415c <encode_uint+0x22>
		value /= radix;
    41b2:	4606      	mov	r6, r0
    41b4:	460f      	mov	r7, r1
    41b6:	e7d6      	b.n	4166 <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    41b8:	9a01      	ldr	r2, [sp, #4]
    41ba:	2a19      	cmp	r2, #25
    41bc:	bf94      	ite	ls
    41be:	3337      	addls	r3, #55	; 0x37
    41c0:	3357      	addhi	r3, #87	; 0x57
    41c2:	e7da      	b.n	417a <encode_uint+0x40>
		} else if (radix == 16) {
    41c4:	2d10      	cmp	r5, #16
    41c6:	d1ea      	bne.n	419e <encode_uint+0x64>
			conv->altform_0c = true;
    41c8:	78a3      	ldrb	r3, [r4, #2]
    41ca:	f043 0310 	orr.w	r3, r3, #16
    41ce:	e7e5      	b.n	419c <encode_uint+0x62>

000041d0 <outs>:
{
    41d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    41d4:	4607      	mov	r7, r0
    41d6:	4688      	mov	r8, r1
    41d8:	4615      	mov	r5, r2
    41da:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    41dc:	4614      	mov	r4, r2
    41de:	42b4      	cmp	r4, r6
    41e0:	eba4 0005 	sub.w	r0, r4, r5
    41e4:	d302      	bcc.n	41ec <outs+0x1c>
    41e6:	b93e      	cbnz	r6, 41f8 <outs+0x28>
    41e8:	7823      	ldrb	r3, [r4, #0]
    41ea:	b12b      	cbz	r3, 41f8 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    41ec:	4641      	mov	r1, r8
    41ee:	f814 0b01 	ldrb.w	r0, [r4], #1
    41f2:	47b8      	blx	r7
		if (rc < 0) {
    41f4:	2800      	cmp	r0, #0
    41f6:	daf2      	bge.n	41de <outs+0xe>
}
    41f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000041fc <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_REBOOT, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    41fc:	4770      	bx	lr

000041fe <z_platform_init>:

void z_platform_init(void)
{
	SystemInit();
    41fe:	f7fe b987 	b.w	2510 <SystemInit>

00004202 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    4202:	b2cb      	uxtb	r3, r1
    4204:	210c      	movs	r1, #12
    4206:	68c2      	ldr	r2, [r0, #12]
    4208:	fb03 2101 	mla	r1, r3, r1, r2
    420c:	6c08      	ldr	r0, [r1, #64]	; 0x40
}
    420e:	f000 0007 	and.w	r0, r0, #7
    4212:	4770      	bx	lr

00004214 <set_off_state>:
	__asm__ volatile(
    4214:	f04f 0320 	mov.w	r3, #32
    4218:	f3ef 8211 	mrs	r2, BASEPRI
    421c:	f383 8811 	msr	BASEPRI, r3
    4220:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4224:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    4226:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    422a:	d001      	beq.n	4230 <set_off_state+0x1c>
    422c:	428b      	cmp	r3, r1
    422e:	d107      	bne.n	4240 <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    4230:	2301      	movs	r3, #1
    4232:	6003      	str	r3, [r0, #0]
	int err = 0;
    4234:	2000      	movs	r0, #0
	__asm__ volatile(
    4236:	f382 8811 	msr	BASEPRI, r2
    423a:	f3bf 8f6f 	isb	sy
}
    423e:	4770      	bx	lr
		err = -EPERM;
    4240:	f04f 30ff 	mov.w	r0, #4294967295
    4244:	e7f7      	b.n	4236 <set_off_state+0x22>

00004246 <set_starting_state>:
{
    4246:	b510      	push	{r4, lr}
	__asm__ volatile(
    4248:	f04f 0320 	mov.w	r3, #32
    424c:	f3ef 8211 	mrs	r2, BASEPRI
    4250:	f383 8811 	msr	BASEPRI, r3
    4254:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4258:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    425a:	f003 0407 	and.w	r4, r3, #7
    425e:	2c01      	cmp	r4, #1
    4260:	d106      	bne.n	4270 <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    4262:	6001      	str	r1, [r0, #0]
	int err = 0;
    4264:	2000      	movs	r0, #0
	__asm__ volatile(
    4266:	f382 8811 	msr	BASEPRI, r2
    426a:	f3bf 8f6f 	isb	sy
}
    426e:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    4270:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    4274:	428b      	cmp	r3, r1
		err = -EALREADY;
    4276:	bf14      	ite	ne
    4278:	f04f 30ff 	movne.w	r0, #4294967295
    427c:	f06f 0044 	mvneq.w	r0, #68	; 0x44
    4280:	e7f1      	b.n	4266 <set_starting_state+0x20>

00004282 <set_on_state>:
	__asm__ volatile(
    4282:	f04f 0320 	mov.w	r3, #32
    4286:	f3ef 8211 	mrs	r2, BASEPRI
    428a:	f383 8811 	msr	BASEPRI, r3
    428e:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    4292:	6803      	ldr	r3, [r0, #0]
    4294:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    4298:	f043 0302 	orr.w	r3, r3, #2
    429c:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    429e:	f382 8811 	msr	BASEPRI, r2
    42a2:	f3bf 8f6f 	isb	sy
}
    42a6:	4770      	bx	lr

000042a8 <onoff_started_callback>:
{
    42a8:	b410      	push	{r4}
	notify(mgr, 0);
    42aa:	241c      	movs	r4, #28
	return &data->mgr[type];
    42ac:	68c0      	ldr	r0, [r0, #12]
    42ae:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    42b0:	fb03 0004 	mla	r0, r3, r4, r0
    42b4:	2100      	movs	r1, #0
}
    42b6:	bc10      	pop	{r4}
	notify(mgr, 0);
    42b8:	4710      	bx	r2

000042ba <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    42ba:	2000      	movs	r0, #0
    42bc:	f7fe b9e0 	b.w	2680 <nrfx_clock_start>

000042c0 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    42c0:	2000      	movs	r0, #0
    42c2:	f7fe ba0f 	b.w	26e4 <nrfx_clock_stop>

000042c6 <blocking_start_callback>:
{
    42c6:	4610      	mov	r0, r2
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    42c8:	f7ff b90e 	b.w	34e8 <z_impl_k_sem_give>

000042cc <api_stop>:
{
    42cc:	b538      	push	{r3, r4, r5, lr}
	err = set_off_state(&subdata->flags, ctx);
    42ce:	230c      	movs	r3, #12
    42d0:	b2cc      	uxtb	r4, r1
    42d2:	4363      	muls	r3, r4
{
    42d4:	4605      	mov	r5, r0
	err = set_off_state(&subdata->flags, ctx);
    42d6:	68c0      	ldr	r0, [r0, #12]
    42d8:	3340      	adds	r3, #64	; 0x40
    42da:	2180      	movs	r1, #128	; 0x80
    42dc:	4418      	add	r0, r3
    42de:	f7ff ff99 	bl	4214 <set_off_state>
	if (err < 0) {
    42e2:	2800      	cmp	r0, #0
    42e4:	db05      	blt.n	42f2 <api_stop+0x26>
	get_sub_config(dev, type)->stop();
    42e6:	6869      	ldr	r1, [r5, #4]
    42e8:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    42ec:	6863      	ldr	r3, [r4, #4]
    42ee:	4798      	blx	r3
	return 0;
    42f0:	2000      	movs	r0, #0
}
    42f2:	bd38      	pop	{r3, r4, r5, pc}

000042f4 <api_start>:
{
    42f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	err = set_starting_state(&subdata->flags, ctx);
    42f8:	270c      	movs	r7, #12
    42fa:	b2cd      	uxtb	r5, r1
    42fc:	436f      	muls	r7, r5
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    42fe:	68c4      	ldr	r4, [r0, #12]
{
    4300:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    4302:	f107 0040 	add.w	r0, r7, #64	; 0x40
    4306:	2180      	movs	r1, #128	; 0x80
    4308:	4420      	add	r0, r4
{
    430a:	4690      	mov	r8, r2
    430c:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
    430e:	f7ff ff9a 	bl	4246 <set_starting_state>
	if (err < 0) {
    4312:	2800      	cmp	r0, #0
    4314:	db07      	blt.n	4326 <api_start+0x32>
	subdata->cb = cb;
    4316:	443c      	add	r4, r7
	subdata->user_data = user_data;
    4318:	e9c4 890e 	strd	r8, r9, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    431c:	6873      	ldr	r3, [r6, #4]
    431e:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
    4322:	4798      	blx	r3
	return 0;
    4324:	2000      	movs	r0, #0
}
    4326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000432a <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    432a:	4770      	bx	lr

0000432c <z_clock_idle_exit>:
{
}

void __weak z_clock_idle_exit(void)
{
}
    432c:	4770      	bx	lr

0000432e <sys_clock_disable>:
    432e:	4770      	bx	lr

00004330 <abort_function>:
	sys_reboot(SYS_REBOOT_WARM);
    4330:	2000      	movs	r0, #0
    4332:	f7fc bdd5 	b.w	ee0 <sys_reboot>

00004336 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    4336:	2100      	movs	r1, #0
    4338:	2001      	movs	r0, #1
    433a:	f000 b804 	b.w	4346 <z_arm_fatal_error>

0000433e <configure_builtin_stack_guard>:
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    433e:	6e83      	ldr	r3, [r0, #104]	; 0x68
    4340:	f383 880b 	msr	PSPLIM, r3
}
    4344:	4770      	bx	lr

00004346 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    4346:	f000 b955 	b.w	45f4 <z_fatal_error>

0000434a <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    434a:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    434c:	6800      	ldr	r0, [r0, #0]
    434e:	f000 b951 	b.w	45f4 <z_fatal_error>

00004352 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    4352:	b508      	push	{r3, lr}
	handler();
    4354:	f7fd fa4a 	bl	17ec <z_SysNmiOnReset>
	z_arm_int_exit();
}
    4358:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    435c:	f7fd ba8c 	b.w	1878 <z_arm_exc_exit>

00004360 <mpu_configure_region>:
{
    4360:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	p_attr->rbar = attr->rbar &
    4362:	890a      	ldrh	r2, [r1, #8]
    4364:	7a8e      	ldrb	r6, [r1, #10]
	region_conf.base = new_region->start;
    4366:	680b      	ldr	r3, [r1, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    4368:	684d      	ldr	r5, [r1, #4]
    436a:	f002 021f 	and.w	r2, r2, #31
    436e:	ea42 1246 	orr.w	r2, r2, r6, lsl #5
	region_conf.base = new_region->start;
    4372:	9300      	str	r3, [sp, #0]
    4374:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    4378:	f023 031f 	bic.w	r3, r3, #31
    437c:	1e6a      	subs	r2, r5, #1
    437e:	4413      	add	r3, r2
    4380:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1U)) {
    4384:	280f      	cmp	r0, #15
    4386:	9303      	str	r3, [sp, #12]
    4388:	d804      	bhi.n	4394 <mpu_configure_region+0x34>
	region_init(index, region_conf);
    438a:	4669      	mov	r1, sp
    438c:	f7fd fbb2 	bl	1af4 <region_init>
}
    4390:	b004      	add	sp, #16
    4392:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    4394:	f06f 0015 	mvn.w	r0, #21
	return region_allocate_and_init(index,
    4398:	e7fa      	b.n	4390 <mpu_configure_region+0x30>

0000439a <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    439a:	e840 f300 	tt	r3, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    439e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    43a2:	b2d8      	uxtb	r0, r3
		return addr_info.flags.mpu_region;
	}

	return -EINVAL;
}
    43a4:	bf08      	it	eq
    43a6:	f06f 0015 	mvneq.w	r0, #21
    43aa:	4770      	bx	lr

000043ac <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    43ac:	4603      	mov	r3, r0
	size_t n = 0;
    43ae:	2000      	movs	r0, #0

	while (*s != '\0') {
    43b0:	5c1a      	ldrb	r2, [r3, r0]
    43b2:	b902      	cbnz	r2, 43b6 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    43b4:	4770      	bx	lr
		n++;
    43b6:	3001      	adds	r0, #1
    43b8:	e7fa      	b.n	43b0 <strlen+0x4>

000043ba <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    43ba:	4603      	mov	r3, r0
	size_t n = 0;
    43bc:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    43be:	5c1a      	ldrb	r2, [r3, r0]
    43c0:	b10a      	cbz	r2, 43c6 <strnlen+0xc>
    43c2:	4288      	cmp	r0, r1
    43c4:	d100      	bne.n	43c8 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    43c6:	4770      	bx	lr
		n++;
    43c8:	3001      	adds	r0, #1
    43ca:	e7f8      	b.n	43be <strnlen+0x4>

000043cc <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    43cc:	1e43      	subs	r3, r0, #1
    43ce:	3901      	subs	r1, #1
    43d0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    43d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    43d8:	4282      	cmp	r2, r0
    43da:	d101      	bne.n	43e0 <strcmp+0x14>
    43dc:	2a00      	cmp	r2, #0
    43de:	d1f7      	bne.n	43d0 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    43e0:	1a10      	subs	r0, r2, r0
    43e2:	4770      	bx	lr

000043e4 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    43e4:	b5f0      	push	{r4, r5, r6, r7, lr}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    43e6:	ea81 0400 	eor.w	r4, r1, r0
    43ea:	07a5      	lsls	r5, r4, #30
    43ec:	4603      	mov	r3, r0
    43ee:	d00b      	beq.n	4408 <memcpy+0x24>
    43f0:	3b01      	subs	r3, #1
    43f2:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
    43f4:	4291      	cmp	r1, r2
    43f6:	d11b      	bne.n	4430 <memcpy+0x4c>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    43f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
    43fa:	2a00      	cmp	r2, #0
    43fc:	d0fc      	beq.n	43f8 <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
    43fe:	f811 4b01 	ldrb.w	r4, [r1], #1
			n--;
    4402:	3a01      	subs	r2, #1
			*(d_byte++) = *(s_byte++);
    4404:	f803 4b01 	strb.w	r4, [r3], #1
		while (((uintptr_t)d_byte) & mask) {
    4408:	079c      	lsls	r4, r3, #30
    440a:	d1f6      	bne.n	43fa <memcpy+0x16>
    440c:	f022 0403 	bic.w	r4, r2, #3
    4410:	1f1d      	subs	r5, r3, #4
    4412:	0896      	lsrs	r6, r2, #2
    4414:	190f      	adds	r7, r1, r4
		while (n >= sizeof(mem_word_t)) {
    4416:	42b9      	cmp	r1, r7
    4418:	d105      	bne.n	4426 <memcpy+0x42>
    441a:	f06f 0503 	mvn.w	r5, #3
    441e:	4423      	add	r3, r4
    4420:	fb05 2206 	mla	r2, r5, r6, r2
    4424:	e7e4      	b.n	43f0 <memcpy+0xc>
			*(d_word++) = *(s_word++);
    4426:	f851 cb04 	ldr.w	ip, [r1], #4
    442a:	f845 cf04 	str.w	ip, [r5, #4]!
			n -= sizeof(mem_word_t);
    442e:	e7f2      	b.n	4416 <memcpy+0x32>
		*(d_byte++) = *(s_byte++);
    4430:	f811 4b01 	ldrb.w	r4, [r1], #1
    4434:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    4438:	e7dc      	b.n	43f4 <memcpy+0x10>

0000443a <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
    443a:	4603      	mov	r3, r0
{
    443c:	b570      	push	{r4, r5, r6, lr}
	unsigned char c_byte = (unsigned char)c;
    443e:	b2c9      	uxtb	r1, r1

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    4440:	079c      	lsls	r4, r3, #30
    4442:	d111      	bne.n	4468 <memset+0x2e>
	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;

	c_word |= c_word << 8;
    4444:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
    4448:	f022 0603 	bic.w	r6, r2, #3
    444c:	ea44 4504 	orr.w	r5, r4, r4, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    4450:	441e      	add	r6, r3
    4452:	0894      	lsrs	r4, r2, #2
    4454:	42b3      	cmp	r3, r6
    4456:	d10d      	bne.n	4474 <memset+0x3a>
    4458:	f06f 0503 	mvn.w	r5, #3
    445c:	fb05 2204 	mla	r2, r5, r4, r2
    4460:	441a      	add	r2, r3

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
    4462:	4293      	cmp	r3, r2
    4464:	d109      	bne.n	447a <memset+0x40>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    4466:	bd70      	pop	{r4, r5, r6, pc}
		if (n == 0) {
    4468:	2a00      	cmp	r2, #0
    446a:	d0fc      	beq.n	4466 <memset+0x2c>
		*(d_byte++) = c_byte;
    446c:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    4470:	3a01      	subs	r2, #1
    4472:	e7e5      	b.n	4440 <memset+0x6>
		*(d_word++) = c_word;
    4474:	f843 5b04 	str.w	r5, [r3], #4
		n -= sizeof(mem_word_t);
    4478:	e7ec      	b.n	4454 <memset+0x1a>
		*(d_byte++) = c_byte;
    447a:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    447e:	e7f0      	b.n	4462 <memset+0x28>

00004480 <_stdout_hook_default>:
}
    4480:	f04f 30ff 	mov.w	r0, #4294967295
    4484:	4770      	bx	lr

00004486 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4486:	6843      	ldr	r3, [r0, #4]
}
    4488:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    448a:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    448c:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
    448e:	600b      	str	r3, [r1, #0]
}
    4490:	4770      	bx	lr

00004492 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4492:	6843      	ldr	r3, [r0, #4]
    4494:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    4496:	6858      	ldr	r0, [r3, #4]
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    4498:	4042      	eors	r2, r0
    449a:	400a      	ands	r2, r1
    449c:	4042      	eors	r2, r0
    p_reg->OUT = value;
    449e:	605a      	str	r2, [r3, #4]
}
    44a0:	2000      	movs	r0, #0
    44a2:	4770      	bx	lr

000044a4 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    44a4:	6843      	ldr	r3, [r0, #4]
}
    44a6:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    44a8:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    44aa:	6099      	str	r1, [r3, #8]
}
    44ac:	4770      	bx	lr

000044ae <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    44ae:	6843      	ldr	r3, [r0, #4]
}
    44b0:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    44b2:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    44b4:	60d9      	str	r1, [r3, #12]
}
    44b6:	4770      	bx	lr

000044b8 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    44b8:	6843      	ldr	r3, [r0, #4]
}
    44ba:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    44bc:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    44be:	6853      	ldr	r3, [r2, #4]
	nrf_gpio_port_out_write(reg, value ^ mask);
    44c0:	404b      	eors	r3, r1
    p_reg->OUT = value;
    44c2:	6053      	str	r3, [r2, #4]
}
    44c4:	4770      	bx	lr

000044c6 <gpio_nrfx_manage_callback>:
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    44c6:	68c3      	ldr	r3, [r0, #12]
{
    44c8:	b530      	push	{r4, r5, lr}
Z_GENLIST_IS_EMPTY(slist)
    44ca:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
    44cc:	b158      	cbz	r0, 44e6 <gpio_nrfx_manage_callback+0x20>
 * @return true if node was removed
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    44ce:	2400      	movs	r4, #0
    44d0:	4281      	cmp	r1, r0
    44d2:	d113      	bne.n	44fc <gpio_nrfx_manage_callback+0x36>
Z_GENLIST_REMOVE(slist, snode)
    44d4:	6808      	ldr	r0, [r1, #0]
    44d6:	b95c      	cbnz	r4, 44f0 <gpio_nrfx_manage_callback+0x2a>
    44d8:	689c      	ldr	r4, [r3, #8]
	list->head = node;
    44da:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    44dc:	42a1      	cmp	r1, r4
    44de:	d100      	bne.n	44e2 <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    44e0:	6098      	str	r0, [r3, #8]
	parent->next = child;
    44e2:	2000      	movs	r0, #0
    44e4:	6008      	str	r0, [r1, #0]
	if (set) {
    44e6:	b972      	cbnz	r2, 4506 <gpio_nrfx_manage_callback+0x40>
	return 0;
    44e8:	2000      	movs	r0, #0
}
    44ea:	bd30      	pop	{r4, r5, pc}
    44ec:	4628      	mov	r0, r5
    44ee:	e7ef      	b.n	44d0 <gpio_nrfx_manage_callback+0xa>
    44f0:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    44f2:	6898      	ldr	r0, [r3, #8]
    44f4:	4281      	cmp	r1, r0
	list->tail = node;
    44f6:	bf08      	it	eq
    44f8:	609c      	streq	r4, [r3, #8]
}
    44fa:	e7f2      	b.n	44e2 <gpio_nrfx_manage_callback+0x1c>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    44fc:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    44fe:	4604      	mov	r4, r0
    4500:	2d00      	cmp	r5, #0
    4502:	d1f3      	bne.n	44ec <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    4504:	b13a      	cbz	r2, 4516 <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_PREPEND(slist, snode)
    4506:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    4508:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    450a:	6898      	ldr	r0, [r3, #8]
	list->head = node;
    450c:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    450e:	2800      	cmp	r0, #0
    4510:	d1ea      	bne.n	44e8 <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    4512:	6099      	str	r1, [r3, #8]
}
    4514:	e7e9      	b.n	44ea <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    4516:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    451a:	e7e6      	b.n	44ea <gpio_nrfx_manage_callback+0x24>

0000451c <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    451c:	6843      	ldr	r3, [r0, #4]
    451e:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    4520:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    4524:	05d2      	lsls	r2, r2, #23
    4526:	d518      	bpl.n	455a <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4528:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    452c:	b1aa      	cbz	r2, 455a <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    452e:	f04f 0120 	mov.w	r1, #32
    4532:	f3ef 8211 	mrs	r2, BASEPRI
    4536:	f381 8811 	msr	BASEPRI, r1
    453a:	f3bf 8f6f 	isb	sy
    453e:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    4542:	b131      	cbz	r1, 4552 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4544:	2100      	movs	r1, #0
    4546:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    454a:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    454e:	2101      	movs	r1, #1
    4550:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    4552:	f382 8811 	msr	BASEPRI, r2
    4556:	f3bf 8f6f 	isb	sy
}
    455a:	4770      	bx	lr

0000455c <uarte_nrfx_config_get>:
{
    455c:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    455e:	68c2      	ldr	r2, [r0, #12]
    4560:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    4564:	e883 0003 	stmia.w	r3, {r0, r1}
}
    4568:	2000      	movs	r0, #0
    456a:	4770      	bx	lr

0000456c <uarte_nrfx_err_check>:
	return config->uarte_regs;
    456c:	6843      	ldr	r3, [r0, #4]
    456e:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    4570:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    4574:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    4578:	4770      	bx	lr

0000457a <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    457a:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    457c:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    457e:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    4582:	b938      	cbnz	r0, 4594 <is_tx_ready+0x1a>
    4584:	7992      	ldrb	r2, [r2, #6]
    4586:	b932      	cbnz	r2, 4596 <is_tx_ready+0x1c>
    4588:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    458c:	3800      	subs	r0, #0
    458e:	bf18      	it	ne
    4590:	2001      	movne	r0, #1
    4592:	4770      	bx	lr
    4594:	2001      	movs	r0, #1
}
    4596:	4770      	bx	lr

00004598 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    4598:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    459a:	68c2      	ldr	r2, [r0, #12]
	return config->uarte_regs;
    459c:	681b      	ldr	r3, [r3, #0]
    459e:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    45a2:	b148      	cbz	r0, 45b8 <uarte_nrfx_poll_in+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    45a4:	2000      	movs	r0, #0
	*c = data->rx_data;
    45a6:	7c52      	ldrb	r2, [r2, #17]
    45a8:	700a      	strb	r2, [r1, #0]
    45aa:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    45ae:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    45b2:	2201      	movs	r2, #1
    45b4:	601a      	str	r2, [r3, #0]
	return 0;
    45b6:	4770      	bx	lr
		return -1;
    45b8:	f04f 30ff 	mov.w	r0, #4294967295
}
    45bc:	4770      	bx	lr

000045be <k_sys_fatal_error_handler>:
	ARG_UNUSED(reason);

	LOG_PANIC();

	LOG_ERR("Resetting system");
	sys_arch_reboot(0);
    45be:	2000      	movs	r0, #0
{
    45c0:	b508      	push	{r3, lr}
	sys_arch_reboot(0);
    45c2:	f7fd fa3b 	bl	1a3c <sys_arch_reboot>

000045c6 <hw_cc3xx_init>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init(const struct device *dev)
{
    45c6:	b508      	push	{r3, lr}
	int res;

	__ASSERT_NO_MSG(dev != NULL);

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    45c8:	f7fc ff4e 	bl	1468 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    45cc:	f7fc fff8 	bl	15c0 <nrf_cc3xx_platform_mutex_init>
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
#endif
	return res;
}
    45d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    45d4:	f7ff ba0e 	b.w	39f4 <nrf_cc3xx_platform_init_no_rng>

000045d8 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    45d8:	4700      	bx	r0

000045da <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    45da:	f000 b8fc 	b.w	47d6 <z_impl_k_busy_wait>

000045de <nrfx_clock_enable>:
{
    45de:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    45e0:	2005      	movs	r0, #5
    45e2:	f7fd f82d 	bl	1640 <arch_irq_is_enabled>
    45e6:	b920      	cbnz	r0, 45f2 <nrfx_clock_enable+0x14>
}
    45e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    45ec:	2005      	movs	r0, #5
    45ee:	f7fd b817 	b.w	1620 <arch_irq_enable>
    45f2:	bd08      	pop	{r3, pc}

000045f4 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    45f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    45f6:	4605      	mov	r5, r0
    45f8:	460e      	mov	r6, r1
	__asm__ volatile(
    45fa:	f04f 0320 	mov.w	r3, #32
    45fe:	f3ef 8711 	mrs	r7, BASEPRI
    4602:	f383 8811 	msr	BASEPRI, r3
    4606:	f3bf 8f6f 	isb	sy
	return z_impl_k_current_get();
    460a:	f7fe ff67 	bl	34dc <z_impl_k_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	z_coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    460e:	4631      	mov	r1, r6
    4610:	4604      	mov	r4, r0
    4612:	4628      	mov	r0, r5
    4614:	f7ff ffd3 	bl	45be <k_sys_fatal_error_handler>
	__asm__ volatile(
    4618:	f387 8811 	msr	BASEPRI, r7
    461c:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    4620:	4620      	mov	r0, r4
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	arch_irq_unlock(key);
	k_thread_abort(thread);
}
    4622:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    4626:	f7fd ba27 	b.w	1a78 <z_impl_k_thread_abort>

0000462a <z_pm_save_idle_exit>:
	z_clock_idle_exit();
    462a:	f7ff be7f 	b.w	432c <z_clock_idle_exit>

0000462e <k_mem_slab_init>:
{
    462e:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    4630:	2400      	movs	r4, #0
    4632:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4634:	ea41 0402 	orr.w	r4, r1, r2
    4638:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    463c:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    4640:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4642:	d10c      	bne.n	465e <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    4644:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    4646:	42a3      	cmp	r3, r4
    4648:	d103      	bne.n	4652 <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    464a:	e9c0 0000 	strd	r0, r0, [r0]
}
    464e:	2000      	movs	r0, #0
}
    4650:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    4652:	6945      	ldr	r5, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    4654:	3401      	adds	r4, #1
		*(char **)p = slab->free_list;
    4656:	600d      	str	r5, [r1, #0]
		slab->free_list = p;
    4658:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    465a:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    465c:	e7f3      	b.n	4646 <k_mem_slab_init+0x18>
		return -EINVAL;
    465e:	f06f 0015 	mvn.w	r0, #21
	return rc;
    4662:	e7f5      	b.n	4650 <k_mem_slab_init+0x22>

00004664 <z_impl_k_mutex_init>:
{
    4664:	4603      	mov	r3, r0
	mutex->owner = NULL;
    4666:	2000      	movs	r0, #0
    4668:	e9c3 3300 	strd	r3, r3, [r3]
	mutex->lock_count = 0U;
    466c:	e9c3 0002 	strd	r0, r0, [r3, #8]
}
    4670:	4770      	bx	lr

00004672 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    4672:	4603      	mov	r3, r0
    4674:	b920      	cbnz	r0, 4680 <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4676:	f3ef 8205 	mrs	r2, IPSR
    467a:	b90a      	cbnz	r2, 4680 <z_reschedule_irqlock+0xe>
    467c:	f7fc bfb6 	b.w	15ec <arch_swap>
    4680:	f383 8811 	msr	BASEPRI, r3
    4684:	f3bf 8f6f 	isb	sy
}
    4688:	4770      	bx	lr

0000468a <z_reschedule_unlocked>:
	__asm__ volatile(
    468a:	f04f 0320 	mov.w	r3, #32
    468e:	f3ef 8011 	mrs	r0, BASEPRI
    4692:	f383 8811 	msr	BASEPRI, r3
    4696:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    469a:	f7ff bfea 	b.w	4672 <z_reschedule_irqlock>

0000469e <unpend_thread_no_timeout>:
{
    469e:	4601      	mov	r1, r0
    46a0:	b508      	push	{r3, lr}
	_priq_wait_remove(&pended_on(thread)->waitq, thread);
    46a2:	6880      	ldr	r0, [r0, #8]
    46a4:	f7fe fbea 	bl	2e7c <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    46a8:	7b4b      	ldrb	r3, [r1, #13]
    46aa:	f023 0302 	bic.w	r3, r3, #2
    46ae:	734b      	strb	r3, [r1, #13]
	thread->base.pended_on = NULL;
    46b0:	2300      	movs	r3, #0
    46b2:	608b      	str	r3, [r1, #8]
}
    46b4:	bd08      	pop	{r3, pc}

000046b6 <z_priq_dumb_best>:
{
    46b6:	4603      	mov	r3, r0
	return list->head == list;
    46b8:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    46ba:	4283      	cmp	r3, r0
    46bc:	d003      	beq.n	46c6 <z_priq_dumb_best+0x10>
	if (n != NULL) {
    46be:	2800      	cmp	r0, #0
    46c0:	bf38      	it	cc
    46c2:	2000      	movcc	r0, #0
    46c4:	4770      	bx	lr
	struct k_thread *thread = NULL;
    46c6:	2000      	movs	r0, #0
}
    46c8:	4770      	bx	lr

000046ca <z_ready_thread>:
{
    46ca:	b510      	push	{r4, lr}
    46cc:	f04f 0320 	mov.w	r3, #32
    46d0:	f3ef 8411 	mrs	r4, BASEPRI
    46d4:	f383 8811 	msr	BASEPRI, r3
    46d8:	f3bf 8f6f 	isb	sy
		ready_thread(thread);
    46dc:	f7fe fc28 	bl	2f30 <ready_thread>
	__asm__ volatile(
    46e0:	f384 8811 	msr	BASEPRI, r4
    46e4:	f3bf 8f6f 	isb	sy
}
    46e8:	bd10      	pop	{r4, pc}

000046ea <z_thread_timeout>:
{
    46ea:	b570      	push	{r4, r5, r6, lr}
    46ec:	4604      	mov	r4, r0
	__asm__ volatile(
    46ee:	f04f 0320 	mov.w	r3, #32
    46f2:	f3ef 8611 	mrs	r6, BASEPRI
    46f6:	f383 8811 	msr	BASEPRI, r3
    46fa:	f3bf 8f6f 	isb	sy
		if (thread->base.pended_on != NULL) {
    46fe:	f850 3c10 	ldr.w	r3, [r0, #-16]
		struct k_thread *thread = CONTAINER_OF(timeout,
    4702:	f1a0 0518 	sub.w	r5, r0, #24
		if (thread->base.pended_on != NULL) {
    4706:	b113      	cbz	r3, 470e <z_thread_timeout+0x24>
			unpend_thread_no_timeout(thread);
    4708:	4628      	mov	r0, r5
    470a:	f7ff ffc8 	bl	469e <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    470e:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		ready_thread(thread);
    4712:	4628      	mov	r0, r5
    4714:	f023 0314 	bic.w	r3, r3, #20
    4718:	f804 3c0b 	strb.w	r3, [r4, #-11]
    471c:	f7fe fc08 	bl	2f30 <ready_thread>
	__asm__ volatile(
    4720:	f386 8811 	msr	BASEPRI, r6
    4724:	f3bf 8f6f 	isb	sy
}
    4728:	bd70      	pop	{r4, r5, r6, pc}

0000472a <add_to_waitq_locked>:
{
    472a:	b538      	push	{r3, r4, r5, lr}
    472c:	4604      	mov	r4, r0
    472e:	460d      	mov	r5, r1
	unready_thread(thread);
    4730:	f7fe fd86 	bl	3240 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    4734:	7b63      	ldrb	r3, [r4, #13]
    4736:	f043 0302 	orr.w	r3, r3, #2
    473a:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    473c:	b1c5      	cbz	r5, 4770 <add_to_waitq_locked+0x46>
	return list->head == list;
    473e:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    4740:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4742:	429d      	cmp	r5, r3
    4744:	bf08      	it	eq
    4746:	2300      	moveq	r3, #0
    4748:	2b00      	cmp	r3, #0
    474a:	bf38      	it	cc
    474c:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    474e:	b183      	cbz	r3, 4772 <add_to_waitq_locked+0x48>
	if (thread_1->base.prio < thread_2->base.prio) {
    4750:	f994 100e 	ldrsb.w	r1, [r4, #14]
    4754:	f993 200e 	ldrsb.w	r2, [r3, #14]
    4758:	4291      	cmp	r1, r2
    475a:	db04      	blt.n	4766 <add_to_waitq_locked+0x3c>
	return (node == list->tail) ? NULL : node->next;
    475c:	686a      	ldr	r2, [r5, #4]
    475e:	429a      	cmp	r2, r3
    4760:	d007      	beq.n	4772 <add_to_waitq_locked+0x48>
    4762:	681b      	ldr	r3, [r3, #0]
    4764:	e7f3      	b.n	474e <add_to_waitq_locked+0x24>
	node->prev = successor->prev;
    4766:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4768:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    476c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    476e:	605c      	str	r4, [r3, #4]
}
    4770:	bd38      	pop	{r3, r4, r5, pc}
	node->prev = list->tail;
    4772:	686b      	ldr	r3, [r5, #4]
	node->next = list;
    4774:	6025      	str	r5, [r4, #0]
	node->prev = list->tail;
    4776:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    4778:	686b      	ldr	r3, [r5, #4]
    477a:	601c      	str	r4, [r3, #0]
	list->tail = node;
    477c:	606c      	str	r4, [r5, #4]
    477e:	e7f7      	b.n	4770 <add_to_waitq_locked+0x46>

00004780 <z_unpend_first_thread>:
{
    4780:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    4782:	f04f 0320 	mov.w	r3, #32
    4786:	f3ef 8211 	mrs	r2, BASEPRI
    478a:	f383 8811 	msr	BASEPRI, r3
    478e:	f3bf 8f6f 	isb	sy
		ret = _priq_wait_best(&wait_q->waitq);
    4792:	f7ff ff90 	bl	46b6 <z_priq_dumb_best>
    4796:	4604      	mov	r4, r0
	__asm__ volatile(
    4798:	f382 8811 	msr	BASEPRI, r2
    479c:	f3bf 8f6f 	isb	sy

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
    47a0:	b188      	cbz	r0, 47c6 <z_unpend_first_thread+0x46>
	__asm__ volatile(
    47a2:	f04f 0320 	mov.w	r3, #32
    47a6:	f3ef 8511 	mrs	r5, BASEPRI
    47aa:	f383 8811 	msr	BASEPRI, r3
    47ae:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
    47b2:	f7ff ff74 	bl	469e <unpend_thread_no_timeout>
	__asm__ volatile(
    47b6:	f385 8811 	msr	BASEPRI, r5
    47ba:	f3bf 8f6f 	isb	sy
	return z_abort_timeout(&thread->base.timeout);
    47be:	f104 0018 	add.w	r0, r4, #24
    47c2:	f000 f80c 	bl	47de <z_abort_timeout>
}
    47c6:	4620      	mov	r0, r4
    47c8:	bd38      	pop	{r3, r4, r5, pc}

000047ca <k_is_in_isr>:
    47ca:	f3ef 8005 	mrs	r0, IPSR
}
    47ce:	3800      	subs	r0, #0
    47d0:	bf18      	it	ne
    47d2:	2001      	movne	r0, #1
    47d4:	4770      	bx	lr

000047d6 <z_impl_k_busy_wait>:
	if (usec_to_wait == 0) {
    47d6:	b108      	cbz	r0, 47dc <z_impl_k_busy_wait+0x6>
	arch_busy_wait(usec_to_wait);
    47d8:	f7fc bb78 	b.w	ecc <arch_busy_wait>
}
    47dc:	4770      	bx	lr

000047de <z_abort_timeout>:
{
    47de:	b510      	push	{r4, lr}
	__asm__ volatile(
    47e0:	f04f 0220 	mov.w	r2, #32
    47e4:	f3ef 8411 	mrs	r4, BASEPRI
    47e8:	f382 8811 	msr	BASEPRI, r2
    47ec:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    47f0:	6803      	ldr	r3, [r0, #0]
    47f2:	b13b      	cbz	r3, 4804 <z_abort_timeout+0x26>
			remove_timeout(to);
    47f4:	f7fe ff94 	bl	3720 <remove_timeout>
			ret = 0;
    47f8:	2000      	movs	r0, #0
	__asm__ volatile(
    47fa:	f384 8811 	msr	BASEPRI, r4
    47fe:	f3bf 8f6f 	isb	sy
}
    4802:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    4804:	f06f 0015 	mvn.w	r0, #21
    4808:	e7f7      	b.n	47fa <z_abort_timeout+0x1c>

0000480a <z_get_next_timeout_expiry>:
{
    480a:	b510      	push	{r4, lr}
	__asm__ volatile(
    480c:	f04f 0320 	mov.w	r3, #32
    4810:	f3ef 8411 	mrs	r4, BASEPRI
    4814:	f383 8811 	msr	BASEPRI, r3
    4818:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    481c:	f7fe ff9a 	bl	3754 <next_timeout>
	__asm__ volatile(
    4820:	f384 8811 	msr	BASEPRI, r4
    4824:	f3bf 8f6f 	isb	sy
}
    4828:	bd10      	pop	{r4, pc}

0000482a <z_set_timeout_expiry>:
{
    482a:	b570      	push	{r4, r5, r6, lr}
    482c:	4604      	mov	r4, r0
    482e:	460d      	mov	r5, r1
	__asm__ volatile(
    4830:	f04f 0320 	mov.w	r3, #32
    4834:	f3ef 8611 	mrs	r6, BASEPRI
    4838:	f383 8811 	msr	BASEPRI, r3
    483c:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    4840:	f7fe ff88 	bl	3754 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    4844:	2801      	cmp	r0, #1
    4846:	dd05      	ble.n	4854 <z_set_timeout_expiry+0x2a>
    4848:	42a0      	cmp	r0, r4
    484a:	dd03      	ble.n	4854 <z_set_timeout_expiry+0x2a>
			z_clock_set_timeout(ticks, is_idle);
    484c:	4629      	mov	r1, r5
    484e:	4620      	mov	r0, r4
    4850:	f7fc fdbe 	bl	13d0 <z_clock_set_timeout>
	__asm__ volatile(
    4854:	f386 8811 	msr	BASEPRI, r6
    4858:	f3bf 8f6f 	isb	sy
}
    485c:	bd70      	pop	{r4, r5, r6, pc}

0000485e <z_tick_get_32>:

uint32_t z_tick_get_32(void)
{
    485e:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)z_tick_get();
    4860:	f7ff f89c 	bl	399c <z_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    4864:	bd08      	pop	{r3, pc}

00004866 <k_heap_init>:
{
    4866:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
    4868:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    486c:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    4870:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    4872:	f7ff bc10 	b.w	4096 <sys_heap_init>

00004876 <_OffsetAbsSyms>:
#include "offsets_aarch64.c"
#else
#include "offsets_aarch32.c"
#endif

GEN_ABS_SYM_END
    4876:	4770      	bx	lr
