$date
	Thu Oct 13 13:23:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_test $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module mux $end
$var wire 1 " a $end
$var wire 1 % a1 $end
$var wire 1 # b $end
$var wire 1 & b1 $end
$var wire 1 ! out $end
$var wire 1 $ sel $end
$var wire 1 ' sel_ $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#10
1'
0$
0#
0"
#11
0&
0%
#13
0!
#20
0'
1$
1"
#30
1'
0$
1#
#31
1%
#33
1!
#40
0'
1$
0"
#41
1&
0%
#50
1'
0$
#51
0&
#53
0!
#60
0#
1"
#61
1%
#63
1!
#70
0'
1$
0"
#71
0%
#73
0!
#80
1#
1"
#81
1&
#83
1!
#100
