SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE speedgrade -2
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE device xc7k325t
SET_PREFERENCE projectname ddr3_ctrl
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE foundationsym false
SET_PREFERENCE package ffg900
SET_PREFERENCE createndf false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE devicefamily kintex7
SET_PREFERENCE formalverification false
SET_PREFERENCE removerpms false
SET_PARAMETER component_name ddr3_ctrl
SET_PARAMETER xml_input_file ./ddr3_ctrl/mig.prj
SET_CORE_CLASS com.xilinx.ip.mig_7series_v1_9.bin.nt.mig
SET_CORE_PATH d:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_7series_v1_9\
SET_CORE_GUIPATH com\xilinx\ip\mig_7series_v1_9\bin\%platform%\gui\mig_7series_v1_9.tcl
SET_CORE_NAME MIG 7 Series
SET_CORE_VERSION 1.9
SET_CORE_VLNV xilinx.com:ip:mig_7series:1.9
SET_CORE_DATASHEET d:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_7series_v1_9\data\docs\ds176_7Series_MIS.pdf
ADD_CORE_DOCUMENT <d:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_7series_v1_9\data\docs\ds176_7Series_MIS.pdf><Data Sheet>
ADD_CORE_DOCUMENT <d:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_7series_v1_9\data\docs\Version_Info.pdf><Version Information>
ADD_CORE_DOCUMENT <d:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_7series_v1_9\data\docs\ug586_7Series_MIS.pdf><7 Series FPGA Memory Interface Solutions User Guide>
