Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to E:\project2\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"E:\project2\pcores\" "C:\Xilinx\ISE14.4\14.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\ISE14.4\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\project2\hdl\system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "E:\project2\hdl\system.vhd" Line 1070: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "E:\project2\hdl\system.vhd" Line 1125: Net <axi_interconnect_1_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\project2\hdl\system.vhd" Line 1136: Net <axi_interconnect_1_S_AWLEN[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "E:\project2\hdl\system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <processing_system7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_1>.
    Set property "BOX_TYPE = user_black_box" for instance <i2s_ctrl_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_gpio_0>.
    Set property "BOX_TYPE = user_black_box" for instance <oled_bypass_ps2pl_0>.
    Set property "BOX_TYPE = user_black_box" for instance <default_peripheral_0>.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <GPIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <GPIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO0_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO0_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO0_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO1_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO1_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO1_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <TRACE_DATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <USB0_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <USB1_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_ARID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_AWID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_WID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_ARBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_ARLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_ARSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_AWBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_AWLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_AWSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_ARPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_AWPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_ARADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_AWADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_WDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_ARCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_ARLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_ARQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_AWCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_AWLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_AWQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_WSTRB> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_ACP_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_ACP_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_ACP_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_ACP_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_ACP_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA0_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA1_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA2_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA3_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <FTMT_F2P_TRIGACK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <FTMT_P2F_TRIG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <FTMT_P2F_DEBUG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <EVENT_STANDBYWFE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <EVENT_STANDBYWFI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <CAN0_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <CAN1_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET0_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <ENET1_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <I2C1_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <I2C1_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <I2C1_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <I2C1_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <PJTAG_TD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <PJTAG_TD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO0_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO0_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO0_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO0_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO0_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO1_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO1_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO1_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO1_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SDIO1_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI0_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI0_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI0_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI0_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI0_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI0_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI0_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI0_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI0_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI0_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI1_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI1_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI1_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI1_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI1_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI1_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI1_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI1_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI1_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <SPI1_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <UART0_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <UART0_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <UART0_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <UART1_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <UART1_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <UART1_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <TTC0_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <TTC0_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <TTC0_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <TTC1_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <TTC1_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <TTC1_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <WDT_RST_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <TRACE_CTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <USB0_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <USB1_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_ARVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_AWVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_BREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_RREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_WLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <M_AXI_GP1_WVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_GP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_ACP_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_ACP_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_ACP_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_ACP_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_ACP_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_ACP_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_ACP_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP2_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <S_AXI_HP3_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA0_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA0_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA0_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA1_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA1_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA1_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA2_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA2_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA2_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA3_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA3_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <DMA3_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <FCLK_CLK3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <FCLK_CLK2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <FCLK_RESET3_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <FCLK_RESET2_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <FCLK_RESET1_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <EVENT_EVENTO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_DMAC_ABORT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_DMAC0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_DMAC1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_DMAC2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_DMAC3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_DMAC4> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_DMAC5> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_DMAC6> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_DMAC7> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_SMC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_QSPI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_CTI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_GPIO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_USB0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_ENET0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_ENET_WAKE0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_SDIO0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_I2C0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_SPI0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_UART0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_CAN0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_USB1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_ENET1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_ENET_WAKE1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_SDIO1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_I2C1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_SPI1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_UART1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1241: Output port <IRQ_P2F_CAN1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <S_AXI_BUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <S_AXI_RUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <M_AXI_AWQOS> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <M_AXI_WID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <M_AXI_WUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <M_AXI_ARQOS> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <IRQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 1918: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 2153: Output port <GPIO2_IO_O> of the instance <axi_gpio_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 2153: Output port <GPIO2_IO_T> of the instance <axi_gpio_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\project2\hdl\system.vhd" line 2153: Output port <IP2INTC_Irpt> of the instance <axi_gpio_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_processing_system7_0_wrapper.ngc>.
Reading core <../implementation/system_i2s_ctrl_0_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_1_wrapper.ngc>.
Reading core <../implementation/system_axi_gpio_0_wrapper.ngc>.
Reading core <../implementation/system_oled_bypass_ps2pl_0_wrapper.ngc>.
Reading core <../implementation/system_default_peripheral_0_wrapper.ngc>.
Reading core <../implementation/fft128.ngc>.
Reading Secure Unit <blk0000008f>.
Reading core <../implementation/multiplier.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <system_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <system_i2s_ctrl_0_wrapper> for timing and area information for instance <i2s_ctrl_0>.
Loading core <system_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <system_axi_gpio_0_wrapper> for timing and area information for instance <axi_gpio_0>.
Loading core <system_oled_bypass_ps2pl_0_wrapper> for timing and area information for instance <oled_bypass_ps2pl_0>.
Loading core <fft128> for timing and area information for instance <default_peripheral_0/USER_LOGIC_I/PHASE2/FFT_Unit>.
Loading core <multiplier> for timing and area information for instance <default_peripheral_0/USER_LOGIC_I/PHASE2/Mag/U2>.
Loading core <multiplier> for timing and area information for instance <default_peripheral_0/USER_LOGIC_I/PHASE2/Mag/U1>.
Loading core <system_default_peripheral_0_wrapper> for timing and area information for instance <default_peripheral_0>.
INFO:Xst:1901 - Instance blk000000d8 in unit blk000000d8 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk000000d9 in unit blk000000d9 of type DSP48E has been replaced by DSP48E1

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 23.
INFO:Xst:2260 - The FF/Latch <i2s_ctrl_0/USER_LOGIC_I/clk_cntr_10> in Unit <i2s_ctrl_0> is equivalent to the following FF/Latch : <i2s_ctrl_0/USER_LOGIC_I/clk_cntr_10_1> 
INFO:Xst:2260 - The FF/Latch <i2s_ctrl_0/USER_LOGIC_I/Inst_iis_ser/iis_state_FSM_FFd3> in Unit <i2s_ctrl_0> is equivalent to the following FF/Latch : <i2s_ctrl_0/USER_LOGIC_I/Inst_iis_ser/iis_state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <i2s_ctrl_0> is equivalent to the following FF/Latch : <i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <i2s_ctrl_0/USER_LOGIC_I/Inst_iis_ser/iis_state_FSM_FFd2> in Unit <i2s_ctrl_0> is equivalent to the following FF/Latch : <i2s_ctrl_0/USER_LOGIC_I/Inst_iis_ser/iis_state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <i2s_ctrl_0/USER_LOGIC_I/Inst_iis_deser/lrclk_d1> in Unit <i2s_ctrl_0> is equivalent to the following FF/Latch : <i2s_ctrl_0/USER_LOGIC_I/Inst_iis_deser/lrclk_d1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <oled_bypass_ps2pl_0> is equivalent to the following FF/Latch : <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <oled_bypass_ps2pl_0> is equivalent to the following FF/Latch : <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <oled_bypass_ps2pl_0> is equivalent to the following FF/Latch : <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <oled_bypass_ps2pl_0> is equivalent to the following FF/Latch : <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0> in Unit <default_peripheral_0> is equivalent to the following 70 FFs/Latches : <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_1> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_2> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_3> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_4> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_5> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_6> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_7> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_8>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_9> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_10> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_11> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_12> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_13> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_14> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_15> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_16> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_17> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_18>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_19> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_20> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_21> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_22> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_23> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_24> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_25> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_26> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_27> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_28>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_29> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_30> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_31> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_32> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_33> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_34> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_35> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_36> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_37> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_38>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_39> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_40> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_41> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_42> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_43> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_44> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_45> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_46> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_47> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_48>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_49> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_50> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_51> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_52> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_53> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_54> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_55> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_56> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_57> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_58>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_59> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_60> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_61> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_62> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_63> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_64> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_65> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_66> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_67> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_68>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_69> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_70>
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_0> in Unit <default_peripheral_0> is equivalent to the following 6 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_0_1> <default_peripheral_0/USER_LOGIC_I/read_address_0_2> <default_peripheral_0/USER_LOGIC_I/read_address_0_3> <default_peripheral_0/USER_LOGIC_I/read_address_0_4> <default_peripheral_0/USER_LOGIC_I/read_address_0_5> <default_peripheral_0/USER_LOGIC_I/read_address_0_6> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_1> in Unit <default_peripheral_0> is equivalent to the following 6 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_1_1> <default_peripheral_0/USER_LOGIC_I/read_address_1_2> <default_peripheral_0/USER_LOGIC_I/read_address_1_3> <default_peripheral_0/USER_LOGIC_I/read_address_1_4> <default_peripheral_0/USER_LOGIC_I/read_address_1_5> <default_peripheral_0/USER_LOGIC_I/read_address_1_6> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_2> in Unit <default_peripheral_0> is equivalent to the following 6 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_2_1> <default_peripheral_0/USER_LOGIC_I/read_address_2_2> <default_peripheral_0/USER_LOGIC_I/read_address_2_3> <default_peripheral_0/USER_LOGIC_I/read_address_2_4> <default_peripheral_0/USER_LOGIC_I/read_address_2_5> <default_peripheral_0/USER_LOGIC_I/read_address_2_6> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_3> in Unit <default_peripheral_0> is equivalent to the following 2 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_3_1> <default_peripheral_0/USER_LOGIC_I/read_address_3_2> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_4> in Unit <default_peripheral_0> is equivalent to the following 3 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_4_1> <default_peripheral_0/USER_LOGIC_I/read_address_4_2> <default_peripheral_0/USER_LOGIC_I/read_address_4_3> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_5> in Unit <default_peripheral_0> is equivalent to the following 3 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_5_1> <default_peripheral_0/USER_LOGIC_I/read_address_5_2> <default_peripheral_0/USER_LOGIC_I/read_address_5_3> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_6> in Unit <default_peripheral_0> is equivalent to the following 2 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_6_1> <default_peripheral_0/USER_LOGIC_I/read_address_6_2> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_7> in Unit <default_peripheral_0> is equivalent to the following 3 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_7_1> <default_peripheral_0/USER_LOGIC_I/read_address_7_2> <default_peripheral_0/USER_LOGIC_I/read_address_7_3> 
INFO:Xst:2260 - The FF/Latch <i2s_ctrl_0/USER_LOGIC_I/clk_cntr_10> in Unit <i2s_ctrl_0> is equivalent to the following FF/Latch : <i2s_ctrl_0/USER_LOGIC_I/clk_cntr_10_1> 
INFO:Xst:2260 - The FF/Latch <i2s_ctrl_0/USER_LOGIC_I/Inst_iis_ser/iis_state_FSM_FFd3> in Unit <i2s_ctrl_0> is equivalent to the following FF/Latch : <i2s_ctrl_0/USER_LOGIC_I/Inst_iis_ser/iis_state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <i2s_ctrl_0> is equivalent to the following FF/Latch : <i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <i2s_ctrl_0/USER_LOGIC_I/Inst_iis_ser/iis_state_FSM_FFd2> in Unit <i2s_ctrl_0> is equivalent to the following FF/Latch : <i2s_ctrl_0/USER_LOGIC_I/Inst_iis_ser/iis_state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <i2s_ctrl_0/USER_LOGIC_I/Inst_iis_deser/lrclk_d1> in Unit <i2s_ctrl_0> is equivalent to the following FF/Latch : <i2s_ctrl_0/USER_LOGIC_I/Inst_iis_deser/lrclk_d1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <oled_bypass_ps2pl_0> is equivalent to the following FF/Latch : <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <oled_bypass_ps2pl_0> is equivalent to the following FF/Latch : <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <oled_bypass_ps2pl_0> is equivalent to the following FF/Latch : <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <oled_bypass_ps2pl_0> is equivalent to the following FF/Latch : <oled_bypass_ps2pl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0> in Unit <default_peripheral_0> is equivalent to the following 70 FFs/Latches : <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_1> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_2> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_3> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_4> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_5> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_6> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_7> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_8>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_9> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_10> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_11> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_12> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_13> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_14> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_15> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_16> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_17> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_18>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_19> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_20> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_21> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_22> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_23> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_24> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_25> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_26> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_27> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_28>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_29> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_30> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_31> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_32> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_33> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_34> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_35> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_36> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_37> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_38>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_39> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_40> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_41> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_42> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_43> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_44> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_45> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_46> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_47> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_48>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_49> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_50> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_51> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_52> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_53> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_54> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_55> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_56> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_57> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_58>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_59> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_60> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_61> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_62> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_63> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_64> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_65> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_66> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_67> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_68>
   <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_69> <default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0_70>
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_0> in Unit <default_peripheral_0> is equivalent to the following 6 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_0_1> <default_peripheral_0/USER_LOGIC_I/read_address_0_2> <default_peripheral_0/USER_LOGIC_I/read_address_0_3> <default_peripheral_0/USER_LOGIC_I/read_address_0_4> <default_peripheral_0/USER_LOGIC_I/read_address_0_5> <default_peripheral_0/USER_LOGIC_I/read_address_0_6> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_1> in Unit <default_peripheral_0> is equivalent to the following 6 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_1_1> <default_peripheral_0/USER_LOGIC_I/read_address_1_2> <default_peripheral_0/USER_LOGIC_I/read_address_1_3> <default_peripheral_0/USER_LOGIC_I/read_address_1_4> <default_peripheral_0/USER_LOGIC_I/read_address_1_5> <default_peripheral_0/USER_LOGIC_I/read_address_1_6> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_2> in Unit <default_peripheral_0> is equivalent to the following 6 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_2_1> <default_peripheral_0/USER_LOGIC_I/read_address_2_2> <default_peripheral_0/USER_LOGIC_I/read_address_2_3> <default_peripheral_0/USER_LOGIC_I/read_address_2_4> <default_peripheral_0/USER_LOGIC_I/read_address_2_5> <default_peripheral_0/USER_LOGIC_I/read_address_2_6> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_3> in Unit <default_peripheral_0> is equivalent to the following 2 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_3_1> <default_peripheral_0/USER_LOGIC_I/read_address_3_2> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_4> in Unit <default_peripheral_0> is equivalent to the following 3 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_4_1> <default_peripheral_0/USER_LOGIC_I/read_address_4_2> <default_peripheral_0/USER_LOGIC_I/read_address_4_3> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_5> in Unit <default_peripheral_0> is equivalent to the following 3 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_5_1> <default_peripheral_0/USER_LOGIC_I/read_address_5_2> <default_peripheral_0/USER_LOGIC_I/read_address_5_3> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_6> in Unit <default_peripheral_0> is equivalent to the following 2 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_6_1> <default_peripheral_0/USER_LOGIC_I/read_address_6_2> 
INFO:Xst:2260 - The FF/Latch <default_peripheral_0/USER_LOGIC_I/read_address_7> in Unit <default_peripheral_0> is equivalent to the following 3 FFs/Latches : <default_peripheral_0/USER_LOGIC_I/read_address_7_1> <default_peripheral_0/USER_LOGIC_I/read_address_7_2> <default_peripheral_0/USER_LOGIC_I/read_address_7_3> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 22930
#      GND                         : 10
#      INV                         : 148
#      LUT1                        : 29
#      LUT2                        : 1525
#      LUT3                        : 284
#      LUT4                        : 2540
#      LUT5                        : 6383
#      LUT6                        : 8579
#      MUXCY                       : 166
#      MUXCY_L                     : 6
#      MUXF7                       : 3109
#      VCC                         : 5
#      XORCY                       : 146
# FlipFlops/Latches                : 7627
#      FD                          : 2329
#      FDC                         : 15
#      FDE                         : 4578
#      FDR                         : 136
#      FDRE                        : 549
#      FDS                         : 10
#      FDSE                        : 10
# RAMS                             : 32
#      RAM128X1D                   : 32
# Shift Registers                  : 45
#      SRLC16E                     : 12
#      SRLC32E                     : 33
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 18
#      IBUF                        : 4
#      IOBUF                       : 4
#      OBUF                        : 10
# DSPs                             : 2
#      DSP48E1                     : 2
# Others                           : 1
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            7627  out of  106400     7%  
 Number of Slice LUTs:                19661  out of  53200    36%  
    Number used as Logic:             19488  out of  53200    36%  
    Number used as Memory:              173  out of  17400     0%  
       Number used as RAM:              128
       Number used as SRL:               45

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  20275
   Number with an unused Flip Flop:   12648  out of  20275    62%  
   Number with an unused LUT:           614  out of  20275     3%  
   Number of fully used LUT-FF pairs:  7013  out of  20275    34%  
   Number of unique control sets:        85

IO Utilization: 
 Number of IOs:                         145
 Number of bonded IOBs:                  18  out of    200     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48E1s:                      2  out of    220     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------+------------------------+-------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>| BUFG                   | 8053  |
----------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.526ns (Maximum Frequency: 132.873MHz)
   Minimum input arrival time before clock: 4.159ns
   Maximum output required time after clock: 4.418ns
   Maximum combinational path delay: 0.865ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 7.526ns (frequency: 132.873MHz)
  Total number of paths / destination ports: 202413724 / 13859
-------------------------------------------------------------------------
Delay:               7.526ns (Levels of Logic = 15)
  Source:            default_peripheral_0/default_peripheral_0/USER_LOGIC_I/read_address_7_1 (FF)
  Destination:       default_peripheral_0/default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/RD_DATA_BUFFER_GEN.RDATA_FIFO_I/DYNSHREG_F_I/Mshreg_Dout_0_0 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: default_peripheral_0/default_peripheral_0/USER_LOGIC_I/read_address_7_1 to default_peripheral_0/default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/RD_DATA_BUFFER_GEN.RDATA_FIFO_I/DYNSHREG_F_I/Mshreg_Dout_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.282   0.616  default_peripheral_0/USER_LOGIC_I/read_address_7_1 (default_peripheral_0/USER_LOGIC_I/read_address_7_1)
     LUT3:I0->O            1   0.053   0.413  default_peripheral_0/USER_LOGIC_I/_n2251<7>_SW0_1 (default_peripheral_0/USER_LOGIC_I/_n2251<7>_SW0)
     LUT6:I5->O           16   0.053   0.511  default_peripheral_0/USER_LOGIC_I/_n1450<7> (default_peripheral_0/USER_LOGIC_I/_n1450)
     LUT2:I1->O            1   0.053   0.413  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data3875 (default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data3874)
     LUT6:I5->O            2   0.053   0.608  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data3877 (default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data3876)
     LUT6:I3->O            1   0.053   0.000  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38715_SW2_G (N19091)
     MUXF7:I1->O           1   0.217   0.413  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38715_SW2 (N18950)
     LUT6:I5->O            1   0.053   0.413  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38715 (default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38714)
     LUT6:I5->O            1   0.053   0.413  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38727_SW0 (N18740)
     LUT6:I5->O            1   0.053   0.413  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38727 (default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38726)
     LUT6:I5->O            1   0.053   0.413  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38739_SW0 (N18918)
     LUT6:I5->O            1   0.053   0.413  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38739 (default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38738)
     LUT6:I5->O            1   0.053   0.413  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38754_SW0 (N18886)
     LUT6:I5->O            1   0.053   0.413  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38754 (default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38753)
     LUT6:I5->O            1   0.053   0.413  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38780_SW0 (N18854)
     LUT6:I5->O            1   0.053   0.000  default_peripheral_0/USER_LOGIC_I/Mmux_IP2Bus_Data38780 (default_peripheral_0/user_IP2Bus_Data<17>)
     SRLC32E:D                 0.007          default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/RD_DATA_BUFFER_GEN.RDATA_FIFO_I/DYNSHREG_F_I/Mshreg_Dout_14_0
    ----------------------------------------
    Total                      7.526ns (1.248ns logic, 6.278ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 1301 / 468
-------------------------------------------------------------------------
Offset:              4.159ns (Levels of Logic = 7)
  Source:            processing_system7_0/processing_system7_0/PS7_i:MAXIGP0BREADY (PAD)
  Destination:       default_peripheral_0/default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1 (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:MAXIGP0BREADY to default_peripheral_0/default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP0BREADY     13   0.000   0.000  processing_system7_0/PS7_i (M_AXI_GP0_BREADY)
     end scope: 'processing_system7_0:M_AXI_GP0_BREADY'
     begin scope: 'axi_interconnect_1:S_AXI_BREADY<0>'
     LUT5:I4->O            7   0.053   0.765  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_bready<3>1 (M_AXI_BREADY<3>)
     end scope: 'axi_interconnect_1:M_AXI_BREADY<3>'
     begin scope: 'default_peripheral_0:S_AXI_BREADY'
     LUT6:I1->O            2   0.053   0.608  default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wr_cycle_cmb_int22 (default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wr_cycle_cmb_int22)
     LUT3:I0->O            7   0.053   0.525  default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wr_cycle_cmb_int24 (default_peripheral_0/AXI_SLAVE_BURST_I/wr_cycle_cmb)
     LUT6:I4->O            3   0.053   0.739  default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In5 (default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In)
     LUT5:I0->O            7   0.053   0.439  default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_ARESETN_rd_data_sm_ns_IDLE_OR_161_o1 (default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_ARESETN_rd_data_sm_ns_IDLE_OR_161_o)
     FDR:R                     0.325          default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/wr_cycle_reg
    ----------------------------------------
    Total                      4.159ns (1.083ns logic, 3.076ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 335 / 77
-------------------------------------------------------------------------
Offset:              4.418ns (Levels of Logic = 8)
  Source:            default_peripheral_0/default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0 (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: default_peripheral_0/default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0 to processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.282   0.823  default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0 (default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0)
     LUT5:I0->O           22   0.053   0.738  default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int1 (default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int)
     LUT3:I0->O            5   0.053   0.629  default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_51_o1 (default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_51_o)
     LUT6:I3->O            2   0.053   0.641  default_peripheral_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wready_cmb1 (S_AXI_WREADY)
     end scope: 'default_peripheral_0:S_AXI_WREADY'
     begin scope: 'axi_interconnect_1:M_AXI_WREADY<3>'
     LUT6:I2->O            1   0.053   0.000  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3 (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l)
     MUXF7:I0->O           3   0.214   0.427  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT5:I4->O            1   0.053   0.399  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1 (DEBUG_SF_CB_WDATACONTROL<1>)
     end scope: 'axi_interconnect_1:S_AXI_WREADY<0>'
     begin scope: 'processing_system7_0:M_AXI_GP0_WREADY'
    PS7:MAXIGP0WREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      4.418ns (0.761ns logic, 3.657ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 133 / 131
-------------------------------------------------------------------------
Delay:               0.865ns (Levels of Logic = 3)
  Source:            processing_system7_0/processing_system7_0/PS7_i:EMIOI2C0SDATN (PAD)
  Destination:       processing_system7_0_I2C0_SDA (PAD)

  Data Path: processing_system7_0/processing_system7_0/PS7_i:EMIOI2C0SDATN to processing_system7_0_I2C0_SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:EMIOI2C0SDATN      1   0.000   0.399  processing_system7_0/PS7_i (processing_system7_0/I2C0_SDA_T_n)
     INV:I->O              1   0.067   0.399  processing_system7_0/I2C0_SDA_T1_INV_0 (I2C0_SDA_T)
     end scope: 'processing_system7_0:I2C0_SDA_T'
     IOBUF:T->IO               0.000          iobuf_0 (processing_system7_0_I2C0_SDA)
    ----------------------------------------
    Total                      0.865ns (0.067ns logic, 0.798ns route)
                                       (7.7% logic, 92.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    7.526|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 27.41 secs
 
--> 

Total memory usage is 602308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :  438 (   0 filtered)

