{"Source Block": ["hdl/library/common/ad_csc.v@87:105@HdlStmProcess", "  wire signed [8:0]  color2;\n  wire signed [8:0]  color3;\n\n  // delay signals\n\n  always @(posedge clk) begin\n    data_d1 <= data;\n    data_d2 <= data_d1;\n    sync_1_m <= sync;\n    sync_2_m <= sync_1_m;\n    sync_3_m <= sync_2_m;\n    sync_4_m <= sync_3_m;\n    sync_5_m <= sync_4_m;\n  end\n\n  assign color1 = {1'd0,    data[23:16]};\n  assign color2 = {1'd0, data_d1[15: 8]};\n  assign color3 = {1'd0, data_d2[ 7: 0]};\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[99, "    sync_5_m <= sync_4_m;\n"]], "Add": []}}