
Demo_f407vet6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf90  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d4  0800d120  0800d120  0001d120  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7f4  0800d7f4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d7f4  0800d7f4  0001d7f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d7fc  0800d7fc  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d7fc  0800d7fc  0001d7fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d800  0800d800  0001d800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800d804  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          0000cd70  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000cf54  2000cf54  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bc79  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000042c4  00000000  00000000  0003be8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016b8  00000000  00000000  00040158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001500  00000000  00000000  00041810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027678  00000000  00000000  00042d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cd73  00000000  00000000  0006a388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5aed  00000000  00000000  000870fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016cbe8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007444  00000000  00000000  0016cc38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d108 	.word	0x0800d108

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800d108 	.word	0x0800d108

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <speedSensorL>:

#include "main.h"
extern osMessageQId speedLQueueHandle;

float speedSensorL(uint8_t  data[])
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	short AngleSpeedL;
	float RotarySpeedL;
	if(data[6] != 255)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3306      	adds	r3, #6
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	2bff      	cmp	r3, #255	; 0xff
 8001008:	d030      	beq.n	800106c <speedSensorL+0x74>
	{
	  AngleSpeedL = (uint32_t) (data[6] << 24) | (data[5] << 16) |
			  (data[4] << 8) | data[3];  //(100ms)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	3304      	adds	r3, #4
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	b29b      	uxth	r3, r3
 8001012:	021b      	lsls	r3, r3, #8
 8001014:	b29a      	uxth	r2, r3
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3303      	adds	r3, #3
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	b29b      	uxth	r3, r3
 800101e:	4313      	orrs	r3, r2
 8001020:	b29b      	uxth	r3, r3
	  AngleSpeedL = (uint32_t) (data[6] << 24) | (data[5] << 16) |
 8001022:	81fb      	strh	r3, [r7, #14]
	  RotarySpeedL = AngleSpeedL * 0.58594;  //r/min
 8001024:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fa7b 	bl	8000524 <__aeabi_i2d>
 800102e:	a312      	add	r3, pc, #72	; (adr r3, 8001078 <speedSensorL+0x80>)
 8001030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001034:	f7ff fae0 	bl	80005f8 <__aeabi_dmul>
 8001038:	4602      	mov	r2, r0
 800103a:	460b      	mov	r3, r1
 800103c:	4610      	mov	r0, r2
 800103e:	4619      	mov	r1, r3
 8001040:	f7ff fdd2 	bl	8000be8 <__aeabi_d2f>
 8001044:	4603      	mov	r3, r0
 8001046:	60bb      	str	r3, [r7, #8]
	  return RotarySpeedL * 0.0861;  //km/h
 8001048:	68b8      	ldr	r0, [r7, #8]
 800104a:	f7ff fa7d 	bl	8000548 <__aeabi_f2d>
 800104e:	a30c      	add	r3, pc, #48	; (adr r3, 8001080 <speedSensorL+0x88>)
 8001050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001054:	f7ff fad0 	bl	80005f8 <__aeabi_dmul>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	4610      	mov	r0, r2
 800105e:	4619      	mov	r1, r3
 8001060:	f7ff fdc2 	bl	8000be8 <__aeabi_d2f>
 8001064:	4603      	mov	r3, r0
 8001066:	ee07 3a90 	vmov	s15, r3
 800106a:	e7ff      	b.n	800106c <speedSensorL+0x74>
	}
}
 800106c:	eeb0 0a67 	vmov.f32	s0, s15
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	3e2d6239 	.word	0x3e2d6239
 800107c:	3fe2c005 	.word	0x3fe2c005
 8001080:	4c2f837b 	.word	0x4c2f837b
 8001084:	3fb60aa6 	.word	0x3fb60aa6

08001088 <speedSensorR>:
float speedSensorR(uint8_t  data[])
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	short AngleSpeedL;
	float RotarySpeedL;
	if(data[6] != 255)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	3306      	adds	r3, #6
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2bff      	cmp	r3, #255	; 0xff
 8001098:	d030      	beq.n	80010fc <speedSensorR+0x74>
	{
	  AngleSpeedL = (uint32_t) (data[6] << 24) | (data[5] << 16) |
			  (data[4] << 8) | data[3];  //(100ms)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	3304      	adds	r3, #4
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	b29b      	uxth	r3, r3
 80010a2:	021b      	lsls	r3, r3, #8
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	3303      	adds	r3, #3
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	b29b      	uxth	r3, r3
	  AngleSpeedL = (uint32_t) (data[6] << 24) | (data[5] << 16) |
 80010b2:	81fb      	strh	r3, [r7, #14]
	  RotarySpeedL = AngleSpeedL * 0.14648;  //r/min
 80010b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff fa33 	bl	8000524 <__aeabi_i2d>
 80010be:	a312      	add	r3, pc, #72	; (adr r3, 8001108 <speedSensorR+0x80>)
 80010c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c4:	f7ff fa98 	bl	80005f8 <__aeabi_dmul>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	4610      	mov	r0, r2
 80010ce:	4619      	mov	r1, r3
 80010d0:	f7ff fd8a 	bl	8000be8 <__aeabi_d2f>
 80010d4:	4603      	mov	r3, r0
 80010d6:	60bb      	str	r3, [r7, #8]
	  return RotarySpeedL * 0.0861;  //km/h
 80010d8:	68b8      	ldr	r0, [r7, #8]
 80010da:	f7ff fa35 	bl	8000548 <__aeabi_f2d>
 80010de:	a30c      	add	r3, pc, #48	; (adr r3, 8001110 <speedSensorR+0x88>)
 80010e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e4:	f7ff fa88 	bl	80005f8 <__aeabi_dmul>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4610      	mov	r0, r2
 80010ee:	4619      	mov	r1, r3
 80010f0:	f7ff fd7a 	bl	8000be8 <__aeabi_d2f>
 80010f4:	4603      	mov	r3, r0
 80010f6:	ee07 3a90 	vmov	s15, r3
 80010fa:	e7ff      	b.n	80010fc <speedSensorR+0x74>
	}
}
 80010fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	4cc25072 	.word	0x4cc25072
 800110c:	3fc2bfdb 	.word	0x3fc2bfdb
 8001110:	4c2f837b 	.word	0x4c2f837b
 8001114:	3fb60aa6 	.word	0x3fb60aa6

08001118 <UI>:

void UI()
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
	printf("=============SR data collecting system===========");
 800111c:	4808      	ldr	r0, [pc, #32]	; (8001140 <UI+0x28>)
 800111e:	f008 fc1d 	bl	800995c <iprintf>
	printf("\n\n\n");
 8001122:	4808      	ldr	r0, [pc, #32]	; (8001144 <UI+0x2c>)
 8001124:	f008 fca0 	bl	8009a68 <puts>
	printf("=============Welcome my SRer=====================\n");
 8001128:	4807      	ldr	r0, [pc, #28]	; (8001148 <UI+0x30>)
 800112a:	f008 fc9d 	bl	8009a68 <puts>
	printf("please input your command:\n");
 800112e:	4807      	ldr	r0, [pc, #28]	; (800114c <UI+0x34>)
 8001130:	f008 fc9a 	bl	8009a68 <puts>
	printf("\'f\' is the Foucs Mode");
 8001134:	4806      	ldr	r0, [pc, #24]	; (8001150 <UI+0x38>)
 8001136:	f008 fc11 	bl	800995c <iprintf>
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	0800d120 	.word	0x0800d120
 8001144:	0800d154 	.word	0x0800d154
 8001148:	0800d158 	.word	0x0800d158
 800114c:	0800d18c 	.word	0x0800d18c
 8001150:	0800d1a8 	.word	0x0800d1a8

08001154 <CAN1_Send_Test>:

void CAN1_Send_Test(int id,int *data,int data_size)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b08c      	sub	sp, #48	; 0x30
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
	CAN_TxHeaderTypeDef        TxMessage;
	uint32_t can_milbox0;			//pTxMailbox
	TxMessage.IDE = CAN_ID_STD;     //ID
 8001160:	2300      	movs	r3, #0
 8001162:	623b      	str	r3, [r7, #32]
	TxMessage.StdId = id;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	61bb      	str	r3, [r7, #24]
	TxMessage.RTR = CAN_RTR_DATA;   //
 8001168:	2300      	movs	r3, #0
 800116a:	627b      	str	r3, [r7, #36]	; 0x24
	TxMessage.DLC = data_size;      //
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	62bb      	str	r3, [r7, #40]	; 0x28
	if(HAL_CAN_AddTxMessage(&hcan1, &TxMessage, data, &can_milbox0) != HAL_OK) 	//can
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	f107 0118 	add.w	r1, r7, #24
 8001178:	68ba      	ldr	r2, [r7, #8]
 800117a:	4806      	ldr	r0, [pc, #24]	; (8001194 <CAN1_Send_Test+0x40>)
 800117c:	f002 fcfe 	bl	8003b7c <HAL_CAN_AddTxMessage>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <CAN1_Send_Test+0x36>
	{
        Error_Handler();
 8001186:	f001 fa9e 	bl	80026c6 <Error_Handler>
	}
}
 800118a:	bf00      	nop
 800118c:	3730      	adds	r7, #48	; 0x30
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000248 	.word	0x20000248

08001198 <pushDataToCan>:
	{
	}
}

void pushDataToCan(osMessageQId *handle,uint8_t *data,uint8_t loc)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	4613      	mov	r3, r2
 80011a4:	71fb      	strb	r3, [r7, #7]
	float num;
	if(xQueueReceive(*handle, &num, 0))
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f107 0114 	add.w	r1, r7, #20
 80011ae:	2200      	movs	r2, #0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f005 fc65 	bl	8006a80 <xQueueReceive>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d00e      	beq.n	80011da <pushDataToCan+0x42>
	{
		data[loc] = (uint8_t)num;
 80011bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	68ba      	ldr	r2, [r7, #8]
 80011c4:	4413      	add	r3, r2
 80011c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011ca:	edc7 7a00 	vstr	s15, [r7]
 80011ce:	783a      	ldrb	r2, [r7, #0]
 80011d0:	b2d2      	uxtb	r2, r2
 80011d2:	701a      	strb	r2, [r3, #0]
		num = 0;
 80011d4:	f04f 0300 	mov.w	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
	}
	else
	{

	}
}
 80011da:	bf00      	nop
 80011dc:	3718      	adds	r7, #24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <pushDataToCan_six>:

void pushDataToCan_six(osMessageQId *handle,uint8_t *data)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b086      	sub	sp, #24
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	60f8      	str	r0, [r7, #12]
 80011ea:	60b9      	str	r1, [r7, #8]
	float *num;
	if(xQueueReceive(*handle, &num, 0))
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f107 0110 	add.w	r1, r7, #16
 80011f4:	2200      	movs	r2, #0
 80011f6:	4618      	mov	r0, r3
 80011f8:	f005 fc42 	bl	8006a80 <xQueueReceive>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d019      	beq.n	8001236 <pushDataToCan_six+0x54>
	{
		for(uint8_t i=0;i<8;i++)
 8001202:	2300      	movs	r3, #0
 8001204:	75fb      	strb	r3, [r7, #23]
 8001206:	e012      	b.n	800122e <pushDataToCan_six+0x4c>
		{
			data[i] = (uint8_t)num[i];
 8001208:	693a      	ldr	r2, [r7, #16]
 800120a:	7dfb      	ldrb	r3, [r7, #23]
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	4413      	add	r3, r2
 8001210:	edd3 7a00 	vldr	s15, [r3]
 8001214:	7dfb      	ldrb	r3, [r7, #23]
 8001216:	68ba      	ldr	r2, [r7, #8]
 8001218:	4413      	add	r3, r2
 800121a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800121e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001222:	793a      	ldrb	r2, [r7, #4]
 8001224:	b2d2      	uxtb	r2, r2
 8001226:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=0;i<8;i++)
 8001228:	7dfb      	ldrb	r3, [r7, #23]
 800122a:	3301      	adds	r3, #1
 800122c:	75fb      	strb	r3, [r7, #23]
 800122e:	7dfb      	ldrb	r3, [r7, #23]
 8001230:	2b07      	cmp	r3, #7
 8001232:	d9e9      	bls.n	8001208 <pushDataToCan_six+0x26>
		}
		return 1;
 8001234:	e000      	b.n	8001238 <pushDataToCan_six+0x56>
	}
	else
		return 0;
 8001236:	bf00      	nop
}
 8001238:	3718      	adds	r7, #24
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <Six_axis_acceleration>:

float* Six_axis_acceleration(uint8_t *data)
{
 8001240:	b590      	push	{r4, r7, lr}
 8001242:	b085      	sub	sp, #20
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
	float *xyz = (float*)malloc(sizeof(float)*3);
 8001248:	200c      	movs	r0, #12
 800124a:	f007 fc07 	bl	8008a5c <malloc>
 800124e:	4603      	mov	r3, r0
 8001250:	60fb      	str	r3, [r7, #12]
	xyz[0] = (int16_t)((int16_t)data[3]<<8|data[2])/32768.0*16;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	3303      	adds	r3, #3
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	021b      	lsls	r3, r3, #8
 800125a:	b21a      	sxth	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	3302      	adds	r3, #2
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	b21b      	sxth	r3, r3
 8001264:	4313      	orrs	r3, r2
 8001266:	b21b      	sxth	r3, r3
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f95b 	bl	8000524 <__aeabi_i2d>
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	4b33      	ldr	r3, [pc, #204]	; (8001340 <Six_axis_acceleration+0x100>)
 8001274:	f7ff faea 	bl	800084c <__aeabi_ddiv>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4610      	mov	r0, r2
 800127e:	4619      	mov	r1, r3
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	4b2f      	ldr	r3, [pc, #188]	; (8001344 <Six_axis_acceleration+0x104>)
 8001286:	f7ff f9b7 	bl	80005f8 <__aeabi_dmul>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4610      	mov	r0, r2
 8001290:	4619      	mov	r1, r3
 8001292:	f7ff fca9 	bl	8000be8 <__aeabi_d2f>
 8001296:	4602      	mov	r2, r0
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	601a      	str	r2, [r3, #0]
	xyz[1] = (int16_t)((int16_t)data[5]<<8|data[4])/32768.0*16;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	3305      	adds	r3, #5
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	021b      	lsls	r3, r3, #8
 80012a4:	b21a      	sxth	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	3304      	adds	r3, #4
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	b21b      	sxth	r3, r3
 80012ae:	4313      	orrs	r3, r2
 80012b0:	b21b      	sxth	r3, r3
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff f936 	bl	8000524 <__aeabi_i2d>
 80012b8:	f04f 0200 	mov.w	r2, #0
 80012bc:	4b20      	ldr	r3, [pc, #128]	; (8001340 <Six_axis_acceleration+0x100>)
 80012be:	f7ff fac5 	bl	800084c <__aeabi_ddiv>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	4610      	mov	r0, r2
 80012c8:	4619      	mov	r1, r3
 80012ca:	f04f 0200 	mov.w	r2, #0
 80012ce:	4b1d      	ldr	r3, [pc, #116]	; (8001344 <Six_axis_acceleration+0x104>)
 80012d0:	f7ff f992 	bl	80005f8 <__aeabi_dmul>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4610      	mov	r0, r2
 80012da:	4619      	mov	r1, r3
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	1d1c      	adds	r4, r3, #4
 80012e0:	f7ff fc82 	bl	8000be8 <__aeabi_d2f>
 80012e4:	4603      	mov	r3, r0
 80012e6:	6023      	str	r3, [r4, #0]
	xyz[2] = (int16_t)((int16_t)data[7]<<8|data[6])/32768.0*16;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3307      	adds	r3, #7
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	021b      	lsls	r3, r3, #8
 80012f0:	b21a      	sxth	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	3306      	adds	r3, #6
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	b21b      	sxth	r3, r3
 80012fa:	4313      	orrs	r3, r2
 80012fc:	b21b      	sxth	r3, r3
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff f910 	bl	8000524 <__aeabi_i2d>
 8001304:	f04f 0200 	mov.w	r2, #0
 8001308:	4b0d      	ldr	r3, [pc, #52]	; (8001340 <Six_axis_acceleration+0x100>)
 800130a:	f7ff fa9f 	bl	800084c <__aeabi_ddiv>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4610      	mov	r0, r2
 8001314:	4619      	mov	r1, r3
 8001316:	f04f 0200 	mov.w	r2, #0
 800131a:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <Six_axis_acceleration+0x104>)
 800131c:	f7ff f96c 	bl	80005f8 <__aeabi_dmul>
 8001320:	4602      	mov	r2, r0
 8001322:	460b      	mov	r3, r1
 8001324:	4610      	mov	r0, r2
 8001326:	4619      	mov	r1, r3
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	f103 0408 	add.w	r4, r3, #8
 800132e:	f7ff fc5b 	bl	8000be8 <__aeabi_d2f>
 8001332:	4603      	mov	r3, r0
 8001334:	6023      	str	r3, [r4, #0]
	return xyz;
 8001336:	68fb      	ldr	r3, [r7, #12]
}
 8001338:	4618      	mov	r0, r3
 800133a:	3714      	adds	r7, #20
 800133c:	46bd      	mov	sp, r7
 800133e:	bd90      	pop	{r4, r7, pc}
 8001340:	40e00000 	.word	0x40e00000
 8001344:	40300000 	.word	0x40300000

08001348 <Six_axis_ang_acceleration>:
float* Six_axis_ang_acceleration(uint8_t *data)
{
 8001348:	b590      	push	{r4, r7, lr}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
	float *OxOyOz = (float*)malloc(sizeof(float)*3);
 8001350:	200c      	movs	r0, #12
 8001352:	f007 fb83 	bl	8008a5c <malloc>
 8001356:	4603      	mov	r3, r0
 8001358:	60fb      	str	r3, [r7, #12]
	OxOyOz[0] = (int16_t)((int16_t)data[3]<<8|data[2])/32768.0*2000;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	3303      	adds	r3, #3
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	021b      	lsls	r3, r3, #8
 8001362:	b21a      	sxth	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3302      	adds	r3, #2
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	b21b      	sxth	r3, r3
 800136c:	4313      	orrs	r3, r2
 800136e:	b21b      	sxth	r3, r3
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff f8d7 	bl	8000524 <__aeabi_i2d>
 8001376:	f04f 0200 	mov.w	r2, #0
 800137a:	4b33      	ldr	r3, [pc, #204]	; (8001448 <Six_axis_ang_acceleration+0x100>)
 800137c:	f7ff fa66 	bl	800084c <__aeabi_ddiv>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	4610      	mov	r0, r2
 8001386:	4619      	mov	r1, r3
 8001388:	f04f 0200 	mov.w	r2, #0
 800138c:	4b2f      	ldr	r3, [pc, #188]	; (800144c <Six_axis_ang_acceleration+0x104>)
 800138e:	f7ff f933 	bl	80005f8 <__aeabi_dmul>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	4610      	mov	r0, r2
 8001398:	4619      	mov	r1, r3
 800139a:	f7ff fc25 	bl	8000be8 <__aeabi_d2f>
 800139e:	4602      	mov	r2, r0
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	601a      	str	r2, [r3, #0]
	OxOyOz[1] = (int16_t)((int16_t)data[5]<<8|data[4])/32768.0*2000;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3305      	adds	r3, #5
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	021b      	lsls	r3, r3, #8
 80013ac:	b21a      	sxth	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	3304      	adds	r3, #4
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	4313      	orrs	r3, r2
 80013b8:	b21b      	sxth	r3, r3
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff f8b2 	bl	8000524 <__aeabi_i2d>
 80013c0:	f04f 0200 	mov.w	r2, #0
 80013c4:	4b20      	ldr	r3, [pc, #128]	; (8001448 <Six_axis_ang_acceleration+0x100>)
 80013c6:	f7ff fa41 	bl	800084c <__aeabi_ddiv>
 80013ca:	4602      	mov	r2, r0
 80013cc:	460b      	mov	r3, r1
 80013ce:	4610      	mov	r0, r2
 80013d0:	4619      	mov	r1, r3
 80013d2:	f04f 0200 	mov.w	r2, #0
 80013d6:	4b1d      	ldr	r3, [pc, #116]	; (800144c <Six_axis_ang_acceleration+0x104>)
 80013d8:	f7ff f90e 	bl	80005f8 <__aeabi_dmul>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	4610      	mov	r0, r2
 80013e2:	4619      	mov	r1, r3
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	1d1c      	adds	r4, r3, #4
 80013e8:	f7ff fbfe 	bl	8000be8 <__aeabi_d2f>
 80013ec:	4603      	mov	r3, r0
 80013ee:	6023      	str	r3, [r4, #0]
	OxOyOz[2] = (int16_t)((int16_t)data[7]<<8|data[6])/32768.0*2000;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	3307      	adds	r3, #7
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	021b      	lsls	r3, r3, #8
 80013f8:	b21a      	sxth	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	3306      	adds	r3, #6
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	b21b      	sxth	r3, r3
 8001402:	4313      	orrs	r3, r2
 8001404:	b21b      	sxth	r3, r3
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff f88c 	bl	8000524 <__aeabi_i2d>
 800140c:	f04f 0200 	mov.w	r2, #0
 8001410:	4b0d      	ldr	r3, [pc, #52]	; (8001448 <Six_axis_ang_acceleration+0x100>)
 8001412:	f7ff fa1b 	bl	800084c <__aeabi_ddiv>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	f04f 0200 	mov.w	r2, #0
 8001422:	4b0a      	ldr	r3, [pc, #40]	; (800144c <Six_axis_ang_acceleration+0x104>)
 8001424:	f7ff f8e8 	bl	80005f8 <__aeabi_dmul>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	f103 0408 	add.w	r4, r3, #8
 8001436:	f7ff fbd7 	bl	8000be8 <__aeabi_d2f>
 800143a:	4603      	mov	r3, r0
 800143c:	6023      	str	r3, [r4, #0]
	return OxOyOz;
 800143e:	68fb      	ldr	r3, [r7, #12]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	bd90      	pop	{r4, r7, pc}
 8001448:	40e00000 	.word	0x40e00000
 800144c:	409f4000 	.word	0x409f4000

08001450 <Six_axis_angular>:
float* Six_axis_angular(uint8_t *data)
{
 8001450:	b590      	push	{r4, r7, lr}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	float *RPY = (float*)malloc(sizeof(float)*3);
 8001458:	200c      	movs	r0, #12
 800145a:	f007 faff 	bl	8008a5c <malloc>
 800145e:	4603      	mov	r3, r0
 8001460:	60fb      	str	r3, [r7, #12]
	RPY[0] = (int16_t)((int16_t)data[3]<<8|data[2])/32768.0*180;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	3303      	adds	r3, #3
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	021b      	lsls	r3, r3, #8
 800146a:	b21a      	sxth	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	3302      	adds	r3, #2
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	b21b      	sxth	r3, r3
 8001474:	4313      	orrs	r3, r2
 8001476:	b21b      	sxth	r3, r3
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff f853 	bl	8000524 <__aeabi_i2d>
 800147e:	f04f 0200 	mov.w	r2, #0
 8001482:	4b33      	ldr	r3, [pc, #204]	; (8001550 <Six_axis_angular+0x100>)
 8001484:	f7ff f9e2 	bl	800084c <__aeabi_ddiv>
 8001488:	4602      	mov	r2, r0
 800148a:	460b      	mov	r3, r1
 800148c:	4610      	mov	r0, r2
 800148e:	4619      	mov	r1, r3
 8001490:	f04f 0200 	mov.w	r2, #0
 8001494:	4b2f      	ldr	r3, [pc, #188]	; (8001554 <Six_axis_angular+0x104>)
 8001496:	f7ff f8af 	bl	80005f8 <__aeabi_dmul>
 800149a:	4602      	mov	r2, r0
 800149c:	460b      	mov	r3, r1
 800149e:	4610      	mov	r0, r2
 80014a0:	4619      	mov	r1, r3
 80014a2:	f7ff fba1 	bl	8000be8 <__aeabi_d2f>
 80014a6:	4602      	mov	r2, r0
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	601a      	str	r2, [r3, #0]
	RPY[1] = (int16_t)((int16_t)data[5]<<8|data[4])/32768.0*180;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	3305      	adds	r3, #5
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	021b      	lsls	r3, r3, #8
 80014b4:	b21a      	sxth	r2, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3304      	adds	r3, #4
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	b21b      	sxth	r3, r3
 80014be:	4313      	orrs	r3, r2
 80014c0:	b21b      	sxth	r3, r3
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff f82e 	bl	8000524 <__aeabi_i2d>
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	4b20      	ldr	r3, [pc, #128]	; (8001550 <Six_axis_angular+0x100>)
 80014ce:	f7ff f9bd 	bl	800084c <__aeabi_ddiv>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	4610      	mov	r0, r2
 80014d8:	4619      	mov	r1, r3
 80014da:	f04f 0200 	mov.w	r2, #0
 80014de:	4b1d      	ldr	r3, [pc, #116]	; (8001554 <Six_axis_angular+0x104>)
 80014e0:	f7ff f88a 	bl	80005f8 <__aeabi_dmul>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	1d1c      	adds	r4, r3, #4
 80014f0:	f7ff fb7a 	bl	8000be8 <__aeabi_d2f>
 80014f4:	4603      	mov	r3, r0
 80014f6:	6023      	str	r3, [r4, #0]
	RPY[2] = (int16_t)((int16_t)data[7]<<8|data[6])/32768.0*180;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3307      	adds	r3, #7
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	021b      	lsls	r3, r3, #8
 8001500:	b21a      	sxth	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	3306      	adds	r3, #6
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	b21b      	sxth	r3, r3
 800150a:	4313      	orrs	r3, r2
 800150c:	b21b      	sxth	r3, r3
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff f808 	bl	8000524 <__aeabi_i2d>
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	4b0d      	ldr	r3, [pc, #52]	; (8001550 <Six_axis_angular+0x100>)
 800151a:	f7ff f997 	bl	800084c <__aeabi_ddiv>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4610      	mov	r0, r2
 8001524:	4619      	mov	r1, r3
 8001526:	f04f 0200 	mov.w	r2, #0
 800152a:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <Six_axis_angular+0x104>)
 800152c:	f7ff f864 	bl	80005f8 <__aeabi_dmul>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4610      	mov	r0, r2
 8001536:	4619      	mov	r1, r3
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f103 0408 	add.w	r4, r3, #8
 800153e:	f7ff fb53 	bl	8000be8 <__aeabi_d2f>
 8001542:	4603      	mov	r3, r0
 8001544:	6023      	str	r3, [r4, #0]
	return RPY;
 8001546:	68fb      	ldr	r3, [r7, #12]
}
 8001548:	4618      	mov	r0, r3
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	bd90      	pop	{r4, r7, pc}
 8001550:	40e00000 	.word	0x40e00000
 8001554:	40668000 	.word	0x40668000

08001558 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800155e:	463b      	mov	r3, r7
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800156a:	4b28      	ldr	r3, [pc, #160]	; (800160c <MX_ADC1_Init+0xb4>)
 800156c:	4a28      	ldr	r2, [pc, #160]	; (8001610 <MX_ADC1_Init+0xb8>)
 800156e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001570:	4b26      	ldr	r3, [pc, #152]	; (800160c <MX_ADC1_Init+0xb4>)
 8001572:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001576:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001578:	4b24      	ldr	r3, [pc, #144]	; (800160c <MX_ADC1_Init+0xb4>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800157e:	4b23      	ldr	r3, [pc, #140]	; (800160c <MX_ADC1_Init+0xb4>)
 8001580:	2201      	movs	r2, #1
 8001582:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001584:	4b21      	ldr	r3, [pc, #132]	; (800160c <MX_ADC1_Init+0xb4>)
 8001586:	2201      	movs	r2, #1
 8001588:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800158a:	4b20      	ldr	r3, [pc, #128]	; (800160c <MX_ADC1_Init+0xb4>)
 800158c:	2200      	movs	r2, #0
 800158e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001592:	4b1e      	ldr	r3, [pc, #120]	; (800160c <MX_ADC1_Init+0xb4>)
 8001594:	2200      	movs	r2, #0
 8001596:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001598:	4b1c      	ldr	r3, [pc, #112]	; (800160c <MX_ADC1_Init+0xb4>)
 800159a:	4a1e      	ldr	r2, [pc, #120]	; (8001614 <MX_ADC1_Init+0xbc>)
 800159c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800159e:	4b1b      	ldr	r3, [pc, #108]	; (800160c <MX_ADC1_Init+0xb4>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80015a4:	4b19      	ldr	r3, [pc, #100]	; (800160c <MX_ADC1_Init+0xb4>)
 80015a6:	2202      	movs	r2, #2
 80015a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015aa:	4b18      	ldr	r3, [pc, #96]	; (800160c <MX_ADC1_Init+0xb4>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015b2:	4b16      	ldr	r3, [pc, #88]	; (800160c <MX_ADC1_Init+0xb4>)
 80015b4:	2201      	movs	r2, #1
 80015b6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015b8:	4814      	ldr	r0, [pc, #80]	; (800160c <MX_ADC1_Init+0xb4>)
 80015ba:	f001 fbbb 	bl	8002d34 <HAL_ADC_Init>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80015c4:	f001 f87f 	bl	80026c6 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80015c8:	2305      	movs	r3, #5
 80015ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015cc:	2301      	movs	r3, #1
 80015ce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015d0:	2300      	movs	r3, #0
 80015d2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015d4:	463b      	mov	r3, r7
 80015d6:	4619      	mov	r1, r3
 80015d8:	480c      	ldr	r0, [pc, #48]	; (800160c <MX_ADC1_Init+0xb4>)
 80015da:	f001 fe87 	bl	80032ec <HAL_ADC_ConfigChannel>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80015e4:	f001 f86f 	bl	80026c6 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80015e8:	2304      	movs	r3, #4
 80015ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80015ec:	2302      	movs	r3, #2
 80015ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015f0:	463b      	mov	r3, r7
 80015f2:	4619      	mov	r1, r3
 80015f4:	4805      	ldr	r0, [pc, #20]	; (800160c <MX_ADC1_Init+0xb4>)
 80015f6:	f001 fe79 	bl	80032ec <HAL_ADC_ConfigChannel>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001600:	f001 f861 	bl	80026c6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20000200 	.word	0x20000200
 8001610:	40012000 	.word	0x40012000
 8001614:	0f000001 	.word	0x0f000001

08001618 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08a      	sub	sp, #40	; 0x28
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a1b      	ldr	r2, [pc, #108]	; (80016a4 <HAL_ADC_MspInit+0x8c>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d12f      	bne.n	800169a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	613b      	str	r3, [r7, #16]
 800163e:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <HAL_ADC_MspInit+0x90>)
 8001640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001642:	4a19      	ldr	r2, [pc, #100]	; (80016a8 <HAL_ADC_MspInit+0x90>)
 8001644:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001648:	6453      	str	r3, [r2, #68]	; 0x44
 800164a:	4b17      	ldr	r3, [pc, #92]	; (80016a8 <HAL_ADC_MspInit+0x90>)
 800164c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800164e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001652:	613b      	str	r3, [r7, #16]
 8001654:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <HAL_ADC_MspInit+0x90>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	4a12      	ldr	r2, [pc, #72]	; (80016a8 <HAL_ADC_MspInit+0x90>)
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	6313      	str	r3, [r2, #48]	; 0x30
 8001666:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <HAL_ADC_MspInit+0x90>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001672:	2330      	movs	r3, #48	; 0x30
 8001674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001676:	2303      	movs	r3, #3
 8001678:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167e:	f107 0314 	add.w	r3, r7, #20
 8001682:	4619      	mov	r1, r3
 8001684:	4809      	ldr	r0, [pc, #36]	; (80016ac <HAL_ADC_MspInit+0x94>)
 8001686:	f002 fddb 	bl	8004240 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 800168a:	2200      	movs	r2, #0
 800168c:	2105      	movs	r1, #5
 800168e:	2012      	movs	r0, #18
 8001690:	f002 fd1a 	bl	80040c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001694:	2012      	movs	r0, #18
 8001696:	f002 fd33 	bl	8004100 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800169a:	bf00      	nop
 800169c:	3728      	adds	r7, #40	; 0x28
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40012000 	.word	0x40012000
 80016a8:	40023800 	.word	0x40023800
 80016ac:	40020000 	.word	0x40020000

080016b0 <GET_ADC>:

//ADC???
//ch: ??? 0~16ADC_CHANNEL_0~ADC_CHANNEL_16
//???:
uint16_t GET_ADC(ADC_HandleTypeDef hadc,uint32_t ch)
{
 80016b0:	b084      	sub	sp, #16
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b084      	sub	sp, #16
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	f107 0c18 	add.w	ip, r7, #24
 80016bc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    ADC_ChannelConfTypeDef ADC_ChanConf;

    ADC_ChanConf.Channel=ch;                                   //
 80016c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80016c2:	603b      	str	r3, [r7, #0]
    ADC_ChanConf.Rank=1;                                       //???11
 80016c4:	2301      	movs	r3, #1
 80016c6:	607b      	str	r3, [r7, #4]
    ADC_ChanConf.SamplingTime=ADC_SAMPLETIME_480CYCLES;        //
 80016c8:	2307      	movs	r3, #7
 80016ca:	60bb      	str	r3, [r7, #8]
    ADC_ChanConf.Offset=0;
 80016cc:	2300      	movs	r3, #0
 80016ce:	60fb      	str	r3, [r7, #12]
    HAL_ADC_ConfigChannel(&hadc,&ADC_ChanConf);        //
 80016d0:	463b      	mov	r3, r7
 80016d2:	4619      	mov	r1, r3
 80016d4:	f107 0018 	add.w	r0, r7, #24
 80016d8:	f001 fe08 	bl	80032ec <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&hadc);                               //???ADC
 80016dc:	f107 0018 	add.w	r0, r7, #24
 80016e0:	f001 fb6c 	bl	8002dbc <HAL_ADC_Start>

    HAL_ADC_PollForConversion(&hadc,10);                //
 80016e4:	210a      	movs	r1, #10
 80016e6:	f107 0018 	add.w	r0, r7, #24
 80016ea:	f001 fc39 	bl	8002f60 <HAL_ADC_PollForConversion>

    return (uint16_t)HAL_ADC_GetValue(&hadc);            //???ADC1
 80016ee:	f107 0018 	add.w	r0, r7, #24
 80016f2:	f001 fdd0 	bl	8003296 <HAL_ADC_GetValue>
 80016f6:	4603      	mov	r3, r0
 80016f8:	b29b      	uxth	r3, r3
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001704:	b004      	add	sp, #16
 8001706:	4770      	bx	lr

08001708 <GET_ADC_AVERAGE>:
//?times???,
//times:
//???:chtimes??
uint16_t GET_ADC_AVERAGE(ADC_HandleTypeDef hadc,uint32_t ch,uint8_t times)
{
 8001708:	b084      	sub	sp, #16
 800170a:	b5b0      	push	{r4, r5, r7, lr}
 800170c:	b092      	sub	sp, #72	; 0x48
 800170e:	af10      	add	r7, sp, #64	; 0x40
 8001710:	f107 0418 	add.w	r4, r7, #24
 8001714:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint32_t temp_val=0;
 8001718:	2300      	movs	r3, #0
 800171a:	607b      	str	r3, [r7, #4]
    uint8_t t;
    for(t=0;t<times;t++)
 800171c:	2300      	movs	r3, #0
 800171e:	70fb      	strb	r3, [r7, #3]
 8001720:	e01e      	b.n	8001760 <GET_ADC_AVERAGE+0x58>
    {
        temp_val+=GET_ADC(hadc,ch);
 8001722:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001724:	930e      	str	r3, [sp, #56]	; 0x38
 8001726:	466d      	mov	r5, sp
 8001728:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800172c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800172e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001730:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001732:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001734:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001736:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001738:	e894 0003 	ldmia.w	r4, {r0, r1}
 800173c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001740:	f107 0318 	add.w	r3, r7, #24
 8001744:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001746:	f7ff ffb3 	bl	80016b0 <GET_ADC>
 800174a:	4603      	mov	r3, r0
 800174c:	461a      	mov	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	607b      	str	r3, [r7, #4]
        vTaskDelay(1);
 8001754:	2001      	movs	r0, #1
 8001756:	f005 fd35 	bl	80071c4 <vTaskDelay>
    for(t=0;t<times;t++)
 800175a:	78fb      	ldrb	r3, [r7, #3]
 800175c:	3301      	adds	r3, #1
 800175e:	70fb      	strb	r3, [r7, #3]
 8001760:	78fa      	ldrb	r2, [r7, #3]
 8001762:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8001766:	429a      	cmp	r2, r3
 8001768:	d3db      	bcc.n	8001722 <GET_ADC_AVERAGE+0x1a>
    }
    return temp_val/times;
 800176a:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	fbb2 f3f3 	udiv	r3, r2, r3
 8001774:	b29b      	uxth	r3, r3
//    return temp_val;
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001780:	b004      	add	sp, #16
 8001782:	4770      	bx	lr

08001784 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001788:	4b17      	ldr	r3, [pc, #92]	; (80017e8 <MX_CAN1_Init+0x64>)
 800178a:	4a18      	ldr	r2, [pc, #96]	; (80017ec <MX_CAN1_Init+0x68>)
 800178c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 21;
 800178e:	4b16      	ldr	r3, [pc, #88]	; (80017e8 <MX_CAN1_Init+0x64>)
 8001790:	2215      	movs	r2, #21
 8001792:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001794:	4b14      	ldr	r3, [pc, #80]	; (80017e8 <MX_CAN1_Init+0x64>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800179a:	4b13      	ldr	r3, [pc, #76]	; (80017e8 <MX_CAN1_Init+0x64>)
 800179c:	2200      	movs	r2, #0
 800179e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 80017a0:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <MX_CAN1_Init+0x64>)
 80017a2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80017a6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80017a8:	4b0f      	ldr	r3, [pc, #60]	; (80017e8 <MX_CAN1_Init+0x64>)
 80017aa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80017ae:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80017b0:	4b0d      	ldr	r3, [pc, #52]	; (80017e8 <MX_CAN1_Init+0x64>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80017b6:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <MX_CAN1_Init+0x64>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80017bc:	4b0a      	ldr	r3, [pc, #40]	; (80017e8 <MX_CAN1_Init+0x64>)
 80017be:	2200      	movs	r2, #0
 80017c0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80017c2:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <MX_CAN1_Init+0x64>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80017c8:	4b07      	ldr	r3, [pc, #28]	; (80017e8 <MX_CAN1_Init+0x64>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80017ce:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <MX_CAN1_Init+0x64>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80017d4:	4804      	ldr	r0, [pc, #16]	; (80017e8 <MX_CAN1_Init+0x64>)
 80017d6:	f001 ffb1 	bl	800373c <HAL_CAN_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80017e0:	f000 ff71 	bl	80026c6 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000248 	.word	0x20000248
 80017ec:	40006400 	.word	0x40006400

080017f0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08a      	sub	sp, #40	; 0x28
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	f107 0314 	add.w	r3, r7, #20
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	60da      	str	r2, [r3, #12]
 8001806:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a19      	ldr	r2, [pc, #100]	; (8001874 <HAL_CAN_MspInit+0x84>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d12c      	bne.n	800186c <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	613b      	str	r3, [r7, #16]
 8001816:	4b18      	ldr	r3, [pc, #96]	; (8001878 <HAL_CAN_MspInit+0x88>)
 8001818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181a:	4a17      	ldr	r2, [pc, #92]	; (8001878 <HAL_CAN_MspInit+0x88>)
 800181c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001820:	6413      	str	r3, [r2, #64]	; 0x40
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <HAL_CAN_MspInit+0x88>)
 8001824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800182a:	613b      	str	r3, [r7, #16]
 800182c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	60fb      	str	r3, [r7, #12]
 8001832:	4b11      	ldr	r3, [pc, #68]	; (8001878 <HAL_CAN_MspInit+0x88>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	4a10      	ldr	r2, [pc, #64]	; (8001878 <HAL_CAN_MspInit+0x88>)
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	6313      	str	r3, [r2, #48]	; 0x30
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <HAL_CAN_MspInit+0x88>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800184a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800184e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001850:	2302      	movs	r3, #2
 8001852:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001858:	2303      	movs	r3, #3
 800185a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800185c:	2309      	movs	r3, #9
 800185e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	4619      	mov	r1, r3
 8001866:	4805      	ldr	r0, [pc, #20]	; (800187c <HAL_CAN_MspInit+0x8c>)
 8001868:	f002 fcea 	bl	8004240 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800186c:	bf00      	nop
 800186e:	3728      	adds	r7, #40	; 0x28
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40006400 	.word	0x40006400
 8001878:	40023800 	.word	0x40023800
 800187c:	40020000 	.word	0x40020000

08001880 <CANFilter_Config0>:
  }
}

/* USER CODE BEGIN 1 */
void CANFilter_Config0(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08a      	sub	sp, #40	; 0x28
 8001884:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef  sFilterConfig;

	sFilterConfig.FilterBank = 0;                       //CAN0-27
 8001886:	2300      	movs	r3, #0
 8001888:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;   //CAN
 800188a:	2300      	movs	r3, #0
 800188c:	61bb      	str	r3, [r7, #24]
//	sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;   //
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;  //CAN1632???
 800188e:	2301      	movs	r3, #1
 8001890:	61fb      	str	r3, [r7, #28]

	sFilterConfig.FilterIdHigh = (((uint32_t)0x03<<21)&0xffff0000)>>16;		//32ID16???
 8001892:	2360      	movs	r3, #96	; 0x60
 8001894:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow  = (((uint32_t)0x03<<21)|CAN_ID_STD|CAN_RTR_DATA)&0xffff;									//32ID16???
 8001896:	2300      	movs	r3, #0
 8001898:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x959F;	//??? (ID0x02???0x03)
 800189a:	f249 539f 	movw	r3, #38303	; 0x959f
 800189e:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0xFFFF;		//???
 80018a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018a4:	60fb      	str	r3, [r7, #12]

	sFilterConfig.FilterFIFOAssignment = 0;		//FIFO
 80018a6:	2300      	movs	r3, #0
 80018a8:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;    //??
 80018aa:	2301      	movs	r3, #1
 80018ac:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80018b2:	463b      	mov	r3, r7
 80018b4:	4619      	mov	r1, r3
 80018b6:	4806      	ldr	r0, [pc, #24]	; (80018d0 <CANFilter_Config0+0x50>)
 80018b8:	f002 f83c 	bl	8003934 <HAL_CAN_ConfigFilter>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <CANFilter_Config0+0x46>
	{
		Error_Handler();
 80018c2:	f000 ff00 	bl	80026c6 <Error_Handler>
	}
}
 80018c6:	bf00      	nop
 80018c8:	3728      	adds	r7, #40	; 0x28
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	20000248 	.word	0x20000248

080018d4 <CANFilter_Config1>:

void CANFilter_Config1(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08a      	sub	sp, #40	; 0x28
 80018d8:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef  sFilterConfig;

	sFilterConfig.FilterBank = 1;                       //CAN0-27
 80018da:	2301      	movs	r3, #1
 80018dc:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;   //CAN
 80018de:	2300      	movs	r3, #0
 80018e0:	61bb      	str	r3, [r7, #24]
//	sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;   //
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;  //CAN1632???
 80018e2:	2301      	movs	r3, #1
 80018e4:	61fb      	str	r3, [r7, #28]

	sFilterConfig.FilterIdHigh = (((uint32_t)0x186040F3<<3)&0xffff0000)>>16;		//32ID16???
 80018e6:	f24c 3302 	movw	r3, #49922	; 0xc302
 80018ea:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow  = (((uint32_t)0x186040F3<<3)|CAN_ID_EXT|CAN_RTR_DATA)&0xffff;									//32ID16???
 80018ec:	f240 739c 	movw	r3, #1948	; 0x79c
 80018f0:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0xFFFF;	//??? (ID0x02???0x03)
 80018f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018f6:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0xFFFF;		//???
 80018f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018fc:	60fb      	str	r3, [r7, #12]

	sFilterConfig.FilterFIFOAssignment = 0;		//FIFO
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;    //??
 8001902:	2301      	movs	r3, #1
 8001904:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 0;
 8001906:	2300      	movs	r3, #0
 8001908:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 800190a:	463b      	mov	r3, r7
 800190c:	4619      	mov	r1, r3
 800190e:	4806      	ldr	r0, [pc, #24]	; (8001928 <CANFilter_Config1+0x54>)
 8001910:	f002 f810 	bl	8003934 <HAL_CAN_ConfigFilter>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <CANFilter_Config1+0x4a>
	{
		Error_Handler();
 800191a:	f000 fed4 	bl	80026c6 <Error_Handler>
	}
}
 800191e:	bf00      	nop
 8001920:	3728      	adds	r7, #40	; 0x28
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000248 	.word	0x20000248

0800192c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4a07      	ldr	r2, [pc, #28]	; (8001958 <vApplicationGetIdleTaskMemory+0x2c>)
 800193c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	4a06      	ldr	r2, [pc, #24]	; (800195c <vApplicationGetIdleTaskMemory+0x30>)
 8001942:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2280      	movs	r2, #128	; 0x80
 8001948:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800194a:	bf00      	nop
 800194c:	3714      	adds	r7, #20
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	200002c0 	.word	0x200002c0
 800195c:	20000314 	.word	0x20000314

08001960 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001960:	b5b0      	push	{r4, r5, r7, lr}
 8001962:	b0e0      	sub	sp, #384	; 0x180
 8001964:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of command */
  osMessageQDef(command, 2, char);
 8001966:	4ba9      	ldr	r3, [pc, #676]	; (8001c0c <MX_FREERTOS_Init+0x2ac>)
 8001968:	f507 74b8 	add.w	r4, r7, #368	; 0x170
 800196c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800196e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  commandHandle = osMessageCreate(osMessageQ(command), NULL);
 8001972:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001976:	2100      	movs	r1, #0
 8001978:	4618      	mov	r0, r3
 800197a:	f004 fd6c 	bl	8006456 <osMessageCreate>
 800197e:	4603      	mov	r3, r0
 8001980:	4aa3      	ldr	r2, [pc, #652]	; (8001c10 <MX_FREERTOS_Init+0x2b0>)
 8001982:	6013      	str	r3, [r2, #0]

  /* definition and creation of adc1_ch5_Queue */
  osMessageQDef(adc1_ch5_Queue, 4, float);
 8001984:	4ba3      	ldr	r3, [pc, #652]	; (8001c14 <MX_FREERTOS_Init+0x2b4>)
 8001986:	f507 74b0 	add.w	r4, r7, #352	; 0x160
 800198a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800198c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  adc1_ch5_QueueHandle = osMessageCreate(osMessageQ(adc1_ch5_Queue), NULL);
 8001990:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8001994:	2100      	movs	r1, #0
 8001996:	4618      	mov	r0, r3
 8001998:	f004 fd5d 	bl	8006456 <osMessageCreate>
 800199c:	4603      	mov	r3, r0
 800199e:	4a9e      	ldr	r2, [pc, #632]	; (8001c18 <MX_FREERTOS_Init+0x2b8>)
 80019a0:	6013      	str	r3, [r2, #0]

  /* definition and creation of adc2_ch4_Queue */
  osMessageQDef(adc2_ch4_Queue, 4, float);
 80019a2:	4b9c      	ldr	r3, [pc, #624]	; (8001c14 <MX_FREERTOS_Init+0x2b4>)
 80019a4:	f507 74a8 	add.w	r4, r7, #336	; 0x150
 80019a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  adc2_ch4_QueueHandle = osMessageCreate(osMessageQ(adc2_ch4_Queue), NULL);
 80019ae:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80019b2:	2100      	movs	r1, #0
 80019b4:	4618      	mov	r0, r3
 80019b6:	f004 fd4e 	bl	8006456 <osMessageCreate>
 80019ba:	4603      	mov	r3, r0
 80019bc:	4a97      	ldr	r2, [pc, #604]	; (8001c1c <MX_FREERTOS_Init+0x2bc>)
 80019be:	6013      	str	r3, [r2, #0]

  /* definition and creation of speedLQueue */
  osMessageQDef(speedLQueue, 4, float);
 80019c0:	4b94      	ldr	r3, [pc, #592]	; (8001c14 <MX_FREERTOS_Init+0x2b4>)
 80019c2:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 80019c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  speedLQueueHandle = osMessageCreate(osMessageQ(speedLQueue), NULL);
 80019cc:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80019d0:	2100      	movs	r1, #0
 80019d2:	4618      	mov	r0, r3
 80019d4:	f004 fd3f 	bl	8006456 <osMessageCreate>
 80019d8:	4603      	mov	r3, r0
 80019da:	4a91      	ldr	r2, [pc, #580]	; (8001c20 <MX_FREERTOS_Init+0x2c0>)
 80019dc:	6013      	str	r3, [r2, #0]

  /* definition and creation of speedRQueue */
  osMessageQDef(speedRQueue, 4, float);
 80019de:	4b8d      	ldr	r3, [pc, #564]	; (8001c14 <MX_FREERTOS_Init+0x2b4>)
 80019e0:	f507 7498 	add.w	r4, r7, #304	; 0x130
 80019e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  speedRQueueHandle = osMessageCreate(osMessageQ(speedRQueue), NULL);
 80019ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80019ee:	2100      	movs	r1, #0
 80019f0:	4618      	mov	r0, r3
 80019f2:	f004 fd30 	bl	8006456 <osMessageCreate>
 80019f6:	4603      	mov	r3, r0
 80019f8:	4a8a      	ldr	r2, [pc, #552]	; (8001c24 <MX_FREERTOS_Init+0x2c4>)
 80019fa:	6013      	str	r3, [r2, #0]

  /* definition and creation of speedL_ow */
  osMessageQDef(speedL_ow, 1, float);
 80019fc:	4b8a      	ldr	r3, [pc, #552]	; (8001c28 <MX_FREERTOS_Init+0x2c8>)
 80019fe:	f507 7490 	add.w	r4, r7, #288	; 0x120
 8001a02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  speedL_owHandle = osMessageCreate(osMessageQ(speedL_ow), NULL);
 8001a08:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f004 fd21 	bl	8006456 <osMessageCreate>
 8001a14:	4603      	mov	r3, r0
 8001a16:	4a85      	ldr	r2, [pc, #532]	; (8001c2c <MX_FREERTOS_Init+0x2cc>)
 8001a18:	6013      	str	r3, [r2, #0]

  /* definition and creation of speedR_ow */
  osMessageQDef(speedR_ow, 1, float);
 8001a1a:	4b83      	ldr	r3, [pc, #524]	; (8001c28 <MX_FREERTOS_Init+0x2c8>)
 8001a1c:	f507 7488 	add.w	r4, r7, #272	; 0x110
 8001a20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a22:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  speedR_owHandle = osMessageCreate(osMessageQ(speedR_ow), NULL);
 8001a26:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f004 fd12 	bl	8006456 <osMessageCreate>
 8001a32:	4603      	mov	r3, r0
 8001a34:	4a7e      	ldr	r2, [pc, #504]	; (8001c30 <MX_FREERTOS_Init+0x2d0>)
 8001a36:	6013      	str	r3, [r2, #0]

  /* definition and creation of adc4 */
  osMessageQDef(adc4, 1, uint8_t);
 8001a38:	4b7e      	ldr	r3, [pc, #504]	; (8001c34 <MX_FREERTOS_Init+0x2d4>)
 8001a3a:	f507 7480 	add.w	r4, r7, #256	; 0x100
 8001a3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  adc4Handle = osMessageCreate(osMessageQ(adc4), NULL);
 8001a44:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001a48:	2100      	movs	r1, #0
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f004 fd03 	bl	8006456 <osMessageCreate>
 8001a50:	4603      	mov	r3, r0
 8001a52:	4a79      	ldr	r2, [pc, #484]	; (8001c38 <MX_FREERTOS_Init+0x2d8>)
 8001a54:	6013      	str	r3, [r2, #0]

  /* definition and creation of adc3 */
  osMessageQDef(adc3, 1, uint8_t);
 8001a56:	4b77      	ldr	r3, [pc, #476]	; (8001c34 <MX_FREERTOS_Init+0x2d4>)
 8001a58:	f107 04f0 	add.w	r4, r7, #240	; 0xf0
 8001a5c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a5e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  adc3Handle = osMessageCreate(osMessageQ(adc3), NULL);
 8001a62:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001a66:	2100      	movs	r1, #0
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f004 fcf4 	bl	8006456 <osMessageCreate>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	4a72      	ldr	r2, [pc, #456]	; (8001c3c <MX_FREERTOS_Init+0x2dc>)
 8001a72:	6013      	str	r3, [r2, #0]

  /* definition and creation of adc1_ch5_ow */
  osMessageQDef(adc1_ch5_ow, 1, float);
 8001a74:	4b6c      	ldr	r3, [pc, #432]	; (8001c28 <MX_FREERTOS_Init+0x2c8>)
 8001a76:	f107 04e0 	add.w	r4, r7, #224	; 0xe0
 8001a7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  adc1_ch5_owHandle = osMessageCreate(osMessageQ(adc1_ch5_ow), NULL);
 8001a80:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001a84:	2100      	movs	r1, #0
 8001a86:	4618      	mov	r0, r3
 8001a88:	f004 fce5 	bl	8006456 <osMessageCreate>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	4a6c      	ldr	r2, [pc, #432]	; (8001c40 <MX_FREERTOS_Init+0x2e0>)
 8001a90:	6013      	str	r3, [r2, #0]

  /* definition and creation of adc2_ch4_ow */
  osMessageQDef(adc2_ch4_ow, 1, float);
 8001a92:	4b65      	ldr	r3, [pc, #404]	; (8001c28 <MX_FREERTOS_Init+0x2c8>)
 8001a94:	f107 04d0 	add.w	r4, r7, #208	; 0xd0
 8001a98:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a9a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  adc2_ch4_owHandle = osMessageCreate(osMessageQ(adc2_ch4_ow), NULL);
 8001a9e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f004 fcd6 	bl	8006456 <osMessageCreate>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	4a65      	ldr	r2, [pc, #404]	; (8001c44 <MX_FREERTOS_Init+0x2e4>)
 8001aae:	6013      	str	r3, [r2, #0]

  /* definition and creation of ECUdata */
  osMessageQDef(ECUdata, 1, uint8_t*);
 8001ab0:	4b5d      	ldr	r3, [pc, #372]	; (8001c28 <MX_FREERTOS_Init+0x2c8>)
 8001ab2:	f107 04c0 	add.w	r4, r7, #192	; 0xc0
 8001ab6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ab8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ECUdataHandle = osMessageCreate(osMessageQ(ECUdata), NULL);
 8001abc:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f004 fcc7 	bl	8006456 <osMessageCreate>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	4a5f      	ldr	r2, [pc, #380]	; (8001c48 <MX_FREERTOS_Init+0x2e8>)
 8001acc:	6013      	str	r3, [r2, #0]

  /* definition and creation of battery */
  osMessageQDef(battery, 1, uint8_t);
 8001ace:	4b59      	ldr	r3, [pc, #356]	; (8001c34 <MX_FREERTOS_Init+0x2d4>)
 8001ad0:	f107 04b0 	add.w	r4, r7, #176	; 0xb0
 8001ad4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ad6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  batteryHandle = osMessageCreate(osMessageQ(battery), NULL);
 8001ada:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001ade:	2100      	movs	r1, #0
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f004 fcb8 	bl	8006456 <osMessageCreate>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	4a58      	ldr	r2, [pc, #352]	; (8001c4c <MX_FREERTOS_Init+0x2ec>)
 8001aea:	6013      	str	r3, [r2, #0]

  /* definition and creation of six */
  osMessageQDef(six, 4, float*);
 8001aec:	4b49      	ldr	r3, [pc, #292]	; (8001c14 <MX_FREERTOS_Init+0x2b4>)
 8001aee:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 8001af2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001af4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  sixHandle = osMessageCreate(osMessageQ(six), NULL);
 8001af8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001afc:	2100      	movs	r1, #0
 8001afe:	4618      	mov	r0, r3
 8001b00:	f004 fca9 	bl	8006456 <osMessageCreate>
 8001b04:	4603      	mov	r3, r0
 8001b06:	4a52      	ldr	r2, [pc, #328]	; (8001c50 <MX_FREERTOS_Init+0x2f0>)
 8001b08:	6013      	str	r3, [r2, #0]

  /* definition and creation of six_ow */
  osMessageQDef(six_ow, 1, float*);
 8001b0a:	4b47      	ldr	r3, [pc, #284]	; (8001c28 <MX_FREERTOS_Init+0x2c8>)
 8001b0c:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8001b10:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b12:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  six_owHandle = osMessageCreate(osMessageQ(six_ow), NULL);
 8001b16:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f004 fc9a 	bl	8006456 <osMessageCreate>
 8001b22:	4603      	mov	r3, r0
 8001b24:	4a4b      	ldr	r2, [pc, #300]	; (8001c54 <MX_FREERTOS_Init+0x2f4>)
 8001b26:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of GetCommand */
  osThreadDef(GetCommand, StartGetCommand, osPriorityNormal, 0, 128);
 8001b28:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8001b2c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001b30:	4a49      	ldr	r2, [pc, #292]	; (8001c58 <MX_FREERTOS_Init+0x2f8>)
 8001b32:	461c      	mov	r4, r3
 8001b34:	4615      	mov	r5, r2
 8001b36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GetCommandHandle = osThreadCreate(osThread(GetCommand), NULL);
 8001b42:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001b46:	2100      	movs	r1, #0
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f004 fc24 	bl	8006396 <osThreadCreate>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	4a42      	ldr	r2, [pc, #264]	; (8001c5c <MX_FREERTOS_Init+0x2fc>)
 8001b52:	6013      	str	r3, [r2, #0]

  /* definition and creation of CANGet */
  osThreadDef(CANGet, StartCANGet, osPriorityNormal, 0, 4096);
 8001b54:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8001b58:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001b5c:	4a40      	ldr	r2, [pc, #256]	; (8001c60 <MX_FREERTOS_Init+0x300>)
 8001b5e:	461c      	mov	r4, r3
 8001b60:	4615      	mov	r5, r2
 8001b62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b66:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CANGetHandle = osThreadCreate(osThread(CANGet), NULL);
 8001b6e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b72:	2100      	movs	r1, #0
 8001b74:	4618      	mov	r0, r3
 8001b76:	f004 fc0e 	bl	8006396 <osThreadCreate>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	4a39      	ldr	r2, [pc, #228]	; (8001c64 <MX_FREERTOS_Init+0x304>)
 8001b7e:	6013      	str	r3, [r2, #0]

  /* definition and creation of ADCGet */
  osThreadDef(ADCGet, StartADCGet, osPriorityNormal, 0, 1024);
 8001b80:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8001b84:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001b88:	4a37      	ldr	r2, [pc, #220]	; (8001c68 <MX_FREERTOS_Init+0x308>)
 8001b8a:	461c      	mov	r4, r3
 8001b8c:	4615      	mov	r5, r2
 8001b8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b92:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b96:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ADCGetHandle = osThreadCreate(osThread(ADCGet), NULL);
 8001b9a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f004 fbf8 	bl	8006396 <osThreadCreate>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	4a30      	ldr	r2, [pc, #192]	; (8001c6c <MX_FREERTOS_Init+0x30c>)
 8001baa:	6013      	str	r3, [r2, #0]

  /* definition and creation of toComputer */
  osThreadDef(toComputer, Start_toComputer, osPriorityNormal, 0, 2048);
 8001bac:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8001bb0:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001bb4:	4a2e      	ldr	r2, [pc, #184]	; (8001c70 <MX_FREERTOS_Init+0x310>)
 8001bb6:	461c      	mov	r4, r3
 8001bb8:	4615      	mov	r5, r2
 8001bba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bbe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001bc2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  toComputerHandle = osThreadCreate(osThread(toComputer), NULL);
 8001bc6:	f107 0320 	add.w	r3, r7, #32
 8001bca:	2100      	movs	r1, #0
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f004 fbe2 	bl	8006396 <osThreadCreate>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	4a27      	ldr	r2, [pc, #156]	; (8001c74 <MX_FREERTOS_Init+0x314>)
 8001bd6:	6013      	str	r3, [r2, #0]

  /* definition and creation of CANSend */
  osThreadDef(CANSend, StartCANSend, osPriorityNormal, 0, 2048);
 8001bd8:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8001bdc:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8001be0:	4a25      	ldr	r2, [pc, #148]	; (8001c78 <MX_FREERTOS_Init+0x318>)
 8001be2:	461c      	mov	r4, r3
 8001be4:	4615      	mov	r5, r2
 8001be6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001be8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001bee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CANSendHandle = osThreadCreate(osThread(CANSend), NULL);
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f004 fbcd 	bl	8006396 <osThreadCreate>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	4a1f      	ldr	r2, [pc, #124]	; (8001c7c <MX_FREERTOS_Init+0x31c>)
 8001c00:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001c02:	bf00      	nop
 8001c04:	f507 77c0 	add.w	r7, r7, #384	; 0x180
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bdb0      	pop	{r4, r5, r7, pc}
 8001c0c:	0800d1f0 	.word	0x0800d1f0
 8001c10:	20000284 	.word	0x20000284
 8001c14:	0800d200 	.word	0x0800d200
 8001c18:	20000288 	.word	0x20000288
 8001c1c:	2000028c 	.word	0x2000028c
 8001c20:	20000290 	.word	0x20000290
 8001c24:	20000294 	.word	0x20000294
 8001c28:	0800d210 	.word	0x0800d210
 8001c2c:	20000298 	.word	0x20000298
 8001c30:	2000029c 	.word	0x2000029c
 8001c34:	0800d220 	.word	0x0800d220
 8001c38:	200002a0 	.word	0x200002a0
 8001c3c:	200002a4 	.word	0x200002a4
 8001c40:	200002a8 	.word	0x200002a8
 8001c44:	200002ac 	.word	0x200002ac
 8001c48:	200002b0 	.word	0x200002b0
 8001c4c:	200002b4 	.word	0x200002b4
 8001c50:	200002b8 	.word	0x200002b8
 8001c54:	200002bc 	.word	0x200002bc
 8001c58:	0800d230 	.word	0x0800d230
 8001c5c:	20000270 	.word	0x20000270
 8001c60:	0800d24c 	.word	0x0800d24c
 8001c64:	20000274 	.word	0x20000274
 8001c68:	0800d268 	.word	0x0800d268
 8001c6c:	20000278 	.word	0x20000278
 8001c70:	0800d284 	.word	0x0800d284
 8001c74:	2000027c 	.word	0x2000027c
 8001c78:	0800d2a0 	.word	0x0800d2a0
 8001c7c:	20000280 	.word	0x20000280

08001c80 <StartGetCommand>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartGetCommand */
void StartGetCommand(void const * argument)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGetCommand */
	char *mode = (char*)malloc(sizeof(char)*10);
 8001c88:	200a      	movs	r0, #10
 8001c8a:	f006 fee7 	bl	8008a5c <malloc>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	if(isGet == 'y')
 8001c92:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <StartGetCommand+0x58>)
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	2b79      	cmp	r3, #121	; 0x79
 8001c98:	d111      	bne.n	8001cbe <StartGetCommand+0x3e>
	{
		vTaskSuspend(CANGetHandle);
 8001c9a:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <StartGetCommand+0x5c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f005 fac4 	bl	800722c <vTaskSuspend>
		isGet = 'n';
 8001ca4:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <StartGetCommand+0x58>)
 8001ca6:	226e      	movs	r2, #110	; 0x6e
 8001ca8:	701a      	strb	r2, [r3, #0]
		UI();
 8001caa:	f7ff fa35 	bl	8001118 <UI>
		taskENTER_CRITICAL();
 8001cae:	f006 fa11 	bl	80080d4 <vPortEnterCritical>
//		printf("%s mode\n",mode);
		taskEXIT_CRITICAL();
 8001cb2:	f006 fa3f 	bl	8008134 <vPortExitCritical>
		osDelay(1);
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	f004 fbb9 	bl	800642e <osDelay>
 8001cbc:	e7e9      	b.n	8001c92 <StartGetCommand+0x12>
	}
	else if(isGet == 'o')
 8001cbe:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <StartGetCommand+0x58>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	2b6f      	cmp	r3, #111	; 0x6f
 8001cc4:	d1e5      	bne.n	8001c92 <StartGetCommand+0x12>
	{
		vTaskResume(CANGetHandle);
 8001cc6:	4b05      	ldr	r3, [pc, #20]	; (8001cdc <StartGetCommand+0x5c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f005 fb72 	bl	80073b4 <vTaskResume>
		isGet = 'n';
 8001cd0:	4b01      	ldr	r3, [pc, #4]	; (8001cd8 <StartGetCommand+0x58>)
 8001cd2:	226e      	movs	r2, #110	; 0x6e
 8001cd4:	701a      	strb	r2, [r3, #0]
	if(isGet == 'y')
 8001cd6:	e7dc      	b.n	8001c92 <StartGetCommand+0x12>
 8001cd8:	20000515 	.word	0x20000515
 8001cdc:	20000274 	.word	0x20000274

08001ce0 <StartCANGet>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCANGet */
void StartCANGet(void const * argument)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b094      	sub	sp, #80	; 0x50
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCANGet */
	CAN_RxHeaderTypeDef RxMessage;
	float tempdata;
//	float ADC_data;
	uint8_t  data[8]={0};
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]
 8001cec:	2300      	movs	r3, #0
 8001cee:	61bb      	str	r3, [r7, #24]
	float SpeedLlast;
	float SpeedRlast;
	SpeedLlast = 1.0;
 8001cf0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001cf4:	64fb      	str	r3, [r7, #76]	; 0x4c
	SpeedRlast = 1.0;
 8001cf6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001cfa:	64bb      	str	r3, [r7, #72]	; 0x48
	float *six_result;
	float *six_data = (float*)malloc(sizeof(float)*8);
 8001cfc:	2020      	movs	r0, #32
 8001cfe:	f006 fead 	bl	8008a5c <malloc>
 8001d02:	4603      	mov	r3, r0
 8001d04:	613b      	str	r3, [r7, #16]
	uint8_t *ECU_data = (uint8_t*)malloc(sizeof(uint8_t)*8);
 8001d06:	2008      	movs	r0, #8
 8001d08:	f006 fea8 	bl	8008a5c <malloc>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  if(!HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxMessage, data))
 8001d10:	f107 0314 	add.w	r3, r7, #20
 8001d14:	f107 0220 	add.w	r2, r7, #32
 8001d18:	2100      	movs	r1, #0
 8001d1a:	48ca      	ldr	r0, [pc, #808]	; (8002044 <StartCANGet+0x364>)
 8001d1c:	f002 f809 	bl	8003d32 <HAL_CAN_GetRxMessage>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	f040 81b4 	bne.w	8002090 <StartCANGet+0x3b0>
	  {
		  switch (RxMessage.StdId)
 8001d28:	6a3b      	ldr	r3, [r7, #32]
 8001d2a:	f240 3253 	movw	r2, #851	; 0x353
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	f000 819c 	beq.w	800206c <StartCANGet+0x38c>
 8001d34:	f5b3 7f55 	cmp.w	r3, #852	; 0x354
 8001d38:	f080 81ac 	bcs.w	8002094 <StartCANGet+0x3b4>
 8001d3c:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8001d40:	f000 8153 	beq.w	8001fea <StartCANGet+0x30a>
 8001d44:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8001d48:	f200 81a4 	bhi.w	8002094 <StartCANGet+0x3b4>
 8001d4c:	2b50      	cmp	r3, #80	; 0x50
 8001d4e:	f000 8084 	beq.w	8001e5a <StartCANGet+0x17a>
 8001d52:	2b50      	cmp	r3, #80	; 0x50
 8001d54:	f200 819e 	bhi.w	8002094 <StartCANGet+0x3b4>
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d040      	beq.n	8001dde <StartCANGet+0xfe>
 8001d5c:	2b03      	cmp	r3, #3
 8001d5e:	f040 8199 	bne.w	8002094 <StartCANGet+0x3b4>
		  {
			  case 0x03://Left speed sensor
				tempdata = speedSensorL(data);
 8001d62:	f107 0314 	add.w	r3, r7, #20
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff f946 	bl	8000ff8 <speedSensorL>
 8001d6c:	eef0 7a40 	vmov.f32	s15, s0
 8001d70:	edc7 7a07 	vstr	s15, [r7, #28]
				if((int)(tempdata*10) > 1 && (int)(tempdata*10) != (int)(SpeedLlast*10))
 8001d74:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d78:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001d7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d84:	ee17 3a90 	vmov	r3, s15
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	dd25      	ble.n	8001dd8 <StartCANGet+0xf8>
 8001d8c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d90:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001d94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d9c:	ee17 2a90 	vmov	r2, s15
 8001da0:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001da4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001da8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001db0:	ee17 3a90 	vmov	r3, s15
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d00f      	beq.n	8001dd8 <StartCANGet+0xf8>
				{
				  xQueueSendToBack(speedLQueueHandle,&tempdata,0);
 8001db8:	4ba3      	ldr	r3, [pc, #652]	; (8002048 <StartCANGet+0x368>)
 8001dba:	6818      	ldr	r0, [r3, #0]
 8001dbc:	f107 011c 	add.w	r1, r7, #28
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f004 fd5e 	bl	8006884 <xQueueGenericSend>
				  xQueueOverwrite(speedL_owHandle,&tempdata);
 8001dc8:	4ba0      	ldr	r3, [pc, #640]	; (800204c <StartCANGet+0x36c>)
 8001dca:	6818      	ldr	r0, [r3, #0]
 8001dcc:	f107 011c 	add.w	r1, r7, #28
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f004 fd56 	bl	8006884 <xQueueGenericSend>
				}
				SpeedLlast = tempdata;
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	64fb      	str	r3, [r7, #76]	; 0x4c
				break;
 8001ddc:	e15d      	b.n	800209a <StartCANGet+0x3ba>

			  case 0x02://Right speed sensor
				tempdata = speedSensorR(data);
 8001dde:	f107 0314 	add.w	r3, r7, #20
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff f950 	bl	8001088 <speedSensorR>
 8001de8:	eef0 7a40 	vmov.f32	s15, s0
 8001dec:	edc7 7a07 	vstr	s15, [r7, #28]
				if((int)(tempdata*10) > 1 && (int)(tempdata*100) != (int)(SpeedRlast*100))
 8001df0:	edd7 7a07 	vldr	s15, [r7, #28]
 8001df4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001df8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dfc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e00:	ee17 3a90 	vmov	r3, s15
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	dd25      	ble.n	8001e54 <StartCANGet+0x174>
 8001e08:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e0c:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8002050 <StartCANGet+0x370>
 8001e10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e18:	ee17 2a90 	vmov	r2, s15
 8001e1c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001e20:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8002050 <StartCANGet+0x370>
 8001e24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e2c:	ee17 3a90 	vmov	r3, s15
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d00f      	beq.n	8001e54 <StartCANGet+0x174>
				{
				  xQueueSendToBack(speedRQueueHandle,&tempdata,0);
 8001e34:	4b87      	ldr	r3, [pc, #540]	; (8002054 <StartCANGet+0x374>)
 8001e36:	6818      	ldr	r0, [r3, #0]
 8001e38:	f107 011c 	add.w	r1, r7, #28
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f004 fd20 	bl	8006884 <xQueueGenericSend>
				  xQueueOverwrite(speedR_owHandle,&tempdata);
 8001e44:	4b84      	ldr	r3, [pc, #528]	; (8002058 <StartCANGet+0x378>)
 8001e46:	6818      	ldr	r0, [r3, #0]
 8001e48:	f107 011c 	add.w	r1, r7, #28
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f004 fd18 	bl	8006884 <xQueueGenericSend>
				}
				SpeedRlast = tempdata;
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	64bb      	str	r3, [r7, #72]	; 0x48
				break;
 8001e58:	e11f      	b.n	800209a <StartCANGet+0x3ba>
			  case 0x50://six-aix sensor
				if(data[1] == 0x51)
 8001e5a:	7d7b      	ldrb	r3, [r7, #21]
 8001e5c:	2b51      	cmp	r3, #81	; 0x51
 8001e5e:	d151      	bne.n	8001f04 <StartCANGet+0x224>
				{
					six_result = Six_axis_acceleration(data);
 8001e60:	f107 0314 	add.w	r3, r7, #20
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff f9eb 	bl	8001240 <Six_axis_acceleration>
 8001e6a:	63f8      	str	r0, [r7, #60]	; 0x3c
					for(uint8_t i=0;i<2;i++)
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001e72:	e010      	b.n	8001e96 <StartCANGet+0x1b6>
					{
						six_data[i] = six_result[i];
 8001e74:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001e7c:	441a      	add	r2, r3
 8001e7e:	6939      	ldr	r1, [r7, #16]
 8001e80:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	440b      	add	r3, r1
 8001e88:	6812      	ldr	r2, [r2, #0]
 8001e8a:	601a      	str	r2, [r3, #0]
					for(uint8_t i=0;i<2;i++)
 8001e8c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001e90:	3301      	adds	r3, #1
 8001e92:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001e96:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d9ea      	bls.n	8001e74 <StartCANGet+0x194>
					}
					xQueueOverwrite(six_owHandle,&six_data);
 8001e9e:	4b6f      	ldr	r3, [pc, #444]	; (800205c <StartCANGet+0x37c>)
 8001ea0:	6818      	ldr	r0, [r3, #0]
 8001ea2:	f107 0110 	add.w	r1, r7, #16
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f004 fceb 	bl	8006884 <xQueueGenericSend>
					for(uint8_t i=0;i<2;i++)
 8001eae:	2300      	movs	r3, #0
 8001eb0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8001eb4:	e016      	b.n	8001ee4 <StartCANGet+0x204>
					{
						six_data[i] = six_data[i]*120;
 8001eb6:	693a      	ldr	r2, [r7, #16]
 8001eb8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4413      	add	r3, r2
 8001ec0:	edd3 7a00 	vldr	s15, [r3]
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8002060 <StartCANGet+0x380>
 8001ed2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ed6:	edc3 7a00 	vstr	s15, [r3]
					for(uint8_t i=0;i<2;i++)
 8001eda:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001ede:	3301      	adds	r3, #1
 8001ee0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8001ee4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d9e4      	bls.n	8001eb6 <StartCANGet+0x1d6>
					}
					xQueueSendToBack(sixHandle,&six_data,0);
 8001eec:	4b5d      	ldr	r3, [pc, #372]	; (8002064 <StartCANGet+0x384>)
 8001eee:	6818      	ldr	r0, [r3, #0]
 8001ef0:	f107 0110 	add.w	r1, r7, #16
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f004 fcc4 	bl	8006884 <xQueueGenericSend>

					free(six_result);
 8001efc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001efe:	f006 fdb5 	bl	8008a6c <free>
					xQueueOverwrite(six_owHandle,&six_data);
					xQueueSendToBack(sixHandle,&six_data,0);

					free(six_result);
				}
				break;
 8001f02:	e0c9      	b.n	8002098 <StartCANGet+0x3b8>
				else if(data[1] == 0x52)
 8001f04:	7d7b      	ldrb	r3, [r7, #21]
 8001f06:	2b52      	cmp	r3, #82	; 0x52
 8001f08:	d135      	bne.n	8001f76 <StartCANGet+0x296>
					six_result = Six_axis_ang_acceleration(data);
 8001f0a:	f107 0314 	add.w	r3, r7, #20
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff fa1a 	bl	8001348 <Six_axis_ang_acceleration>
 8001f14:	63f8      	str	r0, [r7, #60]	; 0x3c
					for(uint8_t i=2;i<5;i++)
 8001f16:	2302      	movs	r3, #2
 8001f18:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8001f1c:	e013      	b.n	8001f46 <StartCANGet+0x266>
						six_data[i] = six_result[i-2];
 8001f1e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001f22:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001f26:	3b02      	subs	r3, #2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f2c:	441a      	add	r2, r3
 8001f2e:	6939      	ldr	r1, [r7, #16]
 8001f30:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	440b      	add	r3, r1
 8001f38:	6812      	ldr	r2, [r2, #0]
 8001f3a:	601a      	str	r2, [r3, #0]
					for(uint8_t i=2;i<5;i++)
 8001f3c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001f40:	3301      	adds	r3, #1
 8001f42:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8001f46:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001f4a:	2b04      	cmp	r3, #4
 8001f4c:	d9e7      	bls.n	8001f1e <StartCANGet+0x23e>
					xQueueOverwrite(six_owHandle,&six_data);
 8001f4e:	4b43      	ldr	r3, [pc, #268]	; (800205c <StartCANGet+0x37c>)
 8001f50:	6818      	ldr	r0, [r3, #0]
 8001f52:	f107 0110 	add.w	r1, r7, #16
 8001f56:	2302      	movs	r3, #2
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f004 fc93 	bl	8006884 <xQueueGenericSend>
					xQueueSendToBack(sixHandle,&six_data,0);
 8001f5e:	4b41      	ldr	r3, [pc, #260]	; (8002064 <StartCANGet+0x384>)
 8001f60:	6818      	ldr	r0, [r3, #0]
 8001f62:	f107 0110 	add.w	r1, r7, #16
 8001f66:	2300      	movs	r3, #0
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f004 fc8b 	bl	8006884 <xQueueGenericSend>
					free(six_result);
 8001f6e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001f70:	f006 fd7c 	bl	8008a6c <free>
				break;
 8001f74:	e090      	b.n	8002098 <StartCANGet+0x3b8>
				else if(data[1] == 0x53)
 8001f76:	7d7b      	ldrb	r3, [r7, #21]
 8001f78:	2b53      	cmp	r3, #83	; 0x53
 8001f7a:	f040 808d 	bne.w	8002098 <StartCANGet+0x3b8>
					six_result = Six_axis_angular(data);
 8001f7e:	f107 0314 	add.w	r3, r7, #20
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff fa64 	bl	8001450 <Six_axis_angular>
 8001f88:	63f8      	str	r0, [r7, #60]	; 0x3c
					for(uint8_t i=5;i<8;i++)
 8001f8a:	2305      	movs	r3, #5
 8001f8c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 8001f90:	e013      	b.n	8001fba <StartCANGet+0x2da>
						six_data[i] = six_result[i-5];
 8001f92:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001f96:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001f9a:	3b05      	subs	r3, #5
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001fa0:	441a      	add	r2, r3
 8001fa2:	6939      	ldr	r1, [r7, #16]
 8001fa4:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	440b      	add	r3, r1
 8001fac:	6812      	ldr	r2, [r2, #0]
 8001fae:	601a      	str	r2, [r3, #0]
					for(uint8_t i=5;i<8;i++)
 8001fb0:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 8001fba:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001fbe:	2b07      	cmp	r3, #7
 8001fc0:	d9e7      	bls.n	8001f92 <StartCANGet+0x2b2>
					xQueueOverwrite(six_owHandle,&six_data);
 8001fc2:	4b26      	ldr	r3, [pc, #152]	; (800205c <StartCANGet+0x37c>)
 8001fc4:	6818      	ldr	r0, [r3, #0]
 8001fc6:	f107 0110 	add.w	r1, r7, #16
 8001fca:	2302      	movs	r3, #2
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f004 fc59 	bl	8006884 <xQueueGenericSend>
					xQueueSendToBack(sixHandle,&six_data,0);
 8001fd2:	4b24      	ldr	r3, [pc, #144]	; (8002064 <StartCANGet+0x384>)
 8001fd4:	6818      	ldr	r0, [r3, #0]
 8001fd6:	f107 0110 	add.w	r1, r7, #16
 8001fda:	2300      	movs	r3, #0
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f004 fc51 	bl	8006884 <xQueueGenericSend>
					free(six_result);
 8001fe2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001fe4:	f006 fd42 	bl	8008a6c <free>
				break;
 8001fe8:	e056      	b.n	8002098 <StartCANGet+0x3b8>

			  case 0x310://ECU data
				if(uxQueueMessagesWaiting(ECUdataHandle))
 8001fea:	4b1f      	ldr	r3, [pc, #124]	; (8002068 <StartCANGet+0x388>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f004 fe26 	bl	8006c40 <uxQueueMessagesWaiting>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <StartCANGet+0x322>
				{
					free(ECU_data);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f006 fd35 	bl	8008a6c <free>
				}
				for(uint8_t i=0;i<8;i++)
 8002002:	2300      	movs	r3, #0
 8002004:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8002008:	e00f      	b.n	800202a <StartCANGet+0x34a>
				{
					ECU_data[i] = data[i];
 800200a:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
 800200e:	68f9      	ldr	r1, [r7, #12]
 8002010:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002014:	440b      	add	r3, r1
 8002016:	3250      	adds	r2, #80	; 0x50
 8002018:	443a      	add	r2, r7
 800201a:	f812 2c3c 	ldrb.w	r2, [r2, #-60]
 800201e:	701a      	strb	r2, [r3, #0]
				for(uint8_t i=0;i<8;i++)
 8002020:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002024:	3301      	adds	r3, #1
 8002026:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800202a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800202e:	2b07      	cmp	r3, #7
 8002030:	d9eb      	bls.n	800200a <StartCANGet+0x32a>
				}
				xQueueOverwrite(ECUdataHandle,&ECU_data);
 8002032:	4b0d      	ldr	r3, [pc, #52]	; (8002068 <StartCANGet+0x388>)
 8002034:	6818      	ldr	r0, [r3, #0]
 8002036:	f107 010c 	add.w	r1, r7, #12
 800203a:	2302      	movs	r3, #2
 800203c:	2200      	movs	r2, #0
 800203e:	f004 fc21 	bl	8006884 <xQueueGenericSend>
				break;
 8002042:	e02a      	b.n	800209a <StartCANGet+0x3ba>
 8002044:	20000248 	.word	0x20000248
 8002048:	20000290 	.word	0x20000290
 800204c:	20000298 	.word	0x20000298
 8002050:	42c80000 	.word	0x42c80000
 8002054:	20000294 	.word	0x20000294
 8002058:	2000029c 	.word	0x2000029c
 800205c:	200002bc 	.word	0x200002bc
 8002060:	42f00000 	.word	0x42f00000
 8002064:	200002b8 	.word	0x200002b8
 8002068:	200002b0 	.word	0x200002b0
			  case 0x353://ADCM2 data
				xQueueOverwrite(adc3Handle,&data[0]);
 800206c:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <StartCANGet+0x3e0>)
 800206e:	6818      	ldr	r0, [r3, #0]
 8002070:	f107 0114 	add.w	r1, r7, #20
 8002074:	2302      	movs	r3, #2
 8002076:	2200      	movs	r2, #0
 8002078:	f004 fc04 	bl	8006884 <xQueueGenericSend>
				xQueueOverwrite(adc4Handle,&data[2]);
 800207c:	4b11      	ldr	r3, [pc, #68]	; (80020c4 <StartCANGet+0x3e4>)
 800207e:	6818      	ldr	r0, [r3, #0]
 8002080:	f107 0314 	add.w	r3, r7, #20
 8002084:	1c99      	adds	r1, r3, #2
 8002086:	2302      	movs	r3, #2
 8002088:	2200      	movs	r2, #0
 800208a:	f004 fbfb 	bl	8006884 <xQueueGenericSend>
				break;
 800208e:	e004      	b.n	800209a <StartCANGet+0x3ba>
			  default:
				  break;
		  }
	  }
 8002090:	bf00      	nop
 8002092:	e002      	b.n	800209a <StartCANGet+0x3ba>
				  break;
 8002094:	bf00      	nop
 8002096:	e000      	b.n	800209a <StartCANGet+0x3ba>
				break;
 8002098:	bf00      	nop

	  RxMessage.StdId = 0;
 800209a:	2300      	movs	r3, #0
 800209c:	623b      	str	r3, [r7, #32]
	  if(RxMessage.ExtId == 0x186040F3)
 800209e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a0:	4a09      	ldr	r2, [pc, #36]	; (80020c8 <StartCANGet+0x3e8>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d102      	bne.n	80020ac <StartCANGet+0x3cc>
	  {
		  printf("battery");
 80020a6:	4809      	ldr	r0, [pc, #36]	; (80020cc <StartCANGet+0x3ec>)
 80020a8:	f007 fc58 	bl	800995c <iprintf>
	  }
	  fflush(stdout);
 80020ac:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <StartCANGet+0x3f0>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f006 fba2 	bl	80087fc <fflush>
	  RxMessage.ExtId = 0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
	  if(!HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxMessage, data))
 80020bc:	e628      	b.n	8001d10 <StartCANGet+0x30>
 80020be:	bf00      	nop
 80020c0:	200002a4 	.word	0x200002a4
 80020c4:	200002a0 	.word	0x200002a0
 80020c8:	186040f3 	.word	0x186040f3
 80020cc:	0800d2bc 	.word	0x0800d2bc
 80020d0:	20000010 	.word	0x20000010
 80020d4:	00000000 	.word	0x00000000

080020d8 <StartADCGet>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartADCGet */
void StartADCGet(void const * argument)
{
 80020d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020da:	b095      	sub	sp, #84	; 0x54
 80020dc:	af10      	add	r7, sp, #64	; 0x40
 80020de:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
//	  temp_adc_value = GET_ADC_AVERAGE(hadc1,ADC_CHANNEL_5,20);
	  AD_Value = GET_ADC_AVERAGE(hadc1,ADC_CHANNEL_5,10) * 100  * 3.3/4096;
 80020e0:	4e47      	ldr	r6, [pc, #284]	; (8002200 <StartADCGet+0x128>)
 80020e2:	230a      	movs	r3, #10
 80020e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80020e6:	2305      	movs	r3, #5
 80020e8:	930e      	str	r3, [sp, #56]	; 0x38
 80020ea:	466d      	mov	r5, sp
 80020ec:	f106 0410 	add.w	r4, r6, #16
 80020f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020fc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002100:	e885 0003 	stmia.w	r5, {r0, r1}
 8002104:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002108:	f7ff fafe 	bl	8001708 <GET_ADC_AVERAGE>
 800210c:	4603      	mov	r3, r0
 800210e:	461a      	mov	r2, r3
 8002110:	2364      	movs	r3, #100	; 0x64
 8002112:	fb02 f303 	mul.w	r3, r2, r3
 8002116:	4618      	mov	r0, r3
 8002118:	f7fe fa04 	bl	8000524 <__aeabi_i2d>
 800211c:	a336      	add	r3, pc, #216	; (adr r3, 80021f8 <StartADCGet+0x120>)
 800211e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002122:	f7fe fa69 	bl	80005f8 <__aeabi_dmul>
 8002126:	4602      	mov	r2, r0
 8002128:	460b      	mov	r3, r1
 800212a:	4610      	mov	r0, r2
 800212c:	4619      	mov	r1, r3
 800212e:	f04f 0200 	mov.w	r2, #0
 8002132:	4b34      	ldr	r3, [pc, #208]	; (8002204 <StartADCGet+0x12c>)
 8002134:	f7fe fb8a 	bl	800084c <__aeabi_ddiv>
 8002138:	4602      	mov	r2, r0
 800213a:	460b      	mov	r3, r1
 800213c:	4610      	mov	r0, r2
 800213e:	4619      	mov	r1, r3
 8002140:	f7fe fd52 	bl	8000be8 <__aeabi_d2f>
 8002144:	4603      	mov	r3, r0
 8002146:	60fb      	str	r3, [r7, #12]
	  xQueueSendToBack(adc1_ch5_QueueHandle,&AD_Value,0);
 8002148:	4b2f      	ldr	r3, [pc, #188]	; (8002208 <StartADCGet+0x130>)
 800214a:	6818      	ldr	r0, [r3, #0]
 800214c:	f107 010c 	add.w	r1, r7, #12
 8002150:	2300      	movs	r3, #0
 8002152:	2200      	movs	r2, #0
 8002154:	f004 fb96 	bl	8006884 <xQueueGenericSend>
	  xQueueOverwrite(adc1_ch5_owHandle,&AD_Value);
 8002158:	4b2c      	ldr	r3, [pc, #176]	; (800220c <StartADCGet+0x134>)
 800215a:	6818      	ldr	r0, [r3, #0]
 800215c:	f107 010c 	add.w	r1, r7, #12
 8002160:	2302      	movs	r3, #2
 8002162:	2200      	movs	r2, #0
 8002164:	f004 fb8e 	bl	8006884 <xQueueGenericSend>


//	  temp_adc_value = GET_ADC_AVERAGE(hadc1,ADC_CHANNEL_4,20);
	  AD_Value = GET_ADC_AVERAGE(hadc1,ADC_CHANNEL_4,10) * 100  * 3.3/4096;
 8002168:	4e25      	ldr	r6, [pc, #148]	; (8002200 <StartADCGet+0x128>)
 800216a:	230a      	movs	r3, #10
 800216c:	930f      	str	r3, [sp, #60]	; 0x3c
 800216e:	2304      	movs	r3, #4
 8002170:	930e      	str	r3, [sp, #56]	; 0x38
 8002172:	466d      	mov	r5, sp
 8002174:	f106 0410 	add.w	r4, r6, #16
 8002178:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800217a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800217c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800217e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002180:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002182:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002184:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002188:	e885 0003 	stmia.w	r5, {r0, r1}
 800218c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002190:	f7ff faba 	bl	8001708 <GET_ADC_AVERAGE>
 8002194:	4603      	mov	r3, r0
 8002196:	461a      	mov	r2, r3
 8002198:	2364      	movs	r3, #100	; 0x64
 800219a:	fb02 f303 	mul.w	r3, r2, r3
 800219e:	4618      	mov	r0, r3
 80021a0:	f7fe f9c0 	bl	8000524 <__aeabi_i2d>
 80021a4:	a314      	add	r3, pc, #80	; (adr r3, 80021f8 <StartADCGet+0x120>)
 80021a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021aa:	f7fe fa25 	bl	80005f8 <__aeabi_dmul>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	4610      	mov	r0, r2
 80021b4:	4619      	mov	r1, r3
 80021b6:	f04f 0200 	mov.w	r2, #0
 80021ba:	4b12      	ldr	r3, [pc, #72]	; (8002204 <StartADCGet+0x12c>)
 80021bc:	f7fe fb46 	bl	800084c <__aeabi_ddiv>
 80021c0:	4602      	mov	r2, r0
 80021c2:	460b      	mov	r3, r1
 80021c4:	4610      	mov	r0, r2
 80021c6:	4619      	mov	r1, r3
 80021c8:	f7fe fd0e 	bl	8000be8 <__aeabi_d2f>
 80021cc:	4603      	mov	r3, r0
 80021ce:	60fb      	str	r3, [r7, #12]
	  xQueueSendToBack(adc2_ch4_QueueHandle,&AD_Value,0);
 80021d0:	4b0f      	ldr	r3, [pc, #60]	; (8002210 <StartADCGet+0x138>)
 80021d2:	6818      	ldr	r0, [r3, #0]
 80021d4:	f107 010c 	add.w	r1, r7, #12
 80021d8:	2300      	movs	r3, #0
 80021da:	2200      	movs	r2, #0
 80021dc:	f004 fb52 	bl	8006884 <xQueueGenericSend>
	  xQueueOverwrite(adc2_ch4_owHandle,&AD_Value);
 80021e0:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <StartADCGet+0x13c>)
 80021e2:	6818      	ldr	r0, [r3, #0]
 80021e4:	f107 010c 	add.w	r1, r7, #12
 80021e8:	2302      	movs	r3, #2
 80021ea:	2200      	movs	r2, #0
 80021ec:	f004 fb4a 	bl	8006884 <xQueueGenericSend>
	  AD_Value = GET_ADC_AVERAGE(hadc1,ADC_CHANNEL_5,10) * 100  * 3.3/4096;
 80021f0:	e776      	b.n	80020e0 <StartADCGet+0x8>
 80021f2:	bf00      	nop
 80021f4:	f3af 8000 	nop.w
 80021f8:	66666666 	.word	0x66666666
 80021fc:	400a6666 	.word	0x400a6666
 8002200:	20000200 	.word	0x20000200
 8002204:	40b00000 	.word	0x40b00000
 8002208:	20000288 	.word	0x20000288
 800220c:	200002a8 	.word	0x200002a8
 8002210:	2000028c 	.word	0x2000028c
 8002214:	200002ac 	.word	0x200002ac

08002218 <Start_toComputer>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_toComputer */
void Start_toComputer(void const * argument)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b088      	sub	sp, #32
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_toComputer */
	float num;
	float num2;
	uint8_t ADC_data;
	uint8_t *ECU_dataArray = (uint8_t *)malloc(sizeof(uint8_t) * 8);//
 8002220:	2008      	movs	r0, #8
 8002222:	f006 fc1b 	bl	8008a5c <malloc>
 8002226:	4603      	mov	r3, r0
 8002228:	613b      	str	r3, [r7, #16]
	float *six;
  /* Infinite loop */
  for(;;)
  {
	  if(xQueueReceive(speedR_owHandle, &num, 0))
 800222a:	4b6f      	ldr	r3, [pc, #444]	; (80023e8 <Start_toComputer+0x1d0>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f107 011c 	add.w	r1, r7, #28
 8002232:	2200      	movs	r2, #0
 8002234:	4618      	mov	r0, r3
 8002236:	f004 fc23 	bl	8006a80 <xQueueReceive>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d004      	beq.n	800224a <Start_toComputer+0x32>
	  {
		  taskENTER_CRITICAL();
 8002240:	f005 ff48 	bl	80080d4 <vPortEnterCritical>
//  		  printf("SR %.2f\n",num);
		  taskEXIT_CRITICAL();
 8002244:	f005 ff76 	bl	8008134 <vPortExitCritical>
 8002248:	e00e      	b.n	8002268 <Start_toComputer+0x50>
	  }
	  else if(xQueueReceive(speedL_owHandle, &num, 0))
 800224a:	4b68      	ldr	r3, [pc, #416]	; (80023ec <Start_toComputer+0x1d4>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f107 011c 	add.w	r1, r7, #28
 8002252:	2200      	movs	r2, #0
 8002254:	4618      	mov	r0, r3
 8002256:	f004 fc13 	bl	8006a80 <xQueueReceive>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d003      	beq.n	8002268 <Start_toComputer+0x50>
	  {
		  taskENTER_CRITICAL();
 8002260:	f005 ff38 	bl	80080d4 <vPortEnterCritical>
//		  printf("SL %.2f\n",num);
		  taskEXIT_CRITICAL();
 8002264:	f005 ff66 	bl	8008134 <vPortExitCritical>
	  }
	  if(xQueueReceive(adc1_ch5_owHandle, &num, 0) && (xQueueReceive(adc2_ch4_owHandle, &num2, 0)))
 8002268:	4b61      	ldr	r3, [pc, #388]	; (80023f0 <Start_toComputer+0x1d8>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f107 011c 	add.w	r1, r7, #28
 8002270:	2200      	movs	r2, #0
 8002272:	4618      	mov	r0, r3
 8002274:	f004 fc04 	bl	8006a80 <xQueueReceive>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00e      	beq.n	800229c <Start_toComputer+0x84>
 800227e:	4b5d      	ldr	r3, [pc, #372]	; (80023f4 <Start_toComputer+0x1dc>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f107 0118 	add.w	r1, r7, #24
 8002286:	2200      	movs	r2, #0
 8002288:	4618      	mov	r0, r3
 800228a:	f004 fbf9 	bl	8006a80 <xQueueReceive>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d003      	beq.n	800229c <Start_toComputer+0x84>
	  {
		  taskENTER_CRITICAL();
 8002294:	f005 ff1e 	bl	80080d4 <vPortEnterCritical>
//		  printf("ADCFL %.2f\nADCFR %.2f\n",num,num2);
		  taskEXIT_CRITICAL();
 8002298:	f005 ff4c 	bl	8008134 <vPortExitCritical>
	  }
	  else
	  {

	  }
	  if(xQueueReceive(six_owHandle, &six, 0))
 800229c:	4b56      	ldr	r3, [pc, #344]	; (80023f8 <Start_toComputer+0x1e0>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f107 010c 	add.w	r1, r7, #12
 80022a4:	2200      	movs	r2, #0
 80022a6:	4618      	mov	r0, r3
 80022a8:	f004 fbea 	bl	8006a80 <xQueueReceive>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d05a      	beq.n	8002368 <Start_toComputer+0x150>
	  {
		  taskENTER_CRITICAL();
 80022b2:	f005 ff0f 	bl	80080d4 <vPortEnterCritical>
//		  printf("ax %d\n",(uint8_t)six[0]);
		  printf("ax %.2f\n",six[0]);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7fe f944 	bl	8000548 <__aeabi_f2d>
 80022c0:	4602      	mov	r2, r0
 80022c2:	460b      	mov	r3, r1
 80022c4:	484d      	ldr	r0, [pc, #308]	; (80023fc <Start_toComputer+0x1e4>)
 80022c6:	f007 fb49 	bl	800995c <iprintf>
		  printf("ay %.2f\n",six[1]);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	3304      	adds	r3, #4
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7fe f939 	bl	8000548 <__aeabi_f2d>
 80022d6:	4602      	mov	r2, r0
 80022d8:	460b      	mov	r3, r1
 80022da:	4849      	ldr	r0, [pc, #292]	; (8002400 <Start_toComputer+0x1e8>)
 80022dc:	f007 fb3e 	bl	800995c <iprintf>
		  printf("Ox %.2f\n",six[2]);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	3308      	adds	r3, #8
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7fe f92e 	bl	8000548 <__aeabi_f2d>
 80022ec:	4602      	mov	r2, r0
 80022ee:	460b      	mov	r3, r1
 80022f0:	4844      	ldr	r0, [pc, #272]	; (8002404 <Start_toComputer+0x1ec>)
 80022f2:	f007 fb33 	bl	800995c <iprintf>
		  printf("Oy %.2f\n",six[3]);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	330c      	adds	r3, #12
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7fe f923 	bl	8000548 <__aeabi_f2d>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4840      	ldr	r0, [pc, #256]	; (8002408 <Start_toComputer+0x1f0>)
 8002308:	f007 fb28 	bl	800995c <iprintf>
		  printf("Oz %.2f\n",six[4]);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	3310      	adds	r3, #16
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4618      	mov	r0, r3
 8002314:	f7fe f918 	bl	8000548 <__aeabi_f2d>
 8002318:	4602      	mov	r2, r0
 800231a:	460b      	mov	r3, r1
 800231c:	483b      	ldr	r0, [pc, #236]	; (800240c <Start_toComputer+0x1f4>)
 800231e:	f007 fb1d 	bl	800995c <iprintf>
		  printf("R  %.2f\n",six[5]);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	3314      	adds	r3, #20
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4618      	mov	r0, r3
 800232a:	f7fe f90d 	bl	8000548 <__aeabi_f2d>
 800232e:	4602      	mov	r2, r0
 8002330:	460b      	mov	r3, r1
 8002332:	4837      	ldr	r0, [pc, #220]	; (8002410 <Start_toComputer+0x1f8>)
 8002334:	f007 fb12 	bl	800995c <iprintf>
		  printf("P  %.2f\n",six[6]);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	3318      	adds	r3, #24
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4618      	mov	r0, r3
 8002340:	f7fe f902 	bl	8000548 <__aeabi_f2d>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
 8002348:	4832      	ldr	r0, [pc, #200]	; (8002414 <Start_toComputer+0x1fc>)
 800234a:	f007 fb07 	bl	800995c <iprintf>
		  printf("Y  %.2f\n",six[7]);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	331c      	adds	r3, #28
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe f8f7 	bl	8000548 <__aeabi_f2d>
 800235a:	4602      	mov	r2, r0
 800235c:	460b      	mov	r3, r1
 800235e:	482e      	ldr	r0, [pc, #184]	; (8002418 <Start_toComputer+0x200>)
 8002360:	f007 fafc 	bl	800995c <iprintf>
//		  free(six);//    six
		  taskEXIT_CRITICAL();
 8002364:	f005 fee6 	bl	8008134 <vPortExitCritical>
	  }

	  if(xQueueReceive(adc3Handle, &ADC_data, 0))
 8002368:	4b2c      	ldr	r3, [pc, #176]	; (800241c <Start_toComputer+0x204>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f107 0117 	add.w	r1, r7, #23
 8002370:	2200      	movs	r2, #0
 8002372:	4618      	mov	r0, r3
 8002374:	f004 fb84 	bl	8006a80 <xQueueReceive>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d004      	beq.n	8002388 <Start_toComputer+0x170>
	  {
		  taskENTER_CRITICAL();
 800237e:	f005 fea9 	bl	80080d4 <vPortEnterCritical>
//		  printf("ADCBL %d\n",ADC_data);
		  taskEXIT_CRITICAL();
 8002382:	f005 fed7 	bl	8008134 <vPortExitCritical>
 8002386:	e00e      	b.n	80023a6 <Start_toComputer+0x18e>
	  }
	  else if(xQueueReceive(adc4Handle, &ADC_data, 0))
 8002388:	4b25      	ldr	r3, [pc, #148]	; (8002420 <Start_toComputer+0x208>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f107 0117 	add.w	r1, r7, #23
 8002390:	2200      	movs	r2, #0
 8002392:	4618      	mov	r0, r3
 8002394:	f004 fb74 	bl	8006a80 <xQueueReceive>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <Start_toComputer+0x18e>
	  {
		  taskENTER_CRITICAL();
 800239e:	f005 fe99 	bl	80080d4 <vPortEnterCritical>
//		  printf("ADCBR %d\n",ADC_data);
		  taskEXIT_CRITICAL();
 80023a2:	f005 fec7 	bl	8008134 <vPortExitCritical>
	  }
	  if(xQueueReceive(ECUdataHandle, &ECU_dataArray, 0))
 80023a6:	4b1f      	ldr	r3, [pc, #124]	; (8002424 <Start_toComputer+0x20c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f107 0110 	add.w	r1, r7, #16
 80023ae:	2200      	movs	r2, #0
 80023b0:	4618      	mov	r0, r3
 80023b2:	f004 fb65 	bl	8006a80 <xQueueReceive>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	f43f af36 	beq.w	800222a <Start_toComputer+0x12>
	  {
		  ECU_dataArray = (uint8_t *)malloc(sizeof(uint8_t) * 8);
 80023be:	2008      	movs	r0, #8
 80023c0:	f006 fb4c 	bl	8008a5c <malloc>
 80023c4:	4603      	mov	r3, r0
 80023c6:	613b      	str	r3, [r7, #16]
		  taskENTER_CRITICAL();
 80023c8:	f005 fe84 	bl	80080d4 <vPortEnterCritical>
		  printf("E %d",ECU_dataArray[0]);
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	4619      	mov	r1, r3
 80023d2:	4815      	ldr	r0, [pc, #84]	; (8002428 <Start_toComputer+0x210>)
 80023d4:	f007 fac2 	bl	800995c <iprintf>
//		  printf(" SFR %d",ECU_dataArray[3]);
//		  printf(" SBL %d",ECU_dataArray[4]);
//		  printf(" SBR %d",ECU_dataArray[5]);
//		  printf(" RL %d",ECU_dataArray[6]);
//		  printf(" RR %d\n",ECU_dataArray[7]);
		  taskEXIT_CRITICAL();
 80023d8:	f005 feac 	bl	8008134 <vPortExitCritical>
		  free(ECU_dataArray);
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	4618      	mov	r0, r3
 80023e0:	f006 fb44 	bl	8008a6c <free>
	  if(xQueueReceive(speedR_owHandle, &num, 0))
 80023e4:	e721      	b.n	800222a <Start_toComputer+0x12>
 80023e6:	bf00      	nop
 80023e8:	2000029c 	.word	0x2000029c
 80023ec:	20000298 	.word	0x20000298
 80023f0:	200002a8 	.word	0x200002a8
 80023f4:	200002ac 	.word	0x200002ac
 80023f8:	200002bc 	.word	0x200002bc
 80023fc:	0800d2c4 	.word	0x0800d2c4
 8002400:	0800d2d0 	.word	0x0800d2d0
 8002404:	0800d2dc 	.word	0x0800d2dc
 8002408:	0800d2e8 	.word	0x0800d2e8
 800240c:	0800d2f4 	.word	0x0800d2f4
 8002410:	0800d300 	.word	0x0800d300
 8002414:	0800d30c 	.word	0x0800d30c
 8002418:	0800d318 	.word	0x0800d318
 800241c:	200002a4 	.word	0x200002a4
 8002420:	200002a0 	.word	0x200002a0
 8002424:	200002b0 	.word	0x200002b0
 8002428:	0800d324 	.word	0x0800d324

0800242c <StartCANSend>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCANSend */
void StartCANSend(void const * argument)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
	uint8_t data[8];
	uint8_t six_data[8];
  /* Infinite loop */
  for(;;)
  {
	pushDataToCan(&speedRQueueHandle,data,CAN_M1_DATA_A_LOC_SpeedL);
 8002434:	f107 0310 	add.w	r3, r7, #16
 8002438:	2200      	movs	r2, #0
 800243a:	4619      	mov	r1, r3
 800243c:	481e      	ldr	r0, [pc, #120]	; (80024b8 <StartCANSend+0x8c>)
 800243e:	f7fe feab 	bl	8001198 <pushDataToCan>
	pushDataToCan(&speedLQueueHandle,data,CAN_M1_DATA_A_LOC_SpeedR);
 8002442:	f107 0310 	add.w	r3, r7, #16
 8002446:	2201      	movs	r2, #1
 8002448:	4619      	mov	r1, r3
 800244a:	481c      	ldr	r0, [pc, #112]	; (80024bc <StartCANSend+0x90>)
 800244c:	f7fe fea4 	bl	8001198 <pushDataToCan>
	pushDataToCan(&adc1_ch5_QueueHandle,data,CAN_M1_DATA_A_LOC_FLPressLow);
 8002450:	f107 0310 	add.w	r3, r7, #16
 8002454:	2204      	movs	r2, #4
 8002456:	4619      	mov	r1, r3
 8002458:	4819      	ldr	r0, [pc, #100]	; (80024c0 <StartCANSend+0x94>)
 800245a:	f7fe fe9d 	bl	8001198 <pushDataToCan>
	pushDataToCan(&adc2_ch4_QueueHandle,data,CAN_M1_DATA_A_LOC_FRPressLow);
 800245e:	f107 0310 	add.w	r3, r7, #16
 8002462:	2206      	movs	r2, #6
 8002464:	4619      	mov	r1, r3
 8002466:	4817      	ldr	r0, [pc, #92]	; (80024c4 <StartCANSend+0x98>)
 8002468:	f7fe fe96 	bl	8001198 <pushDataToCan>
	taskENTER_CRITICAL();
 800246c:	f005 fe32 	bl	80080d4 <vPortEnterCritical>
	CAN1_Send_Test(CAN_M1_DATA_A_ID,data,8);
 8002470:	f107 0310 	add.w	r3, r7, #16
 8002474:	2208      	movs	r2, #8
 8002476:	4619      	mov	r1, r3
 8002478:	f240 1053 	movw	r0, #339	; 0x153
 800247c:	f7fe fe6a 	bl	8001154 <CAN1_Send_Test>
	taskEXIT_CRITICAL();
 8002480:	f005 fe58 	bl	8008134 <vPortExitCritical>
	vTaskDelay(5);
 8002484:	2005      	movs	r0, #5
 8002486:	f004 fe9d 	bl	80071c4 <vTaskDelay>

	pushDataToCan_six(&sixHandle,six_data);
 800248a:	f107 0308 	add.w	r3, r7, #8
 800248e:	4619      	mov	r1, r3
 8002490:	480d      	ldr	r0, [pc, #52]	; (80024c8 <StartCANSend+0x9c>)
 8002492:	f7fe fea6 	bl	80011e2 <pushDataToCan_six>
	taskENTER_CRITICAL();
 8002496:	f005 fe1d 	bl	80080d4 <vPortEnterCritical>
	CAN1_Send_Test(CAN_M1_DATA_A_SIX_ID,six_data,8);
 800249a:	f107 0308 	add.w	r3, r7, #8
 800249e:	2208      	movs	r2, #8
 80024a0:	4619      	mov	r1, r3
 80024a2:	f240 3011 	movw	r0, #785	; 0x311
 80024a6:	f7fe fe55 	bl	8001154 <CAN1_Send_Test>
	taskEXIT_CRITICAL();
 80024aa:	f005 fe43 	bl	8008134 <vPortExitCritical>

	vTaskDelay(20);
 80024ae:	2014      	movs	r0, #20
 80024b0:	f004 fe88 	bl	80071c4 <vTaskDelay>
	pushDataToCan(&speedRQueueHandle,data,CAN_M1_DATA_A_LOC_SpeedL);
 80024b4:	e7be      	b.n	8002434 <StartCANSend+0x8>
 80024b6:	bf00      	nop
 80024b8:	20000294 	.word	0x20000294
 80024bc:	20000290 	.word	0x20000290
 80024c0:	20000288 	.word	0x20000288
 80024c4:	2000028c 	.word	0x2000028c
 80024c8:	200002b8 	.word	0x200002b8

080024cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
 80024d6:	4b17      	ldr	r3, [pc, #92]	; (8002534 <MX_GPIO_Init+0x68>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024da:	4a16      	ldr	r2, [pc, #88]	; (8002534 <MX_GPIO_Init+0x68>)
 80024dc:	f043 0304 	orr.w	r3, r3, #4
 80024e0:	6313      	str	r3, [r2, #48]	; 0x30
 80024e2:	4b14      	ldr	r3, [pc, #80]	; (8002534 <MX_GPIO_Init+0x68>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e6:	f003 0304 	and.w	r3, r3, #4
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024ee:	2300      	movs	r3, #0
 80024f0:	60bb      	str	r3, [r7, #8]
 80024f2:	4b10      	ldr	r3, [pc, #64]	; (8002534 <MX_GPIO_Init+0x68>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f6:	4a0f      	ldr	r2, [pc, #60]	; (8002534 <MX_GPIO_Init+0x68>)
 80024f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024fc:	6313      	str	r3, [r2, #48]	; 0x30
 80024fe:	4b0d      	ldr	r3, [pc, #52]	; (8002534 <MX_GPIO_Init+0x68>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002506:	60bb      	str	r3, [r7, #8]
 8002508:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800250a:	2300      	movs	r3, #0
 800250c:	607b      	str	r3, [r7, #4]
 800250e:	4b09      	ldr	r3, [pc, #36]	; (8002534 <MX_GPIO_Init+0x68>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002512:	4a08      	ldr	r2, [pc, #32]	; (8002534 <MX_GPIO_Init+0x68>)
 8002514:	f043 0301 	orr.w	r3, r3, #1
 8002518:	6313      	str	r3, [r2, #48]	; 0x30
 800251a:	4b06      	ldr	r3, [pc, #24]	; (8002534 <MX_GPIO_Init+0x68>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	607b      	str	r3, [r7, #4]
 8002524:	687b      	ldr	r3, [r7, #4]

}
 8002526:	bf00      	nop
 8002528:	3714      	adds	r7, #20
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	40023800 	.word	0x40023800

08002538 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800253c:	f000 fbb8 	bl	8002cb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002540:	f000 f822 	bl	8002588 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002544:	f7ff ffc2 	bl	80024cc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002548:	f000 fab8 	bl	8002abc <MX_USART1_UART_Init>
  MX_CAN1_Init();
 800254c:	f7ff f91a 	bl	8001784 <MX_CAN1_Init>
  MX_UART4_Init();
 8002550:	f000 fa8a 	bl	8002a68 <MX_UART4_Init>
  MX_ADC1_Init();
 8002554:	f7ff f800 	bl	8001558 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 8002558:	4808      	ldr	r0, [pc, #32]	; (800257c <main+0x44>)
 800255a:	f001 facb 	bl	8003af4 <HAL_CAN_Start>
  CANFilter_Config0();
 800255e:	f7ff f98f 	bl	8001880 <CANFilter_Config0>
  CANFilter_Config1();
 8002562:	f7ff f9b7 	bl	80018d4 <CANFilter_Config1>
  HAL_UART_Receive_IT(&huart1, &command_USART1, 1);
 8002566:	2201      	movs	r2, #1
 8002568:	4905      	ldr	r1, [pc, #20]	; (8002580 <main+0x48>)
 800256a:	4806      	ldr	r0, [pc, #24]	; (8002584 <main+0x4c>)
 800256c:	f002 ffc9 	bl	8005502 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002570:	f7ff f9f6 	bl	8001960 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002574:	f003 ff08 	bl	8006388 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002578:	e7fe      	b.n	8002578 <main+0x40>
 800257a:	bf00      	nop
 800257c:	20000248 	.word	0x20000248
 8002580:	20000514 	.word	0x20000514
 8002584:	200005a8 	.word	0x200005a8

08002588 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b094      	sub	sp, #80	; 0x50
 800258c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800258e:	f107 0320 	add.w	r3, r7, #32
 8002592:	2230      	movs	r2, #48	; 0x30
 8002594:	2100      	movs	r1, #0
 8002596:	4618      	mov	r0, r3
 8002598:	f006 fa7e 	bl	8008a98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800259c:	f107 030c 	add.w	r3, r7, #12
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	605a      	str	r2, [r3, #4]
 80025a6:	609a      	str	r2, [r3, #8]
 80025a8:	60da      	str	r2, [r3, #12]
 80025aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ac:	2300      	movs	r3, #0
 80025ae:	60bb      	str	r3, [r7, #8]
 80025b0:	4b28      	ldr	r3, [pc, #160]	; (8002654 <SystemClock_Config+0xcc>)
 80025b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b4:	4a27      	ldr	r2, [pc, #156]	; (8002654 <SystemClock_Config+0xcc>)
 80025b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ba:	6413      	str	r3, [r2, #64]	; 0x40
 80025bc:	4b25      	ldr	r3, [pc, #148]	; (8002654 <SystemClock_Config+0xcc>)
 80025be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025c4:	60bb      	str	r3, [r7, #8]
 80025c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025c8:	2300      	movs	r3, #0
 80025ca:	607b      	str	r3, [r7, #4]
 80025cc:	4b22      	ldr	r3, [pc, #136]	; (8002658 <SystemClock_Config+0xd0>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a21      	ldr	r2, [pc, #132]	; (8002658 <SystemClock_Config+0xd0>)
 80025d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025d6:	6013      	str	r3, [r2, #0]
 80025d8:	4b1f      	ldr	r3, [pc, #124]	; (8002658 <SystemClock_Config+0xd0>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025e0:	607b      	str	r3, [r7, #4]
 80025e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80025e4:	2301      	movs	r3, #1
 80025e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80025e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025ec:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025ee:	2302      	movs	r3, #2
 80025f0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80025f2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80025f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80025f8:	2304      	movs	r3, #4
 80025fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80025fc:	23a8      	movs	r3, #168	; 0xa8
 80025fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002600:	2302      	movs	r3, #2
 8002602:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002604:	2304      	movs	r3, #4
 8002606:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002608:	f107 0320 	add.w	r3, r7, #32
 800260c:	4618      	mov	r0, r3
 800260e:	f001 ffb3 	bl	8004578 <HAL_RCC_OscConfig>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002618:	f000 f855 	bl	80026c6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800261c:	230f      	movs	r3, #15
 800261e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002620:	2302      	movs	r3, #2
 8002622:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002624:	2300      	movs	r3, #0
 8002626:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002628:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800262c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800262e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002632:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002634:	f107 030c 	add.w	r3, r7, #12
 8002638:	2105      	movs	r1, #5
 800263a:	4618      	mov	r0, r3
 800263c:	f002 fa14 	bl	8004a68 <HAL_RCC_ClockConfig>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002646:	f000 f83e 	bl	80026c6 <Error_Handler>
  }
}
 800264a:	bf00      	nop
 800264c:	3750      	adds	r7, #80	; 0x50
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	40023800 	.word	0x40023800
 8002658:	40007000 	.word	0x40007000

0800265c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a0a      	ldr	r2, [pc, #40]	; (8002694 <HAL_UART_RxCpltCallback+0x38>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d109      	bne.n	8002682 <HAL_UART_RxCpltCallback+0x26>
	{

		isGet = command_USART1;
 800266e:	4b0a      	ldr	r3, [pc, #40]	; (8002698 <HAL_UART_RxCpltCallback+0x3c>)
 8002670:	781a      	ldrb	r2, [r3, #0]
 8002672:	4b0a      	ldr	r3, [pc, #40]	; (800269c <HAL_UART_RxCpltCallback+0x40>)
 8002674:	701a      	strb	r2, [r3, #0]
		printf("%c\n",command_USART1);
 8002676:	4b08      	ldr	r3, [pc, #32]	; (8002698 <HAL_UART_RxCpltCallback+0x3c>)
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	4619      	mov	r1, r3
 800267c:	4808      	ldr	r0, [pc, #32]	; (80026a0 <HAL_UART_RxCpltCallback+0x44>)
 800267e:	f007 f96d 	bl	800995c <iprintf>
	}
	HAL_UART_Receive_IT(&huart1, &command_USART1, 1);
 8002682:	2201      	movs	r2, #1
 8002684:	4904      	ldr	r1, [pc, #16]	; (8002698 <HAL_UART_RxCpltCallback+0x3c>)
 8002686:	4807      	ldr	r0, [pc, #28]	; (80026a4 <HAL_UART_RxCpltCallback+0x48>)
 8002688:	f002 ff3b 	bl	8005502 <HAL_UART_Receive_IT>
}
 800268c:	bf00      	nop
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40011000 	.word	0x40011000
 8002698:	20000514 	.word	0x20000514
 800269c:	20000515 	.word	0x20000515
 80026a0:	0800d32c 	.word	0x0800d32c
 80026a4:	200005a8 	.word	0x200005a8

080026a8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026b8:	d101      	bne.n	80026be <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80026ba:	f000 fb1b 	bl	8002cf4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80026be:	bf00      	nop
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026c6:	b480      	push	{r7}
 80026c8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026ca:	b672      	cpsid	i
}
 80026cc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026ce:	e7fe      	b.n	80026ce <Error_Handler+0x8>

080026d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026d6:	2300      	movs	r3, #0
 80026d8:	607b      	str	r3, [r7, #4]
 80026da:	4b12      	ldr	r3, [pc, #72]	; (8002724 <HAL_MspInit+0x54>)
 80026dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026de:	4a11      	ldr	r2, [pc, #68]	; (8002724 <HAL_MspInit+0x54>)
 80026e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026e4:	6453      	str	r3, [r2, #68]	; 0x44
 80026e6:	4b0f      	ldr	r3, [pc, #60]	; (8002724 <HAL_MspInit+0x54>)
 80026e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026ee:	607b      	str	r3, [r7, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	603b      	str	r3, [r7, #0]
 80026f6:	4b0b      	ldr	r3, [pc, #44]	; (8002724 <HAL_MspInit+0x54>)
 80026f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fa:	4a0a      	ldr	r2, [pc, #40]	; (8002724 <HAL_MspInit+0x54>)
 80026fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002700:	6413      	str	r3, [r2, #64]	; 0x40
 8002702:	4b08      	ldr	r3, [pc, #32]	; (8002724 <HAL_MspInit+0x54>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800270a:	603b      	str	r3, [r7, #0]
 800270c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800270e:	2200      	movs	r2, #0
 8002710:	210f      	movs	r1, #15
 8002712:	f06f 0001 	mvn.w	r0, #1
 8002716:	f001 fcd7 	bl	80040c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800271a:	bf00      	nop
 800271c:	3708      	adds	r7, #8
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	40023800 	.word	0x40023800

08002728 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b08e      	sub	sp, #56	; 0x38
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002730:	2300      	movs	r3, #0
 8002732:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002734:	2300      	movs	r3, #0
 8002736:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002738:	2300      	movs	r3, #0
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	4b34      	ldr	r3, [pc, #208]	; (8002810 <HAL_InitTick+0xe8>)
 800273e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002740:	4a33      	ldr	r2, [pc, #204]	; (8002810 <HAL_InitTick+0xe8>)
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	6413      	str	r3, [r2, #64]	; 0x40
 8002748:	4b31      	ldr	r3, [pc, #196]	; (8002810 <HAL_InitTick+0xe8>)
 800274a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002754:	f107 0210 	add.w	r2, r7, #16
 8002758:	f107 0314 	add.w	r3, r7, #20
 800275c:	4611      	mov	r1, r2
 800275e:	4618      	mov	r0, r3
 8002760:	f002 fba2 	bl	8004ea8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002764:	6a3b      	ldr	r3, [r7, #32]
 8002766:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800276a:	2b00      	cmp	r3, #0
 800276c:	d103      	bne.n	8002776 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800276e:	f002 fb73 	bl	8004e58 <HAL_RCC_GetPCLK1Freq>
 8002772:	6378      	str	r0, [r7, #52]	; 0x34
 8002774:	e004      	b.n	8002780 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002776:	f002 fb6f 	bl	8004e58 <HAL_RCC_GetPCLK1Freq>
 800277a:	4603      	mov	r3, r0
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002782:	4a24      	ldr	r2, [pc, #144]	; (8002814 <HAL_InitTick+0xec>)
 8002784:	fba2 2303 	umull	r2, r3, r2, r3
 8002788:	0c9b      	lsrs	r3, r3, #18
 800278a:	3b01      	subs	r3, #1
 800278c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800278e:	4b22      	ldr	r3, [pc, #136]	; (8002818 <HAL_InitTick+0xf0>)
 8002790:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002794:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002796:	4b20      	ldr	r3, [pc, #128]	; (8002818 <HAL_InitTick+0xf0>)
 8002798:	f240 32e7 	movw	r2, #999	; 0x3e7
 800279c:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800279e:	4a1e      	ldr	r2, [pc, #120]	; (8002818 <HAL_InitTick+0xf0>)
 80027a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027a2:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80027a4:	4b1c      	ldr	r3, [pc, #112]	; (8002818 <HAL_InitTick+0xf0>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027aa:	4b1b      	ldr	r3, [pc, #108]	; (8002818 <HAL_InitTick+0xf0>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027b0:	4b19      	ldr	r3, [pc, #100]	; (8002818 <HAL_InitTick+0xf0>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80027b6:	4818      	ldr	r0, [pc, #96]	; (8002818 <HAL_InitTick+0xf0>)
 80027b8:	f002 fba8 	bl	8004f0c <HAL_TIM_Base_Init>
 80027bc:	4603      	mov	r3, r0
 80027be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80027c2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d11b      	bne.n	8002802 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80027ca:	4813      	ldr	r0, [pc, #76]	; (8002818 <HAL_InitTick+0xf0>)
 80027cc:	f002 fbf8 	bl	8004fc0 <HAL_TIM_Base_Start_IT>
 80027d0:	4603      	mov	r3, r0
 80027d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80027d6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d111      	bne.n	8002802 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027de:	201c      	movs	r0, #28
 80027e0:	f001 fc8e 	bl	8004100 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2b0f      	cmp	r3, #15
 80027e8:	d808      	bhi.n	80027fc <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80027ea:	2200      	movs	r2, #0
 80027ec:	6879      	ldr	r1, [r7, #4]
 80027ee:	201c      	movs	r0, #28
 80027f0:	f001 fc6a 	bl	80040c8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027f4:	4a09      	ldr	r2, [pc, #36]	; (800281c <HAL_InitTick+0xf4>)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	e002      	b.n	8002802 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002802:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002806:	4618      	mov	r0, r3
 8002808:	3738      	adds	r7, #56	; 0x38
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800
 8002814:	431bde83 	.word	0x431bde83
 8002818:	20000518 	.word	0x20000518
 800281c:	20000004 	.word	0x20000004

08002820 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002824:	e7fe      	b.n	8002824 <NMI_Handler+0x4>

08002826 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002826:	b480      	push	{r7}
 8002828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800282a:	e7fe      	b.n	800282a <HardFault_Handler+0x4>

0800282c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002830:	e7fe      	b.n	8002830 <MemManage_Handler+0x4>

08002832 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002832:	b480      	push	{r7}
 8002834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002836:	e7fe      	b.n	8002836 <BusFault_Handler+0x4>

08002838 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800283c:	e7fe      	b.n	800283c <UsageFault_Handler+0x4>

0800283e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800283e:	b480      	push	{r7}
 8002840:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002842:	bf00      	nop
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002850:	4802      	ldr	r0, [pc, #8]	; (800285c <ADC_IRQHandler+0x10>)
 8002852:	f000 fc10 	bl	8003076 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002856:	bf00      	nop
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	20000200 	.word	0x20000200

08002860 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002864:	4802      	ldr	r0, [pc, #8]	; (8002870 <TIM2_IRQHandler+0x10>)
 8002866:	f002 fc1b 	bl	80050a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	20000518 	.word	0x20000518

08002874 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002878:	4802      	ldr	r0, [pc, #8]	; (8002884 <USART1_IRQHandler+0x10>)
 800287a:	f002 fe73 	bl	8005564 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	200005a8 	.word	0x200005a8

08002888 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  return 1;
 800288c:	2301      	movs	r3, #1
}
 800288e:	4618      	mov	r0, r3
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <_kill>:

int _kill(int pid, int sig)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028a2:	f005 fee3 	bl	800866c <__errno>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2216      	movs	r2, #22
 80028aa:	601a      	str	r2, [r3, #0]
  return -1;
 80028ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <_exit>:

void _exit (int status)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80028c0:	f04f 31ff 	mov.w	r1, #4294967295
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f7ff ffe7 	bl	8002898 <_kill>
  while (1) {}    /* Make sure we hang here */
 80028ca:	e7fe      	b.n	80028ca <_exit+0x12>

080028cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028d8:	2300      	movs	r3, #0
 80028da:	617b      	str	r3, [r7, #20]
 80028dc:	e00a      	b.n	80028f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80028de:	f3af 8000 	nop.w
 80028e2:	4601      	mov	r1, r0
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	1c5a      	adds	r2, r3, #1
 80028e8:	60ba      	str	r2, [r7, #8]
 80028ea:	b2ca      	uxtb	r2, r1
 80028ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	3301      	adds	r3, #1
 80028f2:	617b      	str	r3, [r7, #20]
 80028f4:	697a      	ldr	r2, [r7, #20]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	dbf0      	blt.n	80028de <_read+0x12>
  }

  return len;
 80028fc:	687b      	ldr	r3, [r7, #4]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b086      	sub	sp, #24
 800290a:	af00      	add	r7, sp, #0
 800290c:	60f8      	str	r0, [r7, #12]
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002912:	2300      	movs	r3, #0
 8002914:	617b      	str	r3, [r7, #20]
 8002916:	e009      	b.n	800292c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	1c5a      	adds	r2, r3, #1
 800291c:	60ba      	str	r2, [r7, #8]
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	4618      	mov	r0, r3
 8002922:	f000 f889 	bl	8002a38 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	3301      	adds	r3, #1
 800292a:	617b      	str	r3, [r7, #20]
 800292c:	697a      	ldr	r2, [r7, #20]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	429a      	cmp	r2, r3
 8002932:	dbf1      	blt.n	8002918 <_write+0x12>
  }
  return len;
 8002934:	687b      	ldr	r3, [r7, #4]
}
 8002936:	4618      	mov	r0, r3
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <_close>:

int _close(int file)
{
 800293e:	b480      	push	{r7}
 8002940:	b083      	sub	sp, #12
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002946:	f04f 33ff 	mov.w	r3, #4294967295
}
 800294a:	4618      	mov	r0, r3
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
 800295e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002966:	605a      	str	r2, [r3, #4]
  return 0;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <_isatty>:

int _isatty(int file)
{
 8002976:	b480      	push	{r7}
 8002978:	b083      	sub	sp, #12
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800297e:	2301      	movs	r3, #1
}
 8002980:	4618      	mov	r0, r3
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
	...

080029a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029b0:	4a14      	ldr	r2, [pc, #80]	; (8002a04 <_sbrk+0x5c>)
 80029b2:	4b15      	ldr	r3, [pc, #84]	; (8002a08 <_sbrk+0x60>)
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029bc:	4b13      	ldr	r3, [pc, #76]	; (8002a0c <_sbrk+0x64>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d102      	bne.n	80029ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029c4:	4b11      	ldr	r3, [pc, #68]	; (8002a0c <_sbrk+0x64>)
 80029c6:	4a12      	ldr	r2, [pc, #72]	; (8002a10 <_sbrk+0x68>)
 80029c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029ca:	4b10      	ldr	r3, [pc, #64]	; (8002a0c <_sbrk+0x64>)
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4413      	add	r3, r2
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d207      	bcs.n	80029e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029d8:	f005 fe48 	bl	800866c <__errno>
 80029dc:	4603      	mov	r3, r0
 80029de:	220c      	movs	r2, #12
 80029e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029e2:	f04f 33ff 	mov.w	r3, #4294967295
 80029e6:	e009      	b.n	80029fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029e8:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <_sbrk+0x64>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029ee:	4b07      	ldr	r3, [pc, #28]	; (8002a0c <_sbrk+0x64>)
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4413      	add	r3, r2
 80029f6:	4a05      	ldr	r2, [pc, #20]	; (8002a0c <_sbrk+0x64>)
 80029f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029fa:	68fb      	ldr	r3, [r7, #12]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	20020000 	.word	0x20020000
 8002a08:	00000400 	.word	0x00000400
 8002a0c:	20000560 	.word	0x20000560
 8002a10:	2000cf58 	.word	0x2000cf58

08002a14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a18:	4b06      	ldr	r3, [pc, #24]	; (8002a34 <SystemInit+0x20>)
 8002a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a1e:	4a05      	ldr	r2, [pc, #20]	; (8002a34 <SystemInit+0x20>)
 8002a20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	e000ed00 	.word	0xe000ed00

08002a38 <__io_putchar>:
#include "usart.h"

/* USER CODE BEGIN 0 */
#include "stdio.h"
int __io_putchar(int ch)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
	while ((USART1->SR & 0X40) == 0);
 8002a40:	bf00      	nop
 8002a42:	4b08      	ldr	r3, [pc, #32]	; (8002a64 <__io_putchar+0x2c>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0f9      	beq.n	8002a42 <__io_putchar+0xa>
	USART1->DR = (uint8_t) ch;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	b2da      	uxtb	r2, r3
 8002a52:	4b04      	ldr	r3, [pc, #16]	; (8002a64 <__io_putchar+0x2c>)
 8002a54:	605a      	str	r2, [r3, #4]
	return ch;
 8002a56:	687b      	ldr	r3, [r7, #4]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	40011000 	.word	0x40011000

08002a68 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002a6c:	4b11      	ldr	r3, [pc, #68]	; (8002ab4 <MX_UART4_Init+0x4c>)
 8002a6e:	4a12      	ldr	r2, [pc, #72]	; (8002ab8 <MX_UART4_Init+0x50>)
 8002a70:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002a72:	4b10      	ldr	r3, [pc, #64]	; (8002ab4 <MX_UART4_Init+0x4c>)
 8002a74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a78:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002a7a:	4b0e      	ldr	r3, [pc, #56]	; (8002ab4 <MX_UART4_Init+0x4c>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002a80:	4b0c      	ldr	r3, [pc, #48]	; (8002ab4 <MX_UART4_Init+0x4c>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002a86:	4b0b      	ldr	r3, [pc, #44]	; (8002ab4 <MX_UART4_Init+0x4c>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002a8c:	4b09      	ldr	r3, [pc, #36]	; (8002ab4 <MX_UART4_Init+0x4c>)
 8002a8e:	220c      	movs	r2, #12
 8002a90:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a92:	4b08      	ldr	r3, [pc, #32]	; (8002ab4 <MX_UART4_Init+0x4c>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a98:	4b06      	ldr	r3, [pc, #24]	; (8002ab4 <MX_UART4_Init+0x4c>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002a9e:	4805      	ldr	r0, [pc, #20]	; (8002ab4 <MX_UART4_Init+0x4c>)
 8002aa0:	f002 fce2 	bl	8005468 <HAL_UART_Init>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8002aaa:	f7ff fe0c 	bl	80026c6 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002aae:	bf00      	nop
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000564 	.word	0x20000564
 8002ab8:	40004c00 	.word	0x40004c00

08002abc <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ac0:	4b11      	ldr	r3, [pc, #68]	; (8002b08 <MX_USART1_UART_Init+0x4c>)
 8002ac2:	4a12      	ldr	r2, [pc, #72]	; (8002b0c <MX_USART1_UART_Init+0x50>)
 8002ac4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002ac6:	4b10      	ldr	r3, [pc, #64]	; (8002b08 <MX_USART1_UART_Init+0x4c>)
 8002ac8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002acc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ace:	4b0e      	ldr	r3, [pc, #56]	; (8002b08 <MX_USART1_UART_Init+0x4c>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ad4:	4b0c      	ldr	r3, [pc, #48]	; (8002b08 <MX_USART1_UART_Init+0x4c>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ada:	4b0b      	ldr	r3, [pc, #44]	; (8002b08 <MX_USART1_UART_Init+0x4c>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ae0:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <MX_USART1_UART_Init+0x4c>)
 8002ae2:	220c      	movs	r2, #12
 8002ae4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ae6:	4b08      	ldr	r3, [pc, #32]	; (8002b08 <MX_USART1_UART_Init+0x4c>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002aec:	4b06      	ldr	r3, [pc, #24]	; (8002b08 <MX_USART1_UART_Init+0x4c>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002af2:	4805      	ldr	r0, [pc, #20]	; (8002b08 <MX_USART1_UART_Init+0x4c>)
 8002af4:	f002 fcb8 	bl	8005468 <HAL_UART_Init>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002afe:	f7ff fde2 	bl	80026c6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	200005a8 	.word	0x200005a8
 8002b0c:	40011000 	.word	0x40011000

08002b10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b08c      	sub	sp, #48	; 0x30
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b18:	f107 031c 	add.w	r3, r7, #28
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
 8002b20:	605a      	str	r2, [r3, #4]
 8002b22:	609a      	str	r2, [r3, #8]
 8002b24:	60da      	str	r2, [r3, #12]
 8002b26:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a46      	ldr	r2, [pc, #280]	; (8002c48 <HAL_UART_MspInit+0x138>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d14b      	bne.n	8002bca <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002b32:	2300      	movs	r3, #0
 8002b34:	61bb      	str	r3, [r7, #24]
 8002b36:	4b45      	ldr	r3, [pc, #276]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	4a44      	ldr	r2, [pc, #272]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002b3c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002b40:	6413      	str	r3, [r2, #64]	; 0x40
 8002b42:	4b42      	ldr	r3, [pc, #264]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b4a:	61bb      	str	r3, [r7, #24]
 8002b4c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b4e:	2300      	movs	r3, #0
 8002b50:	617b      	str	r3, [r7, #20]
 8002b52:	4b3e      	ldr	r3, [pc, #248]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b56:	4a3d      	ldr	r2, [pc, #244]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b5e:	4b3b      	ldr	r3, [pc, #236]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	617b      	str	r3, [r7, #20]
 8002b68:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	613b      	str	r3, [r7, #16]
 8002b6e:	4b37      	ldr	r3, [pc, #220]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b72:	4a36      	ldr	r2, [pc, #216]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002b74:	f043 0304 	orr.w	r3, r3, #4
 8002b78:	6313      	str	r3, [r2, #48]	; 0x30
 8002b7a:	4b34      	ldr	r3, [pc, #208]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	f003 0304 	and.w	r3, r3, #4
 8002b82:	613b      	str	r3, [r7, #16]
 8002b84:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b86:	2301      	movs	r3, #1
 8002b88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b92:	2303      	movs	r3, #3
 8002b94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002b96:	2308      	movs	r3, #8
 8002b98:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b9a:	f107 031c 	add.w	r3, r7, #28
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	482b      	ldr	r0, [pc, #172]	; (8002c50 <HAL_UART_MspInit+0x140>)
 8002ba2:	f001 fb4d 	bl	8004240 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002ba6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002baa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bac:	2302      	movs	r3, #2
 8002bae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002bb8:	2308      	movs	r3, #8
 8002bba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bbc:	f107 031c 	add.w	r3, r7, #28
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4824      	ldr	r0, [pc, #144]	; (8002c54 <HAL_UART_MspInit+0x144>)
 8002bc4:	f001 fb3c 	bl	8004240 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002bc8:	e039      	b.n	8002c3e <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART1)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a22      	ldr	r2, [pc, #136]	; (8002c58 <HAL_UART_MspInit+0x148>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d134      	bne.n	8002c3e <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	4b1c      	ldr	r3, [pc, #112]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bdc:	4a1b      	ldr	r2, [pc, #108]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002bde:	f043 0310 	orr.w	r3, r3, #16
 8002be2:	6453      	str	r3, [r2, #68]	; 0x44
 8002be4:	4b19      	ldr	r3, [pc, #100]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be8:	f003 0310 	and.w	r3, r3, #16
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	60bb      	str	r3, [r7, #8]
 8002bf4:	4b15      	ldr	r3, [pc, #84]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf8:	4a14      	ldr	r2, [pc, #80]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002bfa:	f043 0301 	orr.w	r3, r3, #1
 8002bfe:	6313      	str	r3, [r2, #48]	; 0x30
 8002c00:	4b12      	ldr	r3, [pc, #72]	; (8002c4c <HAL_UART_MspInit+0x13c>)
 8002c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	60bb      	str	r3, [r7, #8]
 8002c0a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002c0c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002c10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c12:	2302      	movs	r3, #2
 8002c14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c16:	2300      	movs	r3, #0
 8002c18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002c1e:	2307      	movs	r3, #7
 8002c20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c22:	f107 031c 	add.w	r3, r7, #28
 8002c26:	4619      	mov	r1, r3
 8002c28:	4809      	ldr	r0, [pc, #36]	; (8002c50 <HAL_UART_MspInit+0x140>)
 8002c2a:	f001 fb09 	bl	8004240 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8002c2e:	2200      	movs	r2, #0
 8002c30:	2103      	movs	r1, #3
 8002c32:	2025      	movs	r0, #37	; 0x25
 8002c34:	f001 fa48 	bl	80040c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c38:	2025      	movs	r0, #37	; 0x25
 8002c3a:	f001 fa61 	bl	8004100 <HAL_NVIC_EnableIRQ>
}
 8002c3e:	bf00      	nop
 8002c40:	3730      	adds	r7, #48	; 0x30
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40004c00 	.word	0x40004c00
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	40020000 	.word	0x40020000
 8002c54:	40020800 	.word	0x40020800
 8002c58:	40011000 	.word	0x40011000

08002c5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002c5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c94 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c60:	480d      	ldr	r0, [pc, #52]	; (8002c98 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c62:	490e      	ldr	r1, [pc, #56]	; (8002c9c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c64:	4a0e      	ldr	r2, [pc, #56]	; (8002ca0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c68:	e002      	b.n	8002c70 <LoopCopyDataInit>

08002c6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c6e:	3304      	adds	r3, #4

08002c70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c74:	d3f9      	bcc.n	8002c6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c76:	4a0b      	ldr	r2, [pc, #44]	; (8002ca4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c78:	4c0b      	ldr	r4, [pc, #44]	; (8002ca8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c7c:	e001      	b.n	8002c82 <LoopFillZerobss>

08002c7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c80:	3204      	adds	r2, #4

08002c82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c84:	d3fb      	bcc.n	8002c7e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c86:	f7ff fec5 	bl	8002a14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c8a:	f005 febf 	bl	8008a0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c8e:	f7ff fc53 	bl	8002538 <main>
  bx  lr    
 8002c92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002c94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c9c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002ca0:	0800d804 	.word	0x0800d804
  ldr r2, =_sbss
 8002ca4:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002ca8:	2000cf54 	.word	0x2000cf54

08002cac <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cac:	e7fe      	b.n	8002cac <CAN1_RX0_IRQHandler>
	...

08002cb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cb4:	4b0e      	ldr	r3, [pc, #56]	; (8002cf0 <HAL_Init+0x40>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a0d      	ldr	r2, [pc, #52]	; (8002cf0 <HAL_Init+0x40>)
 8002cba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cc0:	4b0b      	ldr	r3, [pc, #44]	; (8002cf0 <HAL_Init+0x40>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a0a      	ldr	r2, [pc, #40]	; (8002cf0 <HAL_Init+0x40>)
 8002cc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002cca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ccc:	4b08      	ldr	r3, [pc, #32]	; (8002cf0 <HAL_Init+0x40>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a07      	ldr	r2, [pc, #28]	; (8002cf0 <HAL_Init+0x40>)
 8002cd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cd8:	2003      	movs	r0, #3
 8002cda:	f001 f9ea 	bl	80040b2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cde:	200f      	movs	r0, #15
 8002ce0:	f7ff fd22 	bl	8002728 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ce4:	f7ff fcf4 	bl	80026d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	40023c00 	.word	0x40023c00

08002cf4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cf8:	4b06      	ldr	r3, [pc, #24]	; (8002d14 <HAL_IncTick+0x20>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	4b06      	ldr	r3, [pc, #24]	; (8002d18 <HAL_IncTick+0x24>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4413      	add	r3, r2
 8002d04:	4a04      	ldr	r2, [pc, #16]	; (8002d18 <HAL_IncTick+0x24>)
 8002d06:	6013      	str	r3, [r2, #0]
}
 8002d08:	bf00      	nop
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	20000008 	.word	0x20000008
 8002d18:	200005ec 	.word	0x200005ec

08002d1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d20:	4b03      	ldr	r3, [pc, #12]	; (8002d30 <HAL_GetTick+0x14>)
 8002d22:	681b      	ldr	r3, [r3, #0]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	200005ec 	.word	0x200005ec

08002d34 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e033      	b.n	8002db2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d109      	bne.n	8002d66 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7fe fc60 	bl	8001618 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	f003 0310 	and.w	r3, r3, #16
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d118      	bne.n	8002da4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d76:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d7a:	f023 0302 	bic.w	r3, r3, #2
 8002d7e:	f043 0202 	orr.w	r2, r3, #2
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 fbd2 	bl	8003530 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	f023 0303 	bic.w	r3, r3, #3
 8002d9a:	f043 0201 	orr.w	r2, r3, #1
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	641a      	str	r2, [r3, #64]	; 0x40
 8002da2:	e001      	b.n	8002da8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
	...

08002dbc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d101      	bne.n	8002dd6 <HAL_ADC_Start+0x1a>
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	e0b2      	b.n	8002f3c <HAL_ADC_Start+0x180>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	f003 0301 	and.w	r3, r3, #1
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d018      	beq.n	8002e1e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f042 0201 	orr.w	r2, r2, #1
 8002dfa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002dfc:	4b52      	ldr	r3, [pc, #328]	; (8002f48 <HAL_ADC_Start+0x18c>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a52      	ldr	r2, [pc, #328]	; (8002f4c <HAL_ADC_Start+0x190>)
 8002e02:	fba2 2303 	umull	r2, r3, r2, r3
 8002e06:	0c9a      	lsrs	r2, r3, #18
 8002e08:	4613      	mov	r3, r2
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	4413      	add	r3, r2
 8002e0e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002e10:	e002      	b.n	8002e18 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	3b01      	subs	r3, #1
 8002e16:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1f9      	bne.n	8002e12 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 0301 	and.w	r3, r3, #1
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d17a      	bne.n	8002f22 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e30:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002e34:	f023 0301 	bic.w	r3, r3, #1
 8002e38:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d007      	beq.n	8002e5e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e56:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e6a:	d106      	bne.n	8002e7a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e70:	f023 0206 	bic.w	r2, r3, #6
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	645a      	str	r2, [r3, #68]	; 0x44
 8002e78:	e002      	b.n	8002e80 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e88:	4b31      	ldr	r3, [pc, #196]	; (8002f50 <HAL_ADC_Start+0x194>)
 8002e8a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002e94:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f003 031f 	and.w	r3, r3, #31
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d12a      	bne.n	8002ef8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a2b      	ldr	r2, [pc, #172]	; (8002f54 <HAL_ADC_Start+0x198>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d015      	beq.n	8002ed8 <HAL_ADC_Start+0x11c>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a29      	ldr	r2, [pc, #164]	; (8002f58 <HAL_ADC_Start+0x19c>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d105      	bne.n	8002ec2 <HAL_ADC_Start+0x106>
 8002eb6:	4b26      	ldr	r3, [pc, #152]	; (8002f50 <HAL_ADC_Start+0x194>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f003 031f 	and.w	r3, r3, #31
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00a      	beq.n	8002ed8 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a25      	ldr	r2, [pc, #148]	; (8002f5c <HAL_ADC_Start+0x1a0>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d136      	bne.n	8002f3a <HAL_ADC_Start+0x17e>
 8002ecc:	4b20      	ldr	r3, [pc, #128]	; (8002f50 <HAL_ADC_Start+0x194>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f003 0310 	and.w	r3, r3, #16
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d130      	bne.n	8002f3a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d129      	bne.n	8002f3a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ef4:	609a      	str	r2, [r3, #8]
 8002ef6:	e020      	b.n	8002f3a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a15      	ldr	r2, [pc, #84]	; (8002f54 <HAL_ADC_Start+0x198>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d11b      	bne.n	8002f3a <HAL_ADC_Start+0x17e>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d114      	bne.n	8002f3a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	689a      	ldr	r2, [r3, #8]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002f1e:	609a      	str	r2, [r3, #8]
 8002f20:	e00b      	b.n	8002f3a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	f043 0210 	orr.w	r2, r3, #16
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f32:	f043 0201 	orr.w	r2, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3714      	adds	r7, #20
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr
 8002f48:	20000000 	.word	0x20000000
 8002f4c:	431bde83 	.word	0x431bde83
 8002f50:	40012300 	.word	0x40012300
 8002f54:	40012000 	.word	0x40012000
 8002f58:	40012100 	.word	0x40012100
 8002f5c:	40012200 	.word	0x40012200

08002f60 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f7c:	d113      	bne.n	8002fa6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f8c:	d10b      	bne.n	8002fa6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	f043 0220 	orr.w	r2, r3, #32
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e063      	b.n	800306e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002fa6:	f7ff feb9 	bl	8002d1c <HAL_GetTick>
 8002faa:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002fac:	e021      	b.n	8002ff2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb4:	d01d      	beq.n	8002ff2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d007      	beq.n	8002fcc <HAL_ADC_PollForConversion+0x6c>
 8002fbc:	f7ff feae 	bl	8002d1c <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	683a      	ldr	r2, [r7, #0]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d212      	bcs.n	8002ff2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d00b      	beq.n	8002ff2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fde:	f043 0204 	orr.w	r2, r3, #4
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e03d      	b.n	800306e <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0302 	and.w	r3, r3, #2
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d1d6      	bne.n	8002fae <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f06f 0212 	mvn.w	r2, #18
 8003008:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d123      	bne.n	800306c <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003028:	2b00      	cmp	r3, #0
 800302a:	d11f      	bne.n	800306c <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003032:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003036:	2b00      	cmp	r3, #0
 8003038:	d006      	beq.n	8003048 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003044:	2b00      	cmp	r3, #0
 8003046:	d111      	bne.n	800306c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003058:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d105      	bne.n	800306c <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003064:	f043 0201 	orr.w	r2, r3, #1
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b086      	sub	sp, #24
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800307e:	2300      	movs	r3, #0
 8003080:	617b      	str	r3, [r7, #20]
 8003082:	2300      	movs	r3, #0
 8003084:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	f003 0320 	and.w	r3, r3, #32
 80030a4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d049      	beq.n	8003140 <HAL_ADC_IRQHandler+0xca>
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d046      	beq.n	8003140 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b6:	f003 0310 	and.w	r3, r3, #16
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d105      	bne.n	80030ca <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d12b      	bne.n	8003130 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d127      	bne.n	8003130 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d006      	beq.n	80030fc <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d119      	bne.n	8003130 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0220 	bic.w	r2, r2, #32
 800310a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003110:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d105      	bne.n	8003130 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003128:	f043 0201 	orr.w	r2, r3, #1
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f000 f8bd 	bl	80032b0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f06f 0212 	mvn.w	r2, #18
 800313e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f003 0304 	and.w	r3, r3, #4
 8003146:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800314e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d057      	beq.n	8003206 <HAL_ADC_IRQHandler+0x190>
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d054      	beq.n	8003206 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003160:	f003 0310 	and.w	r3, r3, #16
 8003164:	2b00      	cmp	r3, #0
 8003166:	d105      	bne.n	8003174 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d139      	bne.n	80031f6 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003188:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800318c:	2b00      	cmp	r3, #0
 800318e:	d006      	beq.n	800319e <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800319a:	2b00      	cmp	r3, #0
 800319c:	d12b      	bne.n	80031f6 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d124      	bne.n	80031f6 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d11d      	bne.n	80031f6 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d119      	bne.n	80031f6 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031d0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d105      	bne.n	80031f6 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ee:	f043 0201 	orr.w	r2, r3, #1
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 fa96 	bl	8003728 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f06f 020c 	mvn.w	r2, #12
 8003204:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003214:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d017      	beq.n	800324c <HAL_ADC_IRQHandler+0x1d6>
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d014      	beq.n	800324c <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	2b01      	cmp	r3, #1
 800322e:	d10d      	bne.n	800324c <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003234:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f000 f841 	bl	80032c4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f06f 0201 	mvn.w	r2, #1
 800324a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f003 0320 	and.w	r3, r3, #32
 8003252:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800325a:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d015      	beq.n	800328e <HAL_ADC_IRQHandler+0x218>
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d012      	beq.n	800328e <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800326c:	f043 0202 	orr.w	r2, r3, #2
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f06f 0220 	mvn.w	r2, #32
 800327c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f82a 	bl	80032d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f06f 0220 	mvn.w	r2, #32
 800328c:	601a      	str	r2, [r3, #0]
  }
}
 800328e:	bf00      	nop
 8003290:	3718      	adds	r7, #24
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}

08003296 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003296:	b480      	push	{r7}
 8003298:	b083      	sub	sp, #12
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80032f6:	2300      	movs	r3, #0
 80032f8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003300:	2b01      	cmp	r3, #1
 8003302:	d101      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x1c>
 8003304:	2302      	movs	r3, #2
 8003306:	e105      	b.n	8003514 <HAL_ADC_ConfigChannel+0x228>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2b09      	cmp	r3, #9
 8003316:	d925      	bls.n	8003364 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68d9      	ldr	r1, [r3, #12]
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	b29b      	uxth	r3, r3
 8003324:	461a      	mov	r2, r3
 8003326:	4613      	mov	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4413      	add	r3, r2
 800332c:	3b1e      	subs	r3, #30
 800332e:	2207      	movs	r2, #7
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	43da      	mvns	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	400a      	ands	r2, r1
 800333c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	68d9      	ldr	r1, [r3, #12]
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	b29b      	uxth	r3, r3
 800334e:	4618      	mov	r0, r3
 8003350:	4603      	mov	r3, r0
 8003352:	005b      	lsls	r3, r3, #1
 8003354:	4403      	add	r3, r0
 8003356:	3b1e      	subs	r3, #30
 8003358:	409a      	lsls	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	430a      	orrs	r2, r1
 8003360:	60da      	str	r2, [r3, #12]
 8003362:	e022      	b.n	80033aa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6919      	ldr	r1, [r3, #16]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	b29b      	uxth	r3, r3
 8003370:	461a      	mov	r2, r3
 8003372:	4613      	mov	r3, r2
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	4413      	add	r3, r2
 8003378:	2207      	movs	r2, #7
 800337a:	fa02 f303 	lsl.w	r3, r2, r3
 800337e:	43da      	mvns	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	400a      	ands	r2, r1
 8003386:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6919      	ldr	r1, [r3, #16]
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	689a      	ldr	r2, [r3, #8]
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	b29b      	uxth	r3, r3
 8003398:	4618      	mov	r0, r3
 800339a:	4603      	mov	r3, r0
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	4403      	add	r3, r0
 80033a0:	409a      	lsls	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2b06      	cmp	r3, #6
 80033b0:	d824      	bhi.n	80033fc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	4613      	mov	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4413      	add	r3, r2
 80033c2:	3b05      	subs	r3, #5
 80033c4:	221f      	movs	r2, #31
 80033c6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ca:	43da      	mvns	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	400a      	ands	r2, r1
 80033d2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	b29b      	uxth	r3, r3
 80033e0:	4618      	mov	r0, r3
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	3b05      	subs	r3, #5
 80033ee:	fa00 f203 	lsl.w	r2, r0, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	635a      	str	r2, [r3, #52]	; 0x34
 80033fa:	e04c      	b.n	8003496 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b0c      	cmp	r3, #12
 8003402:	d824      	bhi.n	800344e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4413      	add	r3, r2
 8003414:	3b23      	subs	r3, #35	; 0x23
 8003416:	221f      	movs	r2, #31
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43da      	mvns	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	400a      	ands	r2, r1
 8003424:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	b29b      	uxth	r3, r3
 8003432:	4618      	mov	r0, r3
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	3b23      	subs	r3, #35	; 0x23
 8003440:	fa00 f203 	lsl.w	r2, r0, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	430a      	orrs	r2, r1
 800344a:	631a      	str	r2, [r3, #48]	; 0x30
 800344c:	e023      	b.n	8003496 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	4613      	mov	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	4413      	add	r3, r2
 800345e:	3b41      	subs	r3, #65	; 0x41
 8003460:	221f      	movs	r2, #31
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	43da      	mvns	r2, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	400a      	ands	r2, r1
 800346e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	b29b      	uxth	r3, r3
 800347c:	4618      	mov	r0, r3
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	4613      	mov	r3, r2
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	4413      	add	r3, r2
 8003488:	3b41      	subs	r3, #65	; 0x41
 800348a:	fa00 f203 	lsl.w	r2, r0, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	430a      	orrs	r2, r1
 8003494:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003496:	4b22      	ldr	r3, [pc, #136]	; (8003520 <HAL_ADC_ConfigChannel+0x234>)
 8003498:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a21      	ldr	r2, [pc, #132]	; (8003524 <HAL_ADC_ConfigChannel+0x238>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d109      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x1cc>
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2b12      	cmp	r3, #18
 80034aa:	d105      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a19      	ldr	r2, [pc, #100]	; (8003524 <HAL_ADC_ConfigChannel+0x238>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d123      	bne.n	800350a <HAL_ADC_ConfigChannel+0x21e>
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2b10      	cmp	r3, #16
 80034c8:	d003      	beq.n	80034d2 <HAL_ADC_ConfigChannel+0x1e6>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2b11      	cmp	r3, #17
 80034d0:	d11b      	bne.n	800350a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2b10      	cmp	r3, #16
 80034e4:	d111      	bne.n	800350a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034e6:	4b10      	ldr	r3, [pc, #64]	; (8003528 <HAL_ADC_ConfigChannel+0x23c>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a10      	ldr	r2, [pc, #64]	; (800352c <HAL_ADC_ConfigChannel+0x240>)
 80034ec:	fba2 2303 	umull	r2, r3, r2, r3
 80034f0:	0c9a      	lsrs	r2, r3, #18
 80034f2:	4613      	mov	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	4413      	add	r3, r2
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80034fc:	e002      	b.n	8003504 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	3b01      	subs	r3, #1
 8003502:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1f9      	bne.n	80034fe <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3714      	adds	r7, #20
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	40012300 	.word	0x40012300
 8003524:	40012000 	.word	0x40012000
 8003528:	20000000 	.word	0x20000000
 800352c:	431bde83 	.word	0x431bde83

08003530 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003530:	b480      	push	{r7}
 8003532:	b085      	sub	sp, #20
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003538:	4b79      	ldr	r3, [pc, #484]	; (8003720 <ADC_Init+0x1f0>)
 800353a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	685a      	ldr	r2, [r3, #4]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	431a      	orrs	r2, r3
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685a      	ldr	r2, [r3, #4]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003564:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6859      	ldr	r1, [r3, #4]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	021a      	lsls	r2, r3, #8
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	430a      	orrs	r2, r1
 8003578:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	685a      	ldr	r2, [r3, #4]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003588:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	6859      	ldr	r1, [r3, #4]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	430a      	orrs	r2, r1
 800359a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	689a      	ldr	r2, [r3, #8]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6899      	ldr	r1, [r3, #8]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	68da      	ldr	r2, [r3, #12]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	430a      	orrs	r2, r1
 80035bc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c2:	4a58      	ldr	r2, [pc, #352]	; (8003724 <ADC_Init+0x1f4>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d022      	beq.n	800360e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	689a      	ldr	r2, [r3, #8]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80035d6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	6899      	ldr	r1, [r3, #8]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	6899      	ldr	r1, [r3, #8]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	430a      	orrs	r2, r1
 800360a:	609a      	str	r2, [r3, #8]
 800360c:	e00f      	b.n	800362e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689a      	ldr	r2, [r3, #8]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800361c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689a      	ldr	r2, [r3, #8]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800362c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 0202 	bic.w	r2, r2, #2
 800363c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6899      	ldr	r1, [r3, #8]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	7e1b      	ldrb	r3, [r3, #24]
 8003648:	005a      	lsls	r2, r3, #1
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	430a      	orrs	r2, r1
 8003650:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d01b      	beq.n	8003694 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800366a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800367a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	6859      	ldr	r1, [r3, #4]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003686:	3b01      	subs	r3, #1
 8003688:	035a      	lsls	r2, r3, #13
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	430a      	orrs	r2, r1
 8003690:	605a      	str	r2, [r3, #4]
 8003692:	e007      	b.n	80036a4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036a2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80036b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	69db      	ldr	r3, [r3, #28]
 80036be:	3b01      	subs	r3, #1
 80036c0:	051a      	lsls	r2, r3, #20
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80036d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6899      	ldr	r1, [r3, #8]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80036e6:	025a      	lsls	r2, r3, #9
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	430a      	orrs	r2, r1
 80036ee:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	689a      	ldr	r2, [r3, #8]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	6899      	ldr	r1, [r3, #8]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	029a      	lsls	r2, r3, #10
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	609a      	str	r2, [r3, #8]
}
 8003714:	bf00      	nop
 8003716:	3714      	adds	r7, #20
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr
 8003720:	40012300 	.word	0x40012300
 8003724:	0f000001 	.word	0x0f000001

08003728 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003730:	bf00      	nop
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d101      	bne.n	800374e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e0ed      	b.n	800392a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d102      	bne.n	8003760 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f7fe f848 	bl	80017f0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0201 	orr.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003770:	f7ff fad4 	bl	8002d1c <HAL_GetTick>
 8003774:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003776:	e012      	b.n	800379e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003778:	f7ff fad0 	bl	8002d1c <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	2b0a      	cmp	r3, #10
 8003784:	d90b      	bls.n	800379e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800378a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2205      	movs	r2, #5
 8003796:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e0c5      	b.n	800392a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d0e5      	beq.n	8003778 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 0202 	bic.w	r2, r2, #2
 80037ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80037bc:	f7ff faae 	bl	8002d1c <HAL_GetTick>
 80037c0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80037c2:	e012      	b.n	80037ea <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80037c4:	f7ff faaa 	bl	8002d1c <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b0a      	cmp	r3, #10
 80037d0:	d90b      	bls.n	80037ea <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2205      	movs	r2, #5
 80037e2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e09f      	b.n	800392a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f003 0302 	and.w	r3, r3, #2
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1e5      	bne.n	80037c4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	7e1b      	ldrb	r3, [r3, #24]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d108      	bne.n	8003812 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800380e:	601a      	str	r2, [r3, #0]
 8003810:	e007      	b.n	8003822 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003820:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	7e5b      	ldrb	r3, [r3, #25]
 8003826:	2b01      	cmp	r3, #1
 8003828:	d108      	bne.n	800383c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003838:	601a      	str	r2, [r3, #0]
 800383a:	e007      	b.n	800384c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800384a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	7e9b      	ldrb	r3, [r3, #26]
 8003850:	2b01      	cmp	r3, #1
 8003852:	d108      	bne.n	8003866 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f042 0220 	orr.w	r2, r2, #32
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	e007      	b.n	8003876 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 0220 	bic.w	r2, r2, #32
 8003874:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	7edb      	ldrb	r3, [r3, #27]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d108      	bne.n	8003890 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f022 0210 	bic.w	r2, r2, #16
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	e007      	b.n	80038a0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f042 0210 	orr.w	r2, r2, #16
 800389e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	7f1b      	ldrb	r3, [r3, #28]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d108      	bne.n	80038ba <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f042 0208 	orr.w	r2, r2, #8
 80038b6:	601a      	str	r2, [r3, #0]
 80038b8:	e007      	b.n	80038ca <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0208 	bic.w	r2, r2, #8
 80038c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	7f5b      	ldrb	r3, [r3, #29]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d108      	bne.n	80038e4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f042 0204 	orr.w	r2, r2, #4
 80038e0:	601a      	str	r2, [r3, #0]
 80038e2:	e007      	b.n	80038f4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f022 0204 	bic.w	r2, r2, #4
 80038f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	431a      	orrs	r2, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	431a      	orrs	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	ea42 0103 	orr.w	r1, r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	1e5a      	subs	r2, r3, #1
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	430a      	orrs	r2, r1
 8003918:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
	...

08003934 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003934:	b480      	push	{r7}
 8003936:	b087      	sub	sp, #28
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f893 3020 	ldrb.w	r3, [r3, #32]
 800394a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800394c:	7cfb      	ldrb	r3, [r7, #19]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d003      	beq.n	800395a <HAL_CAN_ConfigFilter+0x26>
 8003952:	7cfb      	ldrb	r3, [r7, #19]
 8003954:	2b02      	cmp	r3, #2
 8003956:	f040 80be 	bne.w	8003ad6 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800395a:	4b65      	ldr	r3, [pc, #404]	; (8003af0 <HAL_CAN_ConfigFilter+0x1bc>)
 800395c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003964:	f043 0201 	orr.w	r2, r3, #1
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003974:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003988:	021b      	lsls	r3, r3, #8
 800398a:	431a      	orrs	r2, r3
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	695b      	ldr	r3, [r3, #20]
 8003996:	f003 031f 	and.w	r3, r3, #31
 800399a:	2201      	movs	r2, #1
 800399c:	fa02 f303 	lsl.w	r3, r2, r3
 80039a0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	43db      	mvns	r3, r3
 80039ac:	401a      	ands	r2, r3
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	69db      	ldr	r3, [r3, #28]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d123      	bne.n	8003a04 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	43db      	mvns	r3, r3
 80039c6:	401a      	ands	r2, r3
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80039da:	683a      	ldr	r2, [r7, #0]
 80039dc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80039de:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	3248      	adds	r2, #72	; 0x48
 80039e4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80039f8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80039fa:	6979      	ldr	r1, [r7, #20]
 80039fc:	3348      	adds	r3, #72	; 0x48
 80039fe:	00db      	lsls	r3, r3, #3
 8003a00:	440b      	add	r3, r1
 8003a02:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	69db      	ldr	r3, [r3, #28]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d122      	bne.n	8003a52 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	431a      	orrs	r2, r3
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003a28:	683a      	ldr	r2, [r7, #0]
 8003a2a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003a2c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	3248      	adds	r2, #72	; 0x48
 8003a32:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003a46:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003a48:	6979      	ldr	r1, [r7, #20]
 8003a4a:	3348      	adds	r3, #72	; 0x48
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	440b      	add	r3, r1
 8003a50:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d109      	bne.n	8003a6e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	43db      	mvns	r3, r3
 8003a64:	401a      	ands	r2, r3
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003a6c:	e007      	b.n	8003a7e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	431a      	orrs	r2, r3
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d109      	bne.n	8003a9a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	401a      	ands	r2, r3
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003a98:	e007      	b.n	8003aaa <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d107      	bne.n	8003ac2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	431a      	orrs	r2, r3
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003ac8:	f023 0201 	bic.w	r2, r3, #1
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	e006      	b.n	8003ae4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ada:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
  }
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	371c      	adds	r7, #28
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr
 8003af0:	40006400 	.word	0x40006400

08003af4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d12e      	bne.n	8003b66 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f022 0201 	bic.w	r2, r2, #1
 8003b1e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b20:	f7ff f8fc 	bl	8002d1c <HAL_GetTick>
 8003b24:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003b26:	e012      	b.n	8003b4e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003b28:	f7ff f8f8 	bl	8002d1c <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b0a      	cmp	r3, #10
 8003b34:	d90b      	bls.n	8003b4e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2205      	movs	r2, #5
 8003b46:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e012      	b.n	8003b74 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f003 0301 	and.w	r3, r3, #1
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1e5      	bne.n	8003b28 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003b62:	2300      	movs	r3, #0
 8003b64:	e006      	b.n	8003b74 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
  }
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b089      	sub	sp, #36	; 0x24
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
 8003b88:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b90:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003b9a:	7ffb      	ldrb	r3, [r7, #31]
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d003      	beq.n	8003ba8 <HAL_CAN_AddTxMessage+0x2c>
 8003ba0:	7ffb      	ldrb	r3, [r7, #31]
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	f040 80b8 	bne.w	8003d18 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d10a      	bne.n	8003bc8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d105      	bne.n	8003bc8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003bbc:	69bb      	ldr	r3, [r7, #24]
 8003bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 80a0 	beq.w	8003d08 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	0e1b      	lsrs	r3, r3, #24
 8003bcc:	f003 0303 	and.w	r3, r3, #3
 8003bd0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d907      	bls.n	8003be8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bdc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e09e      	b.n	8003d26 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003be8:	2201      	movs	r2, #1
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	409a      	lsls	r2, r3
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d10d      	bne.n	8003c16 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003c04:	68f9      	ldr	r1, [r7, #12]
 8003c06:	6809      	ldr	r1, [r1, #0]
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	3318      	adds	r3, #24
 8003c0e:	011b      	lsls	r3, r3, #4
 8003c10:	440b      	add	r3, r1
 8003c12:	601a      	str	r2, [r3, #0]
 8003c14:	e00f      	b.n	8003c36 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003c20:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003c26:	68f9      	ldr	r1, [r7, #12]
 8003c28:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003c2a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	3318      	adds	r3, #24
 8003c30:	011b      	lsls	r3, r3, #4
 8003c32:	440b      	add	r3, r1
 8003c34:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6819      	ldr	r1, [r3, #0]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	691a      	ldr	r2, [r3, #16]
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	3318      	adds	r3, #24
 8003c42:	011b      	lsls	r3, r3, #4
 8003c44:	440b      	add	r3, r1
 8003c46:	3304      	adds	r3, #4
 8003c48:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	7d1b      	ldrb	r3, [r3, #20]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d111      	bne.n	8003c76 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	3318      	adds	r3, #24
 8003c5a:	011b      	lsls	r3, r3, #4
 8003c5c:	4413      	add	r3, r2
 8003c5e:	3304      	adds	r3, #4
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	6811      	ldr	r1, [r2, #0]
 8003c66:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	3318      	adds	r3, #24
 8003c6e:	011b      	lsls	r3, r3, #4
 8003c70:	440b      	add	r3, r1
 8003c72:	3304      	adds	r3, #4
 8003c74:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	3307      	adds	r3, #7
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	061a      	lsls	r2, r3, #24
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	3306      	adds	r3, #6
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	041b      	lsls	r3, r3, #16
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	3305      	adds	r3, #5
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	021b      	lsls	r3, r3, #8
 8003c90:	4313      	orrs	r3, r2
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	3204      	adds	r2, #4
 8003c96:	7812      	ldrb	r2, [r2, #0]
 8003c98:	4610      	mov	r0, r2
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	6811      	ldr	r1, [r2, #0]
 8003c9e:	ea43 0200 	orr.w	r2, r3, r0
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	011b      	lsls	r3, r3, #4
 8003ca6:	440b      	add	r3, r1
 8003ca8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003cac:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	3303      	adds	r3, #3
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	061a      	lsls	r2, r3, #24
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	3302      	adds	r3, #2
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	041b      	lsls	r3, r3, #16
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3301      	adds	r3, #1
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	021b      	lsls	r3, r3, #8
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	7812      	ldrb	r2, [r2, #0]
 8003cce:	4610      	mov	r0, r2
 8003cd0:	68fa      	ldr	r2, [r7, #12]
 8003cd2:	6811      	ldr	r1, [r2, #0]
 8003cd4:	ea43 0200 	orr.w	r2, r3, r0
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	011b      	lsls	r3, r3, #4
 8003cdc:	440b      	add	r3, r1
 8003cde:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003ce2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	3318      	adds	r3, #24
 8003cec:	011b      	lsls	r3, r3, #4
 8003cee:	4413      	add	r3, r2
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	6811      	ldr	r1, [r2, #0]
 8003cf6:	f043 0201 	orr.w	r2, r3, #1
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	3318      	adds	r3, #24
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	440b      	add	r3, r1
 8003d02:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003d04:	2300      	movs	r3, #0
 8003d06:	e00e      	b.n	8003d26 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e006      	b.n	8003d26 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
  }
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3724      	adds	r7, #36	; 0x24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr

08003d32 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003d32:	b480      	push	{r7}
 8003d34:	b087      	sub	sp, #28
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	60f8      	str	r0, [r7, #12]
 8003d3a:	60b9      	str	r1, [r7, #8]
 8003d3c:	607a      	str	r2, [r7, #4]
 8003d3e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d46:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003d48:	7dfb      	ldrb	r3, [r7, #23]
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d003      	beq.n	8003d56 <HAL_CAN_GetRxMessage+0x24>
 8003d4e:	7dfb      	ldrb	r3, [r7, #23]
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	f040 80f3 	bne.w	8003f3c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d10e      	bne.n	8003d7a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	f003 0303 	and.w	r3, r3, #3
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d116      	bne.n	8003d98 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e0e7      	b.n	8003f4a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	f003 0303 	and.w	r3, r3, #3
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d107      	bne.n	8003d98 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e0d8      	b.n	8003f4a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	331b      	adds	r3, #27
 8003da0:	011b      	lsls	r3, r3, #4
 8003da2:	4413      	add	r3, r2
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0204 	and.w	r2, r3, #4
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d10c      	bne.n	8003dd0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	331b      	adds	r3, #27
 8003dbe:	011b      	lsls	r3, r3, #4
 8003dc0:	4413      	add	r3, r2
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	0d5b      	lsrs	r3, r3, #21
 8003dc6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	601a      	str	r2, [r3, #0]
 8003dce:	e00b      	b.n	8003de8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	331b      	adds	r3, #27
 8003dd8:	011b      	lsls	r3, r3, #4
 8003dda:	4413      	add	r3, r2
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	08db      	lsrs	r3, r3, #3
 8003de0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	331b      	adds	r3, #27
 8003df0:	011b      	lsls	r3, r3, #4
 8003df2:	4413      	add	r3, r2
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0202 	and.w	r2, r3, #2
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	331b      	adds	r3, #27
 8003e06:	011b      	lsls	r3, r3, #4
 8003e08:	4413      	add	r3, r2
 8003e0a:	3304      	adds	r3, #4
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 020f 	and.w	r2, r3, #15
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	331b      	adds	r3, #27
 8003e1e:	011b      	lsls	r3, r3, #4
 8003e20:	4413      	add	r3, r2
 8003e22:	3304      	adds	r3, #4
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	0a1b      	lsrs	r3, r3, #8
 8003e28:	b2da      	uxtb	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	331b      	adds	r3, #27
 8003e36:	011b      	lsls	r3, r3, #4
 8003e38:	4413      	add	r3, r2
 8003e3a:	3304      	adds	r3, #4
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	0c1b      	lsrs	r3, r3, #16
 8003e40:	b29a      	uxth	r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	011b      	lsls	r3, r3, #4
 8003e4e:	4413      	add	r3, r2
 8003e50:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	b2da      	uxtb	r2, r3
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	4413      	add	r3, r2
 8003e66:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	0a1a      	lsrs	r2, r3, #8
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	3301      	adds	r3, #1
 8003e72:	b2d2      	uxtb	r2, r2
 8003e74:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	011b      	lsls	r3, r3, #4
 8003e7e:	4413      	add	r3, r2
 8003e80:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	0c1a      	lsrs	r2, r3, #16
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	3302      	adds	r3, #2
 8003e8c:	b2d2      	uxtb	r2, r2
 8003e8e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	4413      	add	r3, r2
 8003e9a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	0e1a      	lsrs	r2, r3, #24
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	3303      	adds	r3, #3
 8003ea6:	b2d2      	uxtb	r2, r2
 8003ea8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	011b      	lsls	r3, r3, #4
 8003eb2:	4413      	add	r3, r2
 8003eb4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	3304      	adds	r3, #4
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	011b      	lsls	r3, r3, #4
 8003eca:	4413      	add	r3, r2
 8003ecc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	0a1a      	lsrs	r2, r3, #8
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	3305      	adds	r3, #5
 8003ed8:	b2d2      	uxtb	r2, r2
 8003eda:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	011b      	lsls	r3, r3, #4
 8003ee4:	4413      	add	r3, r2
 8003ee6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	0c1a      	lsrs	r2, r3, #16
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	3306      	adds	r3, #6
 8003ef2:	b2d2      	uxtb	r2, r2
 8003ef4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	011b      	lsls	r3, r3, #4
 8003efe:	4413      	add	r3, r2
 8003f00:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	0e1a      	lsrs	r2, r3, #24
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	3307      	adds	r3, #7
 8003f0c:	b2d2      	uxtb	r2, r2
 8003f0e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d108      	bne.n	8003f28 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68da      	ldr	r2, [r3, #12]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f042 0220 	orr.w	r2, r2, #32
 8003f24:	60da      	str	r2, [r3, #12]
 8003f26:	e007      	b.n	8003f38 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	691a      	ldr	r2, [r3, #16]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f042 0220 	orr.w	r2, r2, #32
 8003f36:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	e006      	b.n	8003f4a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f40:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
  }
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	371c      	adds	r7, #28
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
	...

08003f58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b085      	sub	sp, #20
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f68:	4b0c      	ldr	r3, [pc, #48]	; (8003f9c <__NVIC_SetPriorityGrouping+0x44>)
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f6e:	68ba      	ldr	r2, [r7, #8]
 8003f70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f74:	4013      	ands	r3, r2
 8003f76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f8a:	4a04      	ldr	r2, [pc, #16]	; (8003f9c <__NVIC_SetPriorityGrouping+0x44>)
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	60d3      	str	r3, [r2, #12]
}
 8003f90:	bf00      	nop
 8003f92:	3714      	adds	r7, #20
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr
 8003f9c:	e000ed00 	.word	0xe000ed00

08003fa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fa4:	4b04      	ldr	r3, [pc, #16]	; (8003fb8 <__NVIC_GetPriorityGrouping+0x18>)
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	0a1b      	lsrs	r3, r3, #8
 8003faa:	f003 0307 	and.w	r3, r3, #7
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	e000ed00 	.word	0xe000ed00

08003fbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	db0b      	blt.n	8003fe6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fce:	79fb      	ldrb	r3, [r7, #7]
 8003fd0:	f003 021f 	and.w	r2, r3, #31
 8003fd4:	4907      	ldr	r1, [pc, #28]	; (8003ff4 <__NVIC_EnableIRQ+0x38>)
 8003fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fda:	095b      	lsrs	r3, r3, #5
 8003fdc:	2001      	movs	r0, #1
 8003fde:	fa00 f202 	lsl.w	r2, r0, r2
 8003fe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fe6:	bf00      	nop
 8003fe8:	370c      	adds	r7, #12
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	e000e100 	.word	0xe000e100

08003ff8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	4603      	mov	r3, r0
 8004000:	6039      	str	r1, [r7, #0]
 8004002:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004008:	2b00      	cmp	r3, #0
 800400a:	db0a      	blt.n	8004022 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	b2da      	uxtb	r2, r3
 8004010:	490c      	ldr	r1, [pc, #48]	; (8004044 <__NVIC_SetPriority+0x4c>)
 8004012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004016:	0112      	lsls	r2, r2, #4
 8004018:	b2d2      	uxtb	r2, r2
 800401a:	440b      	add	r3, r1
 800401c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004020:	e00a      	b.n	8004038 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	b2da      	uxtb	r2, r3
 8004026:	4908      	ldr	r1, [pc, #32]	; (8004048 <__NVIC_SetPriority+0x50>)
 8004028:	79fb      	ldrb	r3, [r7, #7]
 800402a:	f003 030f 	and.w	r3, r3, #15
 800402e:	3b04      	subs	r3, #4
 8004030:	0112      	lsls	r2, r2, #4
 8004032:	b2d2      	uxtb	r2, r2
 8004034:	440b      	add	r3, r1
 8004036:	761a      	strb	r2, [r3, #24]
}
 8004038:	bf00      	nop
 800403a:	370c      	adds	r7, #12
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr
 8004044:	e000e100 	.word	0xe000e100
 8004048:	e000ed00 	.word	0xe000ed00

0800404c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800404c:	b480      	push	{r7}
 800404e:	b089      	sub	sp, #36	; 0x24
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f003 0307 	and.w	r3, r3, #7
 800405e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	f1c3 0307 	rsb	r3, r3, #7
 8004066:	2b04      	cmp	r3, #4
 8004068:	bf28      	it	cs
 800406a:	2304      	movcs	r3, #4
 800406c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	3304      	adds	r3, #4
 8004072:	2b06      	cmp	r3, #6
 8004074:	d902      	bls.n	800407c <NVIC_EncodePriority+0x30>
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	3b03      	subs	r3, #3
 800407a:	e000      	b.n	800407e <NVIC_EncodePriority+0x32>
 800407c:	2300      	movs	r3, #0
 800407e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004080:	f04f 32ff 	mov.w	r2, #4294967295
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	fa02 f303 	lsl.w	r3, r2, r3
 800408a:	43da      	mvns	r2, r3
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	401a      	ands	r2, r3
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004094:	f04f 31ff 	mov.w	r1, #4294967295
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	fa01 f303 	lsl.w	r3, r1, r3
 800409e:	43d9      	mvns	r1, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040a4:	4313      	orrs	r3, r2
         );
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3724      	adds	r7, #36	; 0x24
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr

080040b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b082      	sub	sp, #8
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7ff ff4c 	bl	8003f58 <__NVIC_SetPriorityGrouping>
}
 80040c0:	bf00      	nop
 80040c2:	3708      	adds	r7, #8
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b086      	sub	sp, #24
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	4603      	mov	r3, r0
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
 80040d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040da:	f7ff ff61 	bl	8003fa0 <__NVIC_GetPriorityGrouping>
 80040de:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	68b9      	ldr	r1, [r7, #8]
 80040e4:	6978      	ldr	r0, [r7, #20]
 80040e6:	f7ff ffb1 	bl	800404c <NVIC_EncodePriority>
 80040ea:	4602      	mov	r2, r0
 80040ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040f0:	4611      	mov	r1, r2
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7ff ff80 	bl	8003ff8 <__NVIC_SetPriority>
}
 80040f8:	bf00      	nop
 80040fa:	3718      	adds	r7, #24
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	4603      	mov	r3, r0
 8004108:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800410a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800410e:	4618      	mov	r0, r3
 8004110:	f7ff ff54 	bl	8003fbc <__NVIC_EnableIRQ>
}
 8004114:	bf00      	nop
 8004116:	3708      	adds	r7, #8
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004128:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800412a:	f7fe fdf7 	bl	8002d1c <HAL_GetTick>
 800412e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004136:	b2db      	uxtb	r3, r3
 8004138:	2b02      	cmp	r3, #2
 800413a:	d008      	beq.n	800414e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2280      	movs	r2, #128	; 0x80
 8004140:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e052      	b.n	80041f4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0216 	bic.w	r2, r2, #22
 800415c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	695a      	ldr	r2, [r3, #20]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800416c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004172:	2b00      	cmp	r3, #0
 8004174:	d103      	bne.n	800417e <HAL_DMA_Abort+0x62>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800417a:	2b00      	cmp	r3, #0
 800417c:	d007      	beq.n	800418e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f022 0208 	bic.w	r2, r2, #8
 800418c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 0201 	bic.w	r2, r2, #1
 800419c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800419e:	e013      	b.n	80041c8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041a0:	f7fe fdbc 	bl	8002d1c <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b05      	cmp	r3, #5
 80041ac:	d90c      	bls.n	80041c8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2220      	movs	r2, #32
 80041b2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2203      	movs	r2, #3
 80041b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e015      	b.n	80041f4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1e4      	bne.n	80041a0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041da:	223f      	movs	r2, #63	; 0x3f
 80041dc:	409a      	lsls	r2, r3
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2201      	movs	r2, #1
 80041e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800420a:	b2db      	uxtb	r3, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d004      	beq.n	800421a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2280      	movs	r2, #128	; 0x80
 8004214:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e00c      	b.n	8004234 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2205      	movs	r2, #5
 800421e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 0201 	bic.w	r2, r2, #1
 8004230:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004240:	b480      	push	{r7}
 8004242:	b089      	sub	sp, #36	; 0x24
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800424a:	2300      	movs	r3, #0
 800424c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800424e:	2300      	movs	r3, #0
 8004250:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004252:	2300      	movs	r3, #0
 8004254:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004256:	2300      	movs	r3, #0
 8004258:	61fb      	str	r3, [r7, #28]
 800425a:	e16b      	b.n	8004534 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800425c:	2201      	movs	r2, #1
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	4013      	ands	r3, r2
 800426e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	429a      	cmp	r2, r3
 8004276:	f040 815a 	bne.w	800452e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f003 0303 	and.w	r3, r3, #3
 8004282:	2b01      	cmp	r3, #1
 8004284:	d005      	beq.n	8004292 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800428e:	2b02      	cmp	r3, #2
 8004290:	d130      	bne.n	80042f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	2203      	movs	r2, #3
 800429e:	fa02 f303 	lsl.w	r3, r2, r3
 80042a2:	43db      	mvns	r3, r3
 80042a4:	69ba      	ldr	r2, [r7, #24]
 80042a6:	4013      	ands	r3, r2
 80042a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	68da      	ldr	r2, [r3, #12]
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	fa02 f303 	lsl.w	r3, r2, r3
 80042b6:	69ba      	ldr	r2, [r7, #24]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	69ba      	ldr	r2, [r7, #24]
 80042c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80042c8:	2201      	movs	r2, #1
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	fa02 f303 	lsl.w	r3, r2, r3
 80042d0:	43db      	mvns	r3, r3
 80042d2:	69ba      	ldr	r2, [r7, #24]
 80042d4:	4013      	ands	r3, r2
 80042d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	091b      	lsrs	r3, r3, #4
 80042de:	f003 0201 	and.w	r2, r3, #1
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	fa02 f303 	lsl.w	r3, r2, r3
 80042e8:	69ba      	ldr	r2, [r7, #24]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	69ba      	ldr	r2, [r7, #24]
 80042f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f003 0303 	and.w	r3, r3, #3
 80042fc:	2b03      	cmp	r3, #3
 80042fe:	d017      	beq.n	8004330 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	005b      	lsls	r3, r3, #1
 800430a:	2203      	movs	r2, #3
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	43db      	mvns	r3, r3
 8004312:	69ba      	ldr	r2, [r7, #24]
 8004314:	4013      	ands	r3, r2
 8004316:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	fa02 f303 	lsl.w	r3, r2, r3
 8004324:	69ba      	ldr	r2, [r7, #24]
 8004326:	4313      	orrs	r3, r2
 8004328:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	69ba      	ldr	r2, [r7, #24]
 800432e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	f003 0303 	and.w	r3, r3, #3
 8004338:	2b02      	cmp	r3, #2
 800433a:	d123      	bne.n	8004384 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	08da      	lsrs	r2, r3, #3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	3208      	adds	r2, #8
 8004344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004348:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	f003 0307 	and.w	r3, r3, #7
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	220f      	movs	r2, #15
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	43db      	mvns	r3, r3
 800435a:	69ba      	ldr	r2, [r7, #24]
 800435c:	4013      	ands	r3, r2
 800435e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	691a      	ldr	r2, [r3, #16]
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	f003 0307 	and.w	r3, r3, #7
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	fa02 f303 	lsl.w	r3, r2, r3
 8004370:	69ba      	ldr	r2, [r7, #24]
 8004372:	4313      	orrs	r3, r2
 8004374:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	08da      	lsrs	r2, r3, #3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	3208      	adds	r2, #8
 800437e:	69b9      	ldr	r1, [r7, #24]
 8004380:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	2203      	movs	r2, #3
 8004390:	fa02 f303 	lsl.w	r3, r2, r3
 8004394:	43db      	mvns	r3, r3
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4013      	ands	r3, r2
 800439a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f003 0203 	and.w	r2, r3, #3
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	005b      	lsls	r3, r3, #1
 80043a8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f000 80b4 	beq.w	800452e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043c6:	2300      	movs	r3, #0
 80043c8:	60fb      	str	r3, [r7, #12]
 80043ca:	4b60      	ldr	r3, [pc, #384]	; (800454c <HAL_GPIO_Init+0x30c>)
 80043cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ce:	4a5f      	ldr	r2, [pc, #380]	; (800454c <HAL_GPIO_Init+0x30c>)
 80043d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043d4:	6453      	str	r3, [r2, #68]	; 0x44
 80043d6:	4b5d      	ldr	r3, [pc, #372]	; (800454c <HAL_GPIO_Init+0x30c>)
 80043d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043de:	60fb      	str	r3, [r7, #12]
 80043e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043e2:	4a5b      	ldr	r2, [pc, #364]	; (8004550 <HAL_GPIO_Init+0x310>)
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	089b      	lsrs	r3, r3, #2
 80043e8:	3302      	adds	r3, #2
 80043ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f003 0303 	and.w	r3, r3, #3
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	220f      	movs	r2, #15
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	43db      	mvns	r3, r3
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	4013      	ands	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a52      	ldr	r2, [pc, #328]	; (8004554 <HAL_GPIO_Init+0x314>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d02b      	beq.n	8004466 <HAL_GPIO_Init+0x226>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a51      	ldr	r2, [pc, #324]	; (8004558 <HAL_GPIO_Init+0x318>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d025      	beq.n	8004462 <HAL_GPIO_Init+0x222>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a50      	ldr	r2, [pc, #320]	; (800455c <HAL_GPIO_Init+0x31c>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d01f      	beq.n	800445e <HAL_GPIO_Init+0x21e>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a4f      	ldr	r2, [pc, #316]	; (8004560 <HAL_GPIO_Init+0x320>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d019      	beq.n	800445a <HAL_GPIO_Init+0x21a>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a4e      	ldr	r2, [pc, #312]	; (8004564 <HAL_GPIO_Init+0x324>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d013      	beq.n	8004456 <HAL_GPIO_Init+0x216>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a4d      	ldr	r2, [pc, #308]	; (8004568 <HAL_GPIO_Init+0x328>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d00d      	beq.n	8004452 <HAL_GPIO_Init+0x212>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a4c      	ldr	r2, [pc, #304]	; (800456c <HAL_GPIO_Init+0x32c>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d007      	beq.n	800444e <HAL_GPIO_Init+0x20e>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a4b      	ldr	r2, [pc, #300]	; (8004570 <HAL_GPIO_Init+0x330>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d101      	bne.n	800444a <HAL_GPIO_Init+0x20a>
 8004446:	2307      	movs	r3, #7
 8004448:	e00e      	b.n	8004468 <HAL_GPIO_Init+0x228>
 800444a:	2308      	movs	r3, #8
 800444c:	e00c      	b.n	8004468 <HAL_GPIO_Init+0x228>
 800444e:	2306      	movs	r3, #6
 8004450:	e00a      	b.n	8004468 <HAL_GPIO_Init+0x228>
 8004452:	2305      	movs	r3, #5
 8004454:	e008      	b.n	8004468 <HAL_GPIO_Init+0x228>
 8004456:	2304      	movs	r3, #4
 8004458:	e006      	b.n	8004468 <HAL_GPIO_Init+0x228>
 800445a:	2303      	movs	r3, #3
 800445c:	e004      	b.n	8004468 <HAL_GPIO_Init+0x228>
 800445e:	2302      	movs	r3, #2
 8004460:	e002      	b.n	8004468 <HAL_GPIO_Init+0x228>
 8004462:	2301      	movs	r3, #1
 8004464:	e000      	b.n	8004468 <HAL_GPIO_Init+0x228>
 8004466:	2300      	movs	r3, #0
 8004468:	69fa      	ldr	r2, [r7, #28]
 800446a:	f002 0203 	and.w	r2, r2, #3
 800446e:	0092      	lsls	r2, r2, #2
 8004470:	4093      	lsls	r3, r2
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	4313      	orrs	r3, r2
 8004476:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004478:	4935      	ldr	r1, [pc, #212]	; (8004550 <HAL_GPIO_Init+0x310>)
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	089b      	lsrs	r3, r3, #2
 800447e:	3302      	adds	r3, #2
 8004480:	69ba      	ldr	r2, [r7, #24]
 8004482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004486:	4b3b      	ldr	r3, [pc, #236]	; (8004574 <HAL_GPIO_Init+0x334>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	43db      	mvns	r3, r3
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	4013      	ands	r3, r2
 8004494:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80044a2:	69ba      	ldr	r2, [r7, #24]
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80044aa:	4a32      	ldr	r2, [pc, #200]	; (8004574 <HAL_GPIO_Init+0x334>)
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044b0:	4b30      	ldr	r3, [pc, #192]	; (8004574 <HAL_GPIO_Init+0x334>)
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	43db      	mvns	r3, r3
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	4013      	ands	r3, r2
 80044be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d003      	beq.n	80044d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80044cc:	69ba      	ldr	r2, [r7, #24]
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044d4:	4a27      	ldr	r2, [pc, #156]	; (8004574 <HAL_GPIO_Init+0x334>)
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80044da:	4b26      	ldr	r3, [pc, #152]	; (8004574 <HAL_GPIO_Init+0x334>)
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	43db      	mvns	r3, r3
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	4013      	ands	r3, r2
 80044e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d003      	beq.n	80044fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80044f6:	69ba      	ldr	r2, [r7, #24]
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80044fe:	4a1d      	ldr	r2, [pc, #116]	; (8004574 <HAL_GPIO_Init+0x334>)
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004504:	4b1b      	ldr	r3, [pc, #108]	; (8004574 <HAL_GPIO_Init+0x334>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	43db      	mvns	r3, r3
 800450e:	69ba      	ldr	r2, [r7, #24]
 8004510:	4013      	ands	r3, r2
 8004512:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d003      	beq.n	8004528 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004520:	69ba      	ldr	r2, [r7, #24]
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	4313      	orrs	r3, r2
 8004526:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004528:	4a12      	ldr	r2, [pc, #72]	; (8004574 <HAL_GPIO_Init+0x334>)
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	3301      	adds	r3, #1
 8004532:	61fb      	str	r3, [r7, #28]
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	2b0f      	cmp	r3, #15
 8004538:	f67f ae90 	bls.w	800425c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800453c:	bf00      	nop
 800453e:	bf00      	nop
 8004540:	3724      	adds	r7, #36	; 0x24
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	40023800 	.word	0x40023800
 8004550:	40013800 	.word	0x40013800
 8004554:	40020000 	.word	0x40020000
 8004558:	40020400 	.word	0x40020400
 800455c:	40020800 	.word	0x40020800
 8004560:	40020c00 	.word	0x40020c00
 8004564:	40021000 	.word	0x40021000
 8004568:	40021400 	.word	0x40021400
 800456c:	40021800 	.word	0x40021800
 8004570:	40021c00 	.word	0x40021c00
 8004574:	40013c00 	.word	0x40013c00

08004578 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b086      	sub	sp, #24
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e267      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b00      	cmp	r3, #0
 8004594:	d075      	beq.n	8004682 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004596:	4b88      	ldr	r3, [pc, #544]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f003 030c 	and.w	r3, r3, #12
 800459e:	2b04      	cmp	r3, #4
 80045a0:	d00c      	beq.n	80045bc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045a2:	4b85      	ldr	r3, [pc, #532]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045aa:	2b08      	cmp	r3, #8
 80045ac:	d112      	bne.n	80045d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045ae:	4b82      	ldr	r3, [pc, #520]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045ba:	d10b      	bne.n	80045d4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045bc:	4b7e      	ldr	r3, [pc, #504]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d05b      	beq.n	8004680 <HAL_RCC_OscConfig+0x108>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d157      	bne.n	8004680 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e242      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045dc:	d106      	bne.n	80045ec <HAL_RCC_OscConfig+0x74>
 80045de:	4b76      	ldr	r3, [pc, #472]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a75      	ldr	r2, [pc, #468]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 80045e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045e8:	6013      	str	r3, [r2, #0]
 80045ea:	e01d      	b.n	8004628 <HAL_RCC_OscConfig+0xb0>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045f4:	d10c      	bne.n	8004610 <HAL_RCC_OscConfig+0x98>
 80045f6:	4b70      	ldr	r3, [pc, #448]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a6f      	ldr	r2, [pc, #444]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 80045fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	4b6d      	ldr	r3, [pc, #436]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a6c      	ldr	r2, [pc, #432]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 8004608:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800460c:	6013      	str	r3, [r2, #0]
 800460e:	e00b      	b.n	8004628 <HAL_RCC_OscConfig+0xb0>
 8004610:	4b69      	ldr	r3, [pc, #420]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a68      	ldr	r2, [pc, #416]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 8004616:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800461a:	6013      	str	r3, [r2, #0]
 800461c:	4b66      	ldr	r3, [pc, #408]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a65      	ldr	r2, [pc, #404]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 8004622:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004626:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d013      	beq.n	8004658 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004630:	f7fe fb74 	bl	8002d1c <HAL_GetTick>
 8004634:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004636:	e008      	b.n	800464a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004638:	f7fe fb70 	bl	8002d1c <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	2b64      	cmp	r3, #100	; 0x64
 8004644:	d901      	bls.n	800464a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004646:	2303      	movs	r3, #3
 8004648:	e207      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800464a:	4b5b      	ldr	r3, [pc, #364]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d0f0      	beq.n	8004638 <HAL_RCC_OscConfig+0xc0>
 8004656:	e014      	b.n	8004682 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004658:	f7fe fb60 	bl	8002d1c <HAL_GetTick>
 800465c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800465e:	e008      	b.n	8004672 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004660:	f7fe fb5c 	bl	8002d1c <HAL_GetTick>
 8004664:	4602      	mov	r2, r0
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	2b64      	cmp	r3, #100	; 0x64
 800466c:	d901      	bls.n	8004672 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e1f3      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004672:	4b51      	ldr	r3, [pc, #324]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d1f0      	bne.n	8004660 <HAL_RCC_OscConfig+0xe8>
 800467e:	e000      	b.n	8004682 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004680:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d063      	beq.n	8004756 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800468e:	4b4a      	ldr	r3, [pc, #296]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f003 030c 	and.w	r3, r3, #12
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00b      	beq.n	80046b2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800469a:	4b47      	ldr	r3, [pc, #284]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046a2:	2b08      	cmp	r3, #8
 80046a4:	d11c      	bne.n	80046e0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046a6:	4b44      	ldr	r3, [pc, #272]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d116      	bne.n	80046e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046b2:	4b41      	ldr	r3, [pc, #260]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d005      	beq.n	80046ca <HAL_RCC_OscConfig+0x152>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d001      	beq.n	80046ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e1c7      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046ca:	4b3b      	ldr	r3, [pc, #236]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	691b      	ldr	r3, [r3, #16]
 80046d6:	00db      	lsls	r3, r3, #3
 80046d8:	4937      	ldr	r1, [pc, #220]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 80046da:	4313      	orrs	r3, r2
 80046dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046de:	e03a      	b.n	8004756 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d020      	beq.n	800472a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046e8:	4b34      	ldr	r3, [pc, #208]	; (80047bc <HAL_RCC_OscConfig+0x244>)
 80046ea:	2201      	movs	r2, #1
 80046ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ee:	f7fe fb15 	bl	8002d1c <HAL_GetTick>
 80046f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046f4:	e008      	b.n	8004708 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046f6:	f7fe fb11 	bl	8002d1c <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d901      	bls.n	8004708 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e1a8      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004708:	4b2b      	ldr	r3, [pc, #172]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0302 	and.w	r3, r3, #2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d0f0      	beq.n	80046f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004714:	4b28      	ldr	r3, [pc, #160]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	00db      	lsls	r3, r3, #3
 8004722:	4925      	ldr	r1, [pc, #148]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 8004724:	4313      	orrs	r3, r2
 8004726:	600b      	str	r3, [r1, #0]
 8004728:	e015      	b.n	8004756 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800472a:	4b24      	ldr	r3, [pc, #144]	; (80047bc <HAL_RCC_OscConfig+0x244>)
 800472c:	2200      	movs	r2, #0
 800472e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004730:	f7fe faf4 	bl	8002d1c <HAL_GetTick>
 8004734:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004736:	e008      	b.n	800474a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004738:	f7fe faf0 	bl	8002d1c <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b02      	cmp	r3, #2
 8004744:	d901      	bls.n	800474a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e187      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800474a:	4b1b      	ldr	r3, [pc, #108]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1f0      	bne.n	8004738 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0308 	and.w	r3, r3, #8
 800475e:	2b00      	cmp	r3, #0
 8004760:	d036      	beq.n	80047d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d016      	beq.n	8004798 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800476a:	4b15      	ldr	r3, [pc, #84]	; (80047c0 <HAL_RCC_OscConfig+0x248>)
 800476c:	2201      	movs	r2, #1
 800476e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004770:	f7fe fad4 	bl	8002d1c <HAL_GetTick>
 8004774:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004776:	e008      	b.n	800478a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004778:	f7fe fad0 	bl	8002d1c <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	2b02      	cmp	r3, #2
 8004784:	d901      	bls.n	800478a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e167      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800478a:	4b0b      	ldr	r3, [pc, #44]	; (80047b8 <HAL_RCC_OscConfig+0x240>)
 800478c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800478e:	f003 0302 	and.w	r3, r3, #2
 8004792:	2b00      	cmp	r3, #0
 8004794:	d0f0      	beq.n	8004778 <HAL_RCC_OscConfig+0x200>
 8004796:	e01b      	b.n	80047d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004798:	4b09      	ldr	r3, [pc, #36]	; (80047c0 <HAL_RCC_OscConfig+0x248>)
 800479a:	2200      	movs	r2, #0
 800479c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800479e:	f7fe fabd 	bl	8002d1c <HAL_GetTick>
 80047a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047a4:	e00e      	b.n	80047c4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047a6:	f7fe fab9 	bl	8002d1c <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d907      	bls.n	80047c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e150      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
 80047b8:	40023800 	.word	0x40023800
 80047bc:	42470000 	.word	0x42470000
 80047c0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047c4:	4b88      	ldr	r3, [pc, #544]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 80047c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047c8:	f003 0302 	and.w	r3, r3, #2
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1ea      	bne.n	80047a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0304 	and.w	r3, r3, #4
 80047d8:	2b00      	cmp	r3, #0
 80047da:	f000 8097 	beq.w	800490c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047de:	2300      	movs	r3, #0
 80047e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047e2:	4b81      	ldr	r3, [pc, #516]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 80047e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10f      	bne.n	800480e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047ee:	2300      	movs	r3, #0
 80047f0:	60bb      	str	r3, [r7, #8]
 80047f2:	4b7d      	ldr	r3, [pc, #500]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 80047f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f6:	4a7c      	ldr	r2, [pc, #496]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 80047f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047fc:	6413      	str	r3, [r2, #64]	; 0x40
 80047fe:	4b7a      	ldr	r3, [pc, #488]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 8004800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004806:	60bb      	str	r3, [r7, #8]
 8004808:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800480a:	2301      	movs	r3, #1
 800480c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800480e:	4b77      	ldr	r3, [pc, #476]	; (80049ec <HAL_RCC_OscConfig+0x474>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004816:	2b00      	cmp	r3, #0
 8004818:	d118      	bne.n	800484c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800481a:	4b74      	ldr	r3, [pc, #464]	; (80049ec <HAL_RCC_OscConfig+0x474>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a73      	ldr	r2, [pc, #460]	; (80049ec <HAL_RCC_OscConfig+0x474>)
 8004820:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004824:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004826:	f7fe fa79 	bl	8002d1c <HAL_GetTick>
 800482a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800482c:	e008      	b.n	8004840 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800482e:	f7fe fa75 	bl	8002d1c <HAL_GetTick>
 8004832:	4602      	mov	r2, r0
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	1ad3      	subs	r3, r2, r3
 8004838:	2b02      	cmp	r3, #2
 800483a:	d901      	bls.n	8004840 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	e10c      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004840:	4b6a      	ldr	r3, [pc, #424]	; (80049ec <HAL_RCC_OscConfig+0x474>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004848:	2b00      	cmp	r3, #0
 800484a:	d0f0      	beq.n	800482e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	2b01      	cmp	r3, #1
 8004852:	d106      	bne.n	8004862 <HAL_RCC_OscConfig+0x2ea>
 8004854:	4b64      	ldr	r3, [pc, #400]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 8004856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004858:	4a63      	ldr	r2, [pc, #396]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 800485a:	f043 0301 	orr.w	r3, r3, #1
 800485e:	6713      	str	r3, [r2, #112]	; 0x70
 8004860:	e01c      	b.n	800489c <HAL_RCC_OscConfig+0x324>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	2b05      	cmp	r3, #5
 8004868:	d10c      	bne.n	8004884 <HAL_RCC_OscConfig+0x30c>
 800486a:	4b5f      	ldr	r3, [pc, #380]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 800486c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800486e:	4a5e      	ldr	r2, [pc, #376]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 8004870:	f043 0304 	orr.w	r3, r3, #4
 8004874:	6713      	str	r3, [r2, #112]	; 0x70
 8004876:	4b5c      	ldr	r3, [pc, #368]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 8004878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800487a:	4a5b      	ldr	r2, [pc, #364]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 800487c:	f043 0301 	orr.w	r3, r3, #1
 8004880:	6713      	str	r3, [r2, #112]	; 0x70
 8004882:	e00b      	b.n	800489c <HAL_RCC_OscConfig+0x324>
 8004884:	4b58      	ldr	r3, [pc, #352]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 8004886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004888:	4a57      	ldr	r2, [pc, #348]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 800488a:	f023 0301 	bic.w	r3, r3, #1
 800488e:	6713      	str	r3, [r2, #112]	; 0x70
 8004890:	4b55      	ldr	r3, [pc, #340]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 8004892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004894:	4a54      	ldr	r2, [pc, #336]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 8004896:	f023 0304 	bic.w	r3, r3, #4
 800489a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d015      	beq.n	80048d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048a4:	f7fe fa3a 	bl	8002d1c <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048aa:	e00a      	b.n	80048c2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048ac:	f7fe fa36 	bl	8002d1c <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d901      	bls.n	80048c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e0cb      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048c2:	4b49      	ldr	r3, [pc, #292]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 80048c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d0ee      	beq.n	80048ac <HAL_RCC_OscConfig+0x334>
 80048ce:	e014      	b.n	80048fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048d0:	f7fe fa24 	bl	8002d1c <HAL_GetTick>
 80048d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048d6:	e00a      	b.n	80048ee <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048d8:	f7fe fa20 	bl	8002d1c <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d901      	bls.n	80048ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e0b5      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048ee:	4b3e      	ldr	r3, [pc, #248]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 80048f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048f2:	f003 0302 	and.w	r3, r3, #2
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d1ee      	bne.n	80048d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048fa:	7dfb      	ldrb	r3, [r7, #23]
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d105      	bne.n	800490c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004900:	4b39      	ldr	r3, [pc, #228]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 8004902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004904:	4a38      	ldr	r2, [pc, #224]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 8004906:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800490a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	2b00      	cmp	r3, #0
 8004912:	f000 80a1 	beq.w	8004a58 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004916:	4b34      	ldr	r3, [pc, #208]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f003 030c 	and.w	r3, r3, #12
 800491e:	2b08      	cmp	r3, #8
 8004920:	d05c      	beq.n	80049dc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	2b02      	cmp	r3, #2
 8004928:	d141      	bne.n	80049ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800492a:	4b31      	ldr	r3, [pc, #196]	; (80049f0 <HAL_RCC_OscConfig+0x478>)
 800492c:	2200      	movs	r2, #0
 800492e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004930:	f7fe f9f4 	bl	8002d1c <HAL_GetTick>
 8004934:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004936:	e008      	b.n	800494a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004938:	f7fe f9f0 	bl	8002d1c <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b02      	cmp	r3, #2
 8004944:	d901      	bls.n	800494a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e087      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800494a:	4b27      	ldr	r3, [pc, #156]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1f0      	bne.n	8004938 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	69da      	ldr	r2, [r3, #28]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	431a      	orrs	r2, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004964:	019b      	lsls	r3, r3, #6
 8004966:	431a      	orrs	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800496c:	085b      	lsrs	r3, r3, #1
 800496e:	3b01      	subs	r3, #1
 8004970:	041b      	lsls	r3, r3, #16
 8004972:	431a      	orrs	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004978:	061b      	lsls	r3, r3, #24
 800497a:	491b      	ldr	r1, [pc, #108]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 800497c:	4313      	orrs	r3, r2
 800497e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004980:	4b1b      	ldr	r3, [pc, #108]	; (80049f0 <HAL_RCC_OscConfig+0x478>)
 8004982:	2201      	movs	r2, #1
 8004984:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004986:	f7fe f9c9 	bl	8002d1c <HAL_GetTick>
 800498a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800498c:	e008      	b.n	80049a0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800498e:	f7fe f9c5 	bl	8002d1c <HAL_GetTick>
 8004992:	4602      	mov	r2, r0
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	2b02      	cmp	r3, #2
 800499a:	d901      	bls.n	80049a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800499c:	2303      	movs	r3, #3
 800499e:	e05c      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049a0:	4b11      	ldr	r3, [pc, #68]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d0f0      	beq.n	800498e <HAL_RCC_OscConfig+0x416>
 80049ac:	e054      	b.n	8004a58 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049ae:	4b10      	ldr	r3, [pc, #64]	; (80049f0 <HAL_RCC_OscConfig+0x478>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049b4:	f7fe f9b2 	bl	8002d1c <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049ba:	e008      	b.n	80049ce <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049bc:	f7fe f9ae 	bl	8002d1c <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e045      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049ce:	4b06      	ldr	r3, [pc, #24]	; (80049e8 <HAL_RCC_OscConfig+0x470>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1f0      	bne.n	80049bc <HAL_RCC_OscConfig+0x444>
 80049da:	e03d      	b.n	8004a58 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d107      	bne.n	80049f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e038      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
 80049e8:	40023800 	.word	0x40023800
 80049ec:	40007000 	.word	0x40007000
 80049f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049f4:	4b1b      	ldr	r3, [pc, #108]	; (8004a64 <HAL_RCC_OscConfig+0x4ec>)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	699b      	ldr	r3, [r3, #24]
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d028      	beq.n	8004a54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d121      	bne.n	8004a54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d11a      	bne.n	8004a54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a1e:	68fa      	ldr	r2, [r7, #12]
 8004a20:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a24:	4013      	ands	r3, r2
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a2a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d111      	bne.n	8004a54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3a:	085b      	lsrs	r3, r3, #1
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d107      	bne.n	8004a54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a4e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d001      	beq.n	8004a58 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e000      	b.n	8004a5a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004a58:	2300      	movs	r3, #0
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3718      	adds	r7, #24
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	40023800 	.word	0x40023800

08004a68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d101      	bne.n	8004a7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e0cc      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a7c:	4b68      	ldr	r3, [pc, #416]	; (8004c20 <HAL_RCC_ClockConfig+0x1b8>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0307 	and.w	r3, r3, #7
 8004a84:	683a      	ldr	r2, [r7, #0]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d90c      	bls.n	8004aa4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a8a:	4b65      	ldr	r3, [pc, #404]	; (8004c20 <HAL_RCC_ClockConfig+0x1b8>)
 8004a8c:	683a      	ldr	r2, [r7, #0]
 8004a8e:	b2d2      	uxtb	r2, r2
 8004a90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a92:	4b63      	ldr	r3, [pc, #396]	; (8004c20 <HAL_RCC_ClockConfig+0x1b8>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0307 	and.w	r3, r3, #7
 8004a9a:	683a      	ldr	r2, [r7, #0]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d001      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e0b8      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0302 	and.w	r3, r3, #2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d020      	beq.n	8004af2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d005      	beq.n	8004ac8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004abc:	4b59      	ldr	r3, [pc, #356]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	4a58      	ldr	r2, [pc, #352]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ac6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0308 	and.w	r3, r3, #8
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d005      	beq.n	8004ae0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ad4:	4b53      	ldr	r3, [pc, #332]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	4a52      	ldr	r2, [pc, #328]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004ada:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ade:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ae0:	4b50      	ldr	r3, [pc, #320]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	494d      	ldr	r1, [pc, #308]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0301 	and.w	r3, r3, #1
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d044      	beq.n	8004b88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d107      	bne.n	8004b16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b06:	4b47      	ldr	r3, [pc, #284]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d119      	bne.n	8004b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e07f      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d003      	beq.n	8004b26 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b22:	2b03      	cmp	r3, #3
 8004b24:	d107      	bne.n	8004b36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b26:	4b3f      	ldr	r3, [pc, #252]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d109      	bne.n	8004b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e06f      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b36:	4b3b      	ldr	r3, [pc, #236]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e067      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b46:	4b37      	ldr	r3, [pc, #220]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f023 0203 	bic.w	r2, r3, #3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	4934      	ldr	r1, [pc, #208]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b58:	f7fe f8e0 	bl	8002d1c <HAL_GetTick>
 8004b5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b5e:	e00a      	b.n	8004b76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b60:	f7fe f8dc 	bl	8002d1c <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d901      	bls.n	8004b76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e04f      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b76:	4b2b      	ldr	r3, [pc, #172]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f003 020c 	and.w	r2, r3, #12
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d1eb      	bne.n	8004b60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b88:	4b25      	ldr	r3, [pc, #148]	; (8004c20 <HAL_RCC_ClockConfig+0x1b8>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0307 	and.w	r3, r3, #7
 8004b90:	683a      	ldr	r2, [r7, #0]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d20c      	bcs.n	8004bb0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b96:	4b22      	ldr	r3, [pc, #136]	; (8004c20 <HAL_RCC_ClockConfig+0x1b8>)
 8004b98:	683a      	ldr	r2, [r7, #0]
 8004b9a:	b2d2      	uxtb	r2, r2
 8004b9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b9e:	4b20      	ldr	r3, [pc, #128]	; (8004c20 <HAL_RCC_ClockConfig+0x1b8>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0307 	and.w	r3, r3, #7
 8004ba6:	683a      	ldr	r2, [r7, #0]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d001      	beq.n	8004bb0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e032      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0304 	and.w	r3, r3, #4
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d008      	beq.n	8004bce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bbc:	4b19      	ldr	r3, [pc, #100]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	4916      	ldr	r1, [pc, #88]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0308 	and.w	r3, r3, #8
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d009      	beq.n	8004bee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bda:	4b12      	ldr	r3, [pc, #72]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	00db      	lsls	r3, r3, #3
 8004be8:	490e      	ldr	r1, [pc, #56]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004bea:	4313      	orrs	r3, r2
 8004bec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004bee:	f000 f821 	bl	8004c34 <HAL_RCC_GetSysClockFreq>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	4b0b      	ldr	r3, [pc, #44]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	091b      	lsrs	r3, r3, #4
 8004bfa:	f003 030f 	and.w	r3, r3, #15
 8004bfe:	490a      	ldr	r1, [pc, #40]	; (8004c28 <HAL_RCC_ClockConfig+0x1c0>)
 8004c00:	5ccb      	ldrb	r3, [r1, r3]
 8004c02:	fa22 f303 	lsr.w	r3, r2, r3
 8004c06:	4a09      	ldr	r2, [pc, #36]	; (8004c2c <HAL_RCC_ClockConfig+0x1c4>)
 8004c08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c0a:	4b09      	ldr	r3, [pc, #36]	; (8004c30 <HAL_RCC_ClockConfig+0x1c8>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7fd fd8a 	bl	8002728 <HAL_InitTick>

  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	40023c00 	.word	0x40023c00
 8004c24:	40023800 	.word	0x40023800
 8004c28:	0800d338 	.word	0x0800d338
 8004c2c:	20000000 	.word	0x20000000
 8004c30:	20000004 	.word	0x20000004

08004c34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c38:	b094      	sub	sp, #80	; 0x50
 8004c3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	647b      	str	r3, [r7, #68]	; 0x44
 8004c40:	2300      	movs	r3, #0
 8004c42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c44:	2300      	movs	r3, #0
 8004c46:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c4c:	4b79      	ldr	r3, [pc, #484]	; (8004e34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	f003 030c 	and.w	r3, r3, #12
 8004c54:	2b08      	cmp	r3, #8
 8004c56:	d00d      	beq.n	8004c74 <HAL_RCC_GetSysClockFreq+0x40>
 8004c58:	2b08      	cmp	r3, #8
 8004c5a:	f200 80e1 	bhi.w	8004e20 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d002      	beq.n	8004c68 <HAL_RCC_GetSysClockFreq+0x34>
 8004c62:	2b04      	cmp	r3, #4
 8004c64:	d003      	beq.n	8004c6e <HAL_RCC_GetSysClockFreq+0x3a>
 8004c66:	e0db      	b.n	8004e20 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c68:	4b73      	ldr	r3, [pc, #460]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c6a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004c6c:	e0db      	b.n	8004e26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c6e:	4b73      	ldr	r3, [pc, #460]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x208>)
 8004c70:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c72:	e0d8      	b.n	8004e26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c74:	4b6f      	ldr	r3, [pc, #444]	; (8004e34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c7c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c7e:	4b6d      	ldr	r3, [pc, #436]	; (8004e34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d063      	beq.n	8004d52 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c8a:	4b6a      	ldr	r3, [pc, #424]	; (8004e34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	099b      	lsrs	r3, r3, #6
 8004c90:	2200      	movs	r2, #0
 8004c92:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c94:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c9c:	633b      	str	r3, [r7, #48]	; 0x30
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	637b      	str	r3, [r7, #52]	; 0x34
 8004ca2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004ca6:	4622      	mov	r2, r4
 8004ca8:	462b      	mov	r3, r5
 8004caa:	f04f 0000 	mov.w	r0, #0
 8004cae:	f04f 0100 	mov.w	r1, #0
 8004cb2:	0159      	lsls	r1, r3, #5
 8004cb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cb8:	0150      	lsls	r0, r2, #5
 8004cba:	4602      	mov	r2, r0
 8004cbc:	460b      	mov	r3, r1
 8004cbe:	4621      	mov	r1, r4
 8004cc0:	1a51      	subs	r1, r2, r1
 8004cc2:	6139      	str	r1, [r7, #16]
 8004cc4:	4629      	mov	r1, r5
 8004cc6:	eb63 0301 	sbc.w	r3, r3, r1
 8004cca:	617b      	str	r3, [r7, #20]
 8004ccc:	f04f 0200 	mov.w	r2, #0
 8004cd0:	f04f 0300 	mov.w	r3, #0
 8004cd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004cd8:	4659      	mov	r1, fp
 8004cda:	018b      	lsls	r3, r1, #6
 8004cdc:	4651      	mov	r1, sl
 8004cde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ce2:	4651      	mov	r1, sl
 8004ce4:	018a      	lsls	r2, r1, #6
 8004ce6:	4651      	mov	r1, sl
 8004ce8:	ebb2 0801 	subs.w	r8, r2, r1
 8004cec:	4659      	mov	r1, fp
 8004cee:	eb63 0901 	sbc.w	r9, r3, r1
 8004cf2:	f04f 0200 	mov.w	r2, #0
 8004cf6:	f04f 0300 	mov.w	r3, #0
 8004cfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004cfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d06:	4690      	mov	r8, r2
 8004d08:	4699      	mov	r9, r3
 8004d0a:	4623      	mov	r3, r4
 8004d0c:	eb18 0303 	adds.w	r3, r8, r3
 8004d10:	60bb      	str	r3, [r7, #8]
 8004d12:	462b      	mov	r3, r5
 8004d14:	eb49 0303 	adc.w	r3, r9, r3
 8004d18:	60fb      	str	r3, [r7, #12]
 8004d1a:	f04f 0200 	mov.w	r2, #0
 8004d1e:	f04f 0300 	mov.w	r3, #0
 8004d22:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d26:	4629      	mov	r1, r5
 8004d28:	024b      	lsls	r3, r1, #9
 8004d2a:	4621      	mov	r1, r4
 8004d2c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d30:	4621      	mov	r1, r4
 8004d32:	024a      	lsls	r2, r1, #9
 8004d34:	4610      	mov	r0, r2
 8004d36:	4619      	mov	r1, r3
 8004d38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d40:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004d44:	f7fb ffa0 	bl	8000c88 <__aeabi_uldivmod>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d50:	e058      	b.n	8004e04 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d52:	4b38      	ldr	r3, [pc, #224]	; (8004e34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	099b      	lsrs	r3, r3, #6
 8004d58:	2200      	movs	r2, #0
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	4611      	mov	r1, r2
 8004d5e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d62:	623b      	str	r3, [r7, #32]
 8004d64:	2300      	movs	r3, #0
 8004d66:	627b      	str	r3, [r7, #36]	; 0x24
 8004d68:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d6c:	4642      	mov	r2, r8
 8004d6e:	464b      	mov	r3, r9
 8004d70:	f04f 0000 	mov.w	r0, #0
 8004d74:	f04f 0100 	mov.w	r1, #0
 8004d78:	0159      	lsls	r1, r3, #5
 8004d7a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d7e:	0150      	lsls	r0, r2, #5
 8004d80:	4602      	mov	r2, r0
 8004d82:	460b      	mov	r3, r1
 8004d84:	4641      	mov	r1, r8
 8004d86:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d8a:	4649      	mov	r1, r9
 8004d8c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d90:	f04f 0200 	mov.w	r2, #0
 8004d94:	f04f 0300 	mov.w	r3, #0
 8004d98:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d9c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004da0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004da4:	ebb2 040a 	subs.w	r4, r2, sl
 8004da8:	eb63 050b 	sbc.w	r5, r3, fp
 8004dac:	f04f 0200 	mov.w	r2, #0
 8004db0:	f04f 0300 	mov.w	r3, #0
 8004db4:	00eb      	lsls	r3, r5, #3
 8004db6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dba:	00e2      	lsls	r2, r4, #3
 8004dbc:	4614      	mov	r4, r2
 8004dbe:	461d      	mov	r5, r3
 8004dc0:	4643      	mov	r3, r8
 8004dc2:	18e3      	adds	r3, r4, r3
 8004dc4:	603b      	str	r3, [r7, #0]
 8004dc6:	464b      	mov	r3, r9
 8004dc8:	eb45 0303 	adc.w	r3, r5, r3
 8004dcc:	607b      	str	r3, [r7, #4]
 8004dce:	f04f 0200 	mov.w	r2, #0
 8004dd2:	f04f 0300 	mov.w	r3, #0
 8004dd6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004dda:	4629      	mov	r1, r5
 8004ddc:	028b      	lsls	r3, r1, #10
 8004dde:	4621      	mov	r1, r4
 8004de0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004de4:	4621      	mov	r1, r4
 8004de6:	028a      	lsls	r2, r1, #10
 8004de8:	4610      	mov	r0, r2
 8004dea:	4619      	mov	r1, r3
 8004dec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004dee:	2200      	movs	r2, #0
 8004df0:	61bb      	str	r3, [r7, #24]
 8004df2:	61fa      	str	r2, [r7, #28]
 8004df4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004df8:	f7fb ff46 	bl	8000c88 <__aeabi_uldivmod>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	460b      	mov	r3, r1
 8004e00:	4613      	mov	r3, r2
 8004e02:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e04:	4b0b      	ldr	r3, [pc, #44]	; (8004e34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	0c1b      	lsrs	r3, r3, #16
 8004e0a:	f003 0303 	and.w	r3, r3, #3
 8004e0e:	3301      	adds	r3, #1
 8004e10:	005b      	lsls	r3, r3, #1
 8004e12:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004e14:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e1c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e1e:	e002      	b.n	8004e26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e20:	4b05      	ldr	r3, [pc, #20]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e22:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3750      	adds	r7, #80	; 0x50
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e32:	bf00      	nop
 8004e34:	40023800 	.word	0x40023800
 8004e38:	00f42400 	.word	0x00f42400
 8004e3c:	007a1200 	.word	0x007a1200

08004e40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e44:	4b03      	ldr	r3, [pc, #12]	; (8004e54 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e46:	681b      	ldr	r3, [r3, #0]
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	20000000 	.word	0x20000000

08004e58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004e5c:	f7ff fff0 	bl	8004e40 <HAL_RCC_GetHCLKFreq>
 8004e60:	4602      	mov	r2, r0
 8004e62:	4b05      	ldr	r3, [pc, #20]	; (8004e78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	0a9b      	lsrs	r3, r3, #10
 8004e68:	f003 0307 	and.w	r3, r3, #7
 8004e6c:	4903      	ldr	r1, [pc, #12]	; (8004e7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e6e:	5ccb      	ldrb	r3, [r1, r3]
 8004e70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	40023800 	.word	0x40023800
 8004e7c:	0800d348 	.word	0x0800d348

08004e80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004e84:	f7ff ffdc 	bl	8004e40 <HAL_RCC_GetHCLKFreq>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	4b05      	ldr	r3, [pc, #20]	; (8004ea0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	0b5b      	lsrs	r3, r3, #13
 8004e90:	f003 0307 	and.w	r3, r3, #7
 8004e94:	4903      	ldr	r1, [pc, #12]	; (8004ea4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e96:	5ccb      	ldrb	r3, [r1, r3]
 8004e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	40023800 	.word	0x40023800
 8004ea4:	0800d348 	.word	0x0800d348

08004ea8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	220f      	movs	r2, #15
 8004eb6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004eb8:	4b12      	ldr	r3, [pc, #72]	; (8004f04 <HAL_RCC_GetClockConfig+0x5c>)
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	f003 0203 	and.w	r2, r3, #3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004ec4:	4b0f      	ldr	r3, [pc, #60]	; (8004f04 <HAL_RCC_GetClockConfig+0x5c>)
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ed0:	4b0c      	ldr	r3, [pc, #48]	; (8004f04 <HAL_RCC_GetClockConfig+0x5c>)
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004edc:	4b09      	ldr	r3, [pc, #36]	; (8004f04 <HAL_RCC_GetClockConfig+0x5c>)
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	08db      	lsrs	r3, r3, #3
 8004ee2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004eea:	4b07      	ldr	r3, [pc, #28]	; (8004f08 <HAL_RCC_GetClockConfig+0x60>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0207 	and.w	r2, r3, #7
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	601a      	str	r2, [r3, #0]
}
 8004ef6:	bf00      	nop
 8004ef8:	370c      	adds	r7, #12
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	40023800 	.word	0x40023800
 8004f08:	40023c00 	.word	0x40023c00

08004f0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e041      	b.n	8004fa2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d106      	bne.n	8004f38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 f839 	bl	8004faa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	3304      	adds	r3, #4
 8004f48:	4619      	mov	r1, r3
 8004f4a:	4610      	mov	r0, r2
 8004f4c:	f000 f9d8 	bl	8005300 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3708      	adds	r7, #8
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}

08004faa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004faa:	b480      	push	{r7}
 8004fac:	b083      	sub	sp, #12
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004fb2:	bf00      	nop
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
	...

08004fc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b085      	sub	sp, #20
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d001      	beq.n	8004fd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e04e      	b.n	8005076 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2202      	movs	r2, #2
 8004fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68da      	ldr	r2, [r3, #12]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f042 0201 	orr.w	r2, r2, #1
 8004fee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a23      	ldr	r2, [pc, #140]	; (8005084 <HAL_TIM_Base_Start_IT+0xc4>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d022      	beq.n	8005040 <HAL_TIM_Base_Start_IT+0x80>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005002:	d01d      	beq.n	8005040 <HAL_TIM_Base_Start_IT+0x80>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a1f      	ldr	r2, [pc, #124]	; (8005088 <HAL_TIM_Base_Start_IT+0xc8>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d018      	beq.n	8005040 <HAL_TIM_Base_Start_IT+0x80>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a1e      	ldr	r2, [pc, #120]	; (800508c <HAL_TIM_Base_Start_IT+0xcc>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d013      	beq.n	8005040 <HAL_TIM_Base_Start_IT+0x80>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a1c      	ldr	r2, [pc, #112]	; (8005090 <HAL_TIM_Base_Start_IT+0xd0>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d00e      	beq.n	8005040 <HAL_TIM_Base_Start_IT+0x80>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a1b      	ldr	r2, [pc, #108]	; (8005094 <HAL_TIM_Base_Start_IT+0xd4>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d009      	beq.n	8005040 <HAL_TIM_Base_Start_IT+0x80>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a19      	ldr	r2, [pc, #100]	; (8005098 <HAL_TIM_Base_Start_IT+0xd8>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d004      	beq.n	8005040 <HAL_TIM_Base_Start_IT+0x80>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a18      	ldr	r2, [pc, #96]	; (800509c <HAL_TIM_Base_Start_IT+0xdc>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d111      	bne.n	8005064 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	f003 0307 	and.w	r3, r3, #7
 800504a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2b06      	cmp	r3, #6
 8005050:	d010      	beq.n	8005074 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f042 0201 	orr.w	r2, r2, #1
 8005060:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005062:	e007      	b.n	8005074 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f042 0201 	orr.w	r2, r2, #1
 8005072:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3714      	adds	r7, #20
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	40010000 	.word	0x40010000
 8005088:	40000400 	.word	0x40000400
 800508c:	40000800 	.word	0x40000800
 8005090:	40000c00 	.word	0x40000c00
 8005094:	40010400 	.word	0x40010400
 8005098:	40014000 	.word	0x40014000
 800509c:	40001800 	.word	0x40001800

080050a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	691b      	ldr	r3, [r3, #16]
 80050ae:	f003 0302 	and.w	r3, r3, #2
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d122      	bne.n	80050fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	f003 0302 	and.w	r3, r3, #2
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d11b      	bne.n	80050fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f06f 0202 	mvn.w	r2, #2
 80050cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2201      	movs	r2, #1
 80050d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	f003 0303 	and.w	r3, r3, #3
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d003      	beq.n	80050ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 f8ee 	bl	80052c4 <HAL_TIM_IC_CaptureCallback>
 80050e8:	e005      	b.n	80050f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 f8e0 	bl	80052b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 f8f1 	bl	80052d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	f003 0304 	and.w	r3, r3, #4
 8005106:	2b04      	cmp	r3, #4
 8005108:	d122      	bne.n	8005150 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	f003 0304 	and.w	r3, r3, #4
 8005114:	2b04      	cmp	r3, #4
 8005116:	d11b      	bne.n	8005150 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f06f 0204 	mvn.w	r2, #4
 8005120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2202      	movs	r2, #2
 8005126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005132:	2b00      	cmp	r3, #0
 8005134:	d003      	beq.n	800513e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 f8c4 	bl	80052c4 <HAL_TIM_IC_CaptureCallback>
 800513c:	e005      	b.n	800514a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f8b6 	bl	80052b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 f8c7 	bl	80052d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	f003 0308 	and.w	r3, r3, #8
 800515a:	2b08      	cmp	r3, #8
 800515c:	d122      	bne.n	80051a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	f003 0308 	and.w	r3, r3, #8
 8005168:	2b08      	cmp	r3, #8
 800516a:	d11b      	bne.n	80051a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f06f 0208 	mvn.w	r2, #8
 8005174:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2204      	movs	r2, #4
 800517a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	69db      	ldr	r3, [r3, #28]
 8005182:	f003 0303 	and.w	r3, r3, #3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d003      	beq.n	8005192 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f000 f89a 	bl	80052c4 <HAL_TIM_IC_CaptureCallback>
 8005190:	e005      	b.n	800519e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 f88c 	bl	80052b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 f89d 	bl	80052d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2200      	movs	r2, #0
 80051a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	f003 0310 	and.w	r3, r3, #16
 80051ae:	2b10      	cmp	r3, #16
 80051b0:	d122      	bne.n	80051f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	f003 0310 	and.w	r3, r3, #16
 80051bc:	2b10      	cmp	r3, #16
 80051be:	d11b      	bne.n	80051f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f06f 0210 	mvn.w	r2, #16
 80051c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2208      	movs	r2, #8
 80051ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	69db      	ldr	r3, [r3, #28]
 80051d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d003      	beq.n	80051e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 f870 	bl	80052c4 <HAL_TIM_IC_CaptureCallback>
 80051e4:	e005      	b.n	80051f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 f862 	bl	80052b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f000 f873 	bl	80052d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	691b      	ldr	r3, [r3, #16]
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b01      	cmp	r3, #1
 8005204:	d10e      	bne.n	8005224 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	f003 0301 	and.w	r3, r3, #1
 8005210:	2b01      	cmp	r3, #1
 8005212:	d107      	bne.n	8005224 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f06f 0201 	mvn.w	r2, #1
 800521c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f7fd fa42 	bl	80026a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800522e:	2b80      	cmp	r3, #128	; 0x80
 8005230:	d10e      	bne.n	8005250 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800523c:	2b80      	cmp	r3, #128	; 0x80
 800523e:	d107      	bne.n	8005250 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 f902 	bl	8005454 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800525a:	2b40      	cmp	r3, #64	; 0x40
 800525c:	d10e      	bne.n	800527c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005268:	2b40      	cmp	r3, #64	; 0x40
 800526a:	d107      	bne.n	800527c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 f838 	bl	80052ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	f003 0320 	and.w	r3, r3, #32
 8005286:	2b20      	cmp	r3, #32
 8005288:	d10e      	bne.n	80052a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	f003 0320 	and.w	r3, r3, #32
 8005294:	2b20      	cmp	r3, #32
 8005296:	d107      	bne.n	80052a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f06f 0220 	mvn.w	r2, #32
 80052a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f8cc 	bl	8005440 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052a8:	bf00      	nop
 80052aa:	3708      	adds	r7, #8
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052b8:	bf00      	nop
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80052cc:	bf00      	nop
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052e0:	bf00      	nop
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052f4:	bf00      	nop
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4a40      	ldr	r2, [pc, #256]	; (8005414 <TIM_Base_SetConfig+0x114>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d013      	beq.n	8005340 <TIM_Base_SetConfig+0x40>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800531e:	d00f      	beq.n	8005340 <TIM_Base_SetConfig+0x40>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a3d      	ldr	r2, [pc, #244]	; (8005418 <TIM_Base_SetConfig+0x118>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d00b      	beq.n	8005340 <TIM_Base_SetConfig+0x40>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a3c      	ldr	r2, [pc, #240]	; (800541c <TIM_Base_SetConfig+0x11c>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d007      	beq.n	8005340 <TIM_Base_SetConfig+0x40>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a3b      	ldr	r2, [pc, #236]	; (8005420 <TIM_Base_SetConfig+0x120>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d003      	beq.n	8005340 <TIM_Base_SetConfig+0x40>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a3a      	ldr	r2, [pc, #232]	; (8005424 <TIM_Base_SetConfig+0x124>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d108      	bne.n	8005352 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005346:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	4313      	orrs	r3, r2
 8005350:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a2f      	ldr	r2, [pc, #188]	; (8005414 <TIM_Base_SetConfig+0x114>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d02b      	beq.n	80053b2 <TIM_Base_SetConfig+0xb2>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005360:	d027      	beq.n	80053b2 <TIM_Base_SetConfig+0xb2>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a2c      	ldr	r2, [pc, #176]	; (8005418 <TIM_Base_SetConfig+0x118>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d023      	beq.n	80053b2 <TIM_Base_SetConfig+0xb2>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a2b      	ldr	r2, [pc, #172]	; (800541c <TIM_Base_SetConfig+0x11c>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d01f      	beq.n	80053b2 <TIM_Base_SetConfig+0xb2>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a2a      	ldr	r2, [pc, #168]	; (8005420 <TIM_Base_SetConfig+0x120>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d01b      	beq.n	80053b2 <TIM_Base_SetConfig+0xb2>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a29      	ldr	r2, [pc, #164]	; (8005424 <TIM_Base_SetConfig+0x124>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d017      	beq.n	80053b2 <TIM_Base_SetConfig+0xb2>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a28      	ldr	r2, [pc, #160]	; (8005428 <TIM_Base_SetConfig+0x128>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d013      	beq.n	80053b2 <TIM_Base_SetConfig+0xb2>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a27      	ldr	r2, [pc, #156]	; (800542c <TIM_Base_SetConfig+0x12c>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d00f      	beq.n	80053b2 <TIM_Base_SetConfig+0xb2>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a26      	ldr	r2, [pc, #152]	; (8005430 <TIM_Base_SetConfig+0x130>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d00b      	beq.n	80053b2 <TIM_Base_SetConfig+0xb2>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a25      	ldr	r2, [pc, #148]	; (8005434 <TIM_Base_SetConfig+0x134>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d007      	beq.n	80053b2 <TIM_Base_SetConfig+0xb2>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a24      	ldr	r2, [pc, #144]	; (8005438 <TIM_Base_SetConfig+0x138>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d003      	beq.n	80053b2 <TIM_Base_SetConfig+0xb2>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a23      	ldr	r2, [pc, #140]	; (800543c <TIM_Base_SetConfig+0x13c>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d108      	bne.n	80053c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	68fa      	ldr	r2, [r7, #12]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	695b      	ldr	r3, [r3, #20]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	68fa      	ldr	r2, [r7, #12]
 80053d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	689a      	ldr	r2, [r3, #8]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a0a      	ldr	r2, [pc, #40]	; (8005414 <TIM_Base_SetConfig+0x114>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d003      	beq.n	80053f8 <TIM_Base_SetConfig+0xf8>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a0c      	ldr	r2, [pc, #48]	; (8005424 <TIM_Base_SetConfig+0x124>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d103      	bne.n	8005400 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	691a      	ldr	r2, [r3, #16]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	615a      	str	r2, [r3, #20]
}
 8005406:	bf00      	nop
 8005408:	3714      	adds	r7, #20
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	40010000 	.word	0x40010000
 8005418:	40000400 	.word	0x40000400
 800541c:	40000800 	.word	0x40000800
 8005420:	40000c00 	.word	0x40000c00
 8005424:	40010400 	.word	0x40010400
 8005428:	40014000 	.word	0x40014000
 800542c:	40014400 	.word	0x40014400
 8005430:	40014800 	.word	0x40014800
 8005434:	40001800 	.word	0x40001800
 8005438:	40001c00 	.word	0x40001c00
 800543c:	40002000 	.word	0x40002000

08005440 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005448:	bf00      	nop
 800544a:	370c      	adds	r7, #12
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr

08005454 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800545c:	bf00      	nop
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b082      	sub	sp, #8
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d101      	bne.n	800547a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e03f      	b.n	80054fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005480:	b2db      	uxtb	r3, r3
 8005482:	2b00      	cmp	r3, #0
 8005484:	d106      	bne.n	8005494 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f7fd fb3e 	bl	8002b10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2224      	movs	r2, #36	; 0x24
 8005498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68da      	ldr	r2, [r3, #12]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80054ac:	6878      	ldr	r0, [r7, #4]
 80054ae:	f000 fcdf 	bl	8005e70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	691a      	ldr	r2, [r3, #16]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80054c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	695a      	ldr	r2, [r3, #20]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80054d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68da      	ldr	r2, [r3, #12]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2220      	movs	r2, #32
 80054ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2220      	movs	r2, #32
 80054f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3708      	adds	r7, #8
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}

08005502 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005502:	b580      	push	{r7, lr}
 8005504:	b084      	sub	sp, #16
 8005506:	af00      	add	r7, sp, #0
 8005508:	60f8      	str	r0, [r7, #12]
 800550a:	60b9      	str	r1, [r7, #8]
 800550c:	4613      	mov	r3, r2
 800550e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b20      	cmp	r3, #32
 800551a:	d11d      	bne.n	8005558 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d002      	beq.n	8005528 <HAL_UART_Receive_IT+0x26>
 8005522:	88fb      	ldrh	r3, [r7, #6]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d101      	bne.n	800552c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	e016      	b.n	800555a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005532:	2b01      	cmp	r3, #1
 8005534:	d101      	bne.n	800553a <HAL_UART_Receive_IT+0x38>
 8005536:	2302      	movs	r3, #2
 8005538:	e00f      	b.n	800555a <HAL_UART_Receive_IT+0x58>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2201      	movs	r2, #1
 800553e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2200      	movs	r2, #0
 8005546:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005548:	88fb      	ldrh	r3, [r7, #6]
 800554a:	461a      	mov	r2, r3
 800554c:	68b9      	ldr	r1, [r7, #8]
 800554e:	68f8      	ldr	r0, [r7, #12]
 8005550:	f000 fab6 	bl	8005ac0 <UART_Start_Receive_IT>
 8005554:	4603      	mov	r3, r0
 8005556:	e000      	b.n	800555a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005558:	2302      	movs	r3, #2
  }
}
 800555a:	4618      	mov	r0, r3
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
	...

08005564 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b0ba      	sub	sp, #232	; 0xe8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800558a:	2300      	movs	r3, #0
 800558c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005590:	2300      	movs	r3, #0
 8005592:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800559a:	f003 030f 	and.w	r3, r3, #15
 800559e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80055a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d10f      	bne.n	80055ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055ae:	f003 0320 	and.w	r3, r3, #32
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d009      	beq.n	80055ca <HAL_UART_IRQHandler+0x66>
 80055b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055ba:	f003 0320 	and.w	r3, r3, #32
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d003      	beq.n	80055ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 fb99 	bl	8005cfa <UART_Receive_IT>
      return;
 80055c8:	e256      	b.n	8005a78 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80055ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	f000 80de 	beq.w	8005790 <HAL_UART_IRQHandler+0x22c>
 80055d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d106      	bne.n	80055ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80055e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055e4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	f000 80d1 	beq.w	8005790 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80055ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00b      	beq.n	8005612 <HAL_UART_IRQHandler+0xae>
 80055fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005602:	2b00      	cmp	r3, #0
 8005604:	d005      	beq.n	8005612 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800560a:	f043 0201 	orr.w	r2, r3, #1
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005616:	f003 0304 	and.w	r3, r3, #4
 800561a:	2b00      	cmp	r3, #0
 800561c:	d00b      	beq.n	8005636 <HAL_UART_IRQHandler+0xd2>
 800561e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d005      	beq.n	8005636 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562e:	f043 0202 	orr.w	r2, r3, #2
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800563a:	f003 0302 	and.w	r3, r3, #2
 800563e:	2b00      	cmp	r3, #0
 8005640:	d00b      	beq.n	800565a <HAL_UART_IRQHandler+0xf6>
 8005642:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b00      	cmp	r3, #0
 800564c:	d005      	beq.n	800565a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005652:	f043 0204 	orr.w	r2, r3, #4
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800565a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800565e:	f003 0308 	and.w	r3, r3, #8
 8005662:	2b00      	cmp	r3, #0
 8005664:	d011      	beq.n	800568a <HAL_UART_IRQHandler+0x126>
 8005666:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800566a:	f003 0320 	and.w	r3, r3, #32
 800566e:	2b00      	cmp	r3, #0
 8005670:	d105      	bne.n	800567e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005672:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d005      	beq.n	800568a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005682:	f043 0208 	orr.w	r2, r3, #8
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568e:	2b00      	cmp	r3, #0
 8005690:	f000 81ed 	beq.w	8005a6e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005698:	f003 0320 	and.w	r3, r3, #32
 800569c:	2b00      	cmp	r3, #0
 800569e:	d008      	beq.n	80056b2 <HAL_UART_IRQHandler+0x14e>
 80056a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056a4:	f003 0320 	and.w	r3, r3, #32
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d002      	beq.n	80056b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f000 fb24 	bl	8005cfa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	695b      	ldr	r3, [r3, #20]
 80056b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056bc:	2b40      	cmp	r3, #64	; 0x40
 80056be:	bf0c      	ite	eq
 80056c0:	2301      	moveq	r3, #1
 80056c2:	2300      	movne	r3, #0
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ce:	f003 0308 	and.w	r3, r3, #8
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d103      	bne.n	80056de <HAL_UART_IRQHandler+0x17a>
 80056d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d04f      	beq.n	800577e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 fa2c 	bl	8005b3c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ee:	2b40      	cmp	r3, #64	; 0x40
 80056f0:	d141      	bne.n	8005776 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	3314      	adds	r3, #20
 80056f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005700:	e853 3f00 	ldrex	r3, [r3]
 8005704:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005708:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800570c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005710:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	3314      	adds	r3, #20
 800571a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800571e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005722:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005726:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800572a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800572e:	e841 2300 	strex	r3, r2, [r1]
 8005732:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005736:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1d9      	bne.n	80056f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005742:	2b00      	cmp	r3, #0
 8005744:	d013      	beq.n	800576e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574a:	4a7d      	ldr	r2, [pc, #500]	; (8005940 <HAL_UART_IRQHandler+0x3dc>)
 800574c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005752:	4618      	mov	r0, r3
 8005754:	f7fe fd52 	bl	80041fc <HAL_DMA_Abort_IT>
 8005758:	4603      	mov	r3, r0
 800575a:	2b00      	cmp	r3, #0
 800575c:	d016      	beq.n	800578c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005762:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005768:	4610      	mov	r0, r2
 800576a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800576c:	e00e      	b.n	800578c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f990 	bl	8005a94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005774:	e00a      	b.n	800578c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 f98c 	bl	8005a94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800577c:	e006      	b.n	800578c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 f988 	bl	8005a94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800578a:	e170      	b.n	8005a6e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800578c:	bf00      	nop
    return;
 800578e:	e16e      	b.n	8005a6e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005794:	2b01      	cmp	r3, #1
 8005796:	f040 814a 	bne.w	8005a2e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800579a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800579e:	f003 0310 	and.w	r3, r3, #16
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 8143 	beq.w	8005a2e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80057a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057ac:	f003 0310 	and.w	r3, r3, #16
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f000 813c 	beq.w	8005a2e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057b6:	2300      	movs	r3, #0
 80057b8:	60bb      	str	r3, [r7, #8]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	60bb      	str	r3, [r7, #8]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	60bb      	str	r3, [r7, #8]
 80057ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d6:	2b40      	cmp	r3, #64	; 0x40
 80057d8:	f040 80b4 	bne.w	8005944 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80057e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f000 8140 	beq.w	8005a72 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057fa:	429a      	cmp	r2, r3
 80057fc:	f080 8139 	bcs.w	8005a72 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005806:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800580c:	69db      	ldr	r3, [r3, #28]
 800580e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005812:	f000 8088 	beq.w	8005926 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	330c      	adds	r3, #12
 800581c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005820:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005824:	e853 3f00 	ldrex	r3, [r3]
 8005828:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800582c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005830:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005834:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	330c      	adds	r3, #12
 800583e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005842:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005846:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800584e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005852:	e841 2300 	strex	r3, r2, [r1]
 8005856:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800585a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1d9      	bne.n	8005816 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	3314      	adds	r3, #20
 8005868:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800586c:	e853 3f00 	ldrex	r3, [r3]
 8005870:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005872:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005874:	f023 0301 	bic.w	r3, r3, #1
 8005878:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	3314      	adds	r3, #20
 8005882:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005886:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800588a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800588e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005892:	e841 2300 	strex	r3, r2, [r1]
 8005896:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005898:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1e1      	bne.n	8005862 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	3314      	adds	r3, #20
 80058a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80058a8:	e853 3f00 	ldrex	r3, [r3]
 80058ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80058ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80058b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	3314      	adds	r3, #20
 80058be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80058c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80058c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80058c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80058ca:	e841 2300 	strex	r3, r2, [r1]
 80058ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80058d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1e3      	bne.n	800589e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2220      	movs	r2, #32
 80058da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	330c      	adds	r3, #12
 80058ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058ee:	e853 3f00 	ldrex	r3, [r3]
 80058f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80058f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058f6:	f023 0310 	bic.w	r3, r3, #16
 80058fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	330c      	adds	r3, #12
 8005904:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005908:	65ba      	str	r2, [r7, #88]	; 0x58
 800590a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800590e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005910:	e841 2300 	strex	r3, r2, [r1]
 8005914:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005916:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1e3      	bne.n	80058e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005920:	4618      	mov	r0, r3
 8005922:	f7fe fbfb 	bl	800411c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800592e:	b29b      	uxth	r3, r3
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	b29b      	uxth	r3, r3
 8005934:	4619      	mov	r1, r3
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f000 f8b6 	bl	8005aa8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800593c:	e099      	b.n	8005a72 <HAL_UART_IRQHandler+0x50e>
 800593e:	bf00      	nop
 8005940:	08005c03 	.word	0x08005c03
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800594c:	b29b      	uxth	r3, r3
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005958:	b29b      	uxth	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	f000 808b 	beq.w	8005a76 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005960:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005964:	2b00      	cmp	r3, #0
 8005966:	f000 8086 	beq.w	8005a76 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	330c      	adds	r3, #12
 8005970:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005974:	e853 3f00 	ldrex	r3, [r3]
 8005978:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800597a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800597c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005980:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	330c      	adds	r3, #12
 800598a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800598e:	647a      	str	r2, [r7, #68]	; 0x44
 8005990:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005992:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005994:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005996:	e841 2300 	strex	r3, r2, [r1]
 800599a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800599c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1e3      	bne.n	800596a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	3314      	adds	r3, #20
 80059a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ac:	e853 3f00 	ldrex	r3, [r3]
 80059b0:	623b      	str	r3, [r7, #32]
   return(result);
 80059b2:	6a3b      	ldr	r3, [r7, #32]
 80059b4:	f023 0301 	bic.w	r3, r3, #1
 80059b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	3314      	adds	r3, #20
 80059c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80059c6:	633a      	str	r2, [r7, #48]	; 0x30
 80059c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059ce:	e841 2300 	strex	r3, r2, [r1]
 80059d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1e3      	bne.n	80059a2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2220      	movs	r2, #32
 80059de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	330c      	adds	r3, #12
 80059ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	e853 3f00 	ldrex	r3, [r3]
 80059f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f023 0310 	bic.w	r3, r3, #16
 80059fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	330c      	adds	r3, #12
 8005a08:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005a0c:	61fa      	str	r2, [r7, #28]
 8005a0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a10:	69b9      	ldr	r1, [r7, #24]
 8005a12:	69fa      	ldr	r2, [r7, #28]
 8005a14:	e841 2300 	strex	r3, r2, [r1]
 8005a18:	617b      	str	r3, [r7, #20]
   return(result);
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1e3      	bne.n	80059e8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005a24:	4619      	mov	r1, r3
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 f83e 	bl	8005aa8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a2c:	e023      	b.n	8005a76 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d009      	beq.n	8005a4e <HAL_UART_IRQHandler+0x4ea>
 8005a3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d003      	beq.n	8005a4e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f000 f8ef 	bl	8005c2a <UART_Transmit_IT>
    return;
 8005a4c:	e014      	b.n	8005a78 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00e      	beq.n	8005a78 <HAL_UART_IRQHandler+0x514>
 8005a5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d008      	beq.n	8005a78 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f92f 	bl	8005cca <UART_EndTransmit_IT>
    return;
 8005a6c:	e004      	b.n	8005a78 <HAL_UART_IRQHandler+0x514>
    return;
 8005a6e:	bf00      	nop
 8005a70:	e002      	b.n	8005a78 <HAL_UART_IRQHandler+0x514>
      return;
 8005a72:	bf00      	nop
 8005a74:	e000      	b.n	8005a78 <HAL_UART_IRQHandler+0x514>
      return;
 8005a76:	bf00      	nop
  }
}
 8005a78:	37e8      	adds	r7, #232	; 0xe8
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	bf00      	nop

08005a80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a88:	bf00      	nop
 8005a8a:	370c      	adds	r7, #12
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ab4:	bf00      	nop
 8005ab6:	370c      	adds	r7, #12
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b085      	sub	sp, #20
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	4613      	mov	r3, r2
 8005acc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	68ba      	ldr	r2, [r7, #8]
 8005ad2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	88fa      	ldrh	r2, [r7, #6]
 8005ad8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	88fa      	ldrh	r2, [r7, #6]
 8005ade:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2222      	movs	r2, #34	; 0x22
 8005aea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d007      	beq.n	8005b0e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68da      	ldr	r2, [r3, #12]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b0c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	695a      	ldr	r2, [r3, #20]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f042 0201 	orr.w	r2, r2, #1
 8005b1c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68da      	ldr	r2, [r3, #12]
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f042 0220 	orr.w	r2, r2, #32
 8005b2c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3714      	adds	r7, #20
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b095      	sub	sp, #84	; 0x54
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	330c      	adds	r3, #12
 8005b4a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b4e:	e853 3f00 	ldrex	r3, [r3]
 8005b52:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	330c      	adds	r3, #12
 8005b62:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b64:	643a      	str	r2, [r7, #64]	; 0x40
 8005b66:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b68:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b6a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b6c:	e841 2300 	strex	r3, r2, [r1]
 8005b70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d1e5      	bne.n	8005b44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	3314      	adds	r3, #20
 8005b7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b80:	6a3b      	ldr	r3, [r7, #32]
 8005b82:	e853 3f00 	ldrex	r3, [r3]
 8005b86:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	f023 0301 	bic.w	r3, r3, #1
 8005b8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	3314      	adds	r3, #20
 8005b96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b98:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b9a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ba0:	e841 2300 	strex	r3, r2, [r1]
 8005ba4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d1e5      	bne.n	8005b78 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d119      	bne.n	8005be8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	330c      	adds	r3, #12
 8005bba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	e853 3f00 	ldrex	r3, [r3]
 8005bc2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	f023 0310 	bic.w	r3, r3, #16
 8005bca:	647b      	str	r3, [r7, #68]	; 0x44
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	330c      	adds	r3, #12
 8005bd2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005bd4:	61ba      	str	r2, [r7, #24]
 8005bd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd8:	6979      	ldr	r1, [r7, #20]
 8005bda:	69ba      	ldr	r2, [r7, #24]
 8005bdc:	e841 2300 	strex	r3, r2, [r1]
 8005be0:	613b      	str	r3, [r7, #16]
   return(result);
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1e5      	bne.n	8005bb4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2220      	movs	r2, #32
 8005bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005bf6:	bf00      	nop
 8005bf8:	3754      	adds	r7, #84	; 0x54
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr

08005c02 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c02:	b580      	push	{r7, lr}
 8005c04:	b084      	sub	sp, #16
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f7ff ff39 	bl	8005a94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c22:	bf00      	nop
 8005c24:	3710      	adds	r7, #16
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}

08005c2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c2a:	b480      	push	{r7}
 8005c2c:	b085      	sub	sp, #20
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c38:	b2db      	uxtb	r3, r3
 8005c3a:	2b21      	cmp	r3, #33	; 0x21
 8005c3c:	d13e      	bne.n	8005cbc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c46:	d114      	bne.n	8005c72 <UART_Transmit_IT+0x48>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d110      	bne.n	8005c72 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a1b      	ldr	r3, [r3, #32]
 8005c54:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	881b      	ldrh	r3, [r3, #0]
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c64:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	1c9a      	adds	r2, r3, #2
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	621a      	str	r2, [r3, #32]
 8005c70:	e008      	b.n	8005c84 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
 8005c76:	1c59      	adds	r1, r3, #1
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	6211      	str	r1, [r2, #32]
 8005c7c:	781a      	ldrb	r2, [r3, #0]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	4619      	mov	r1, r3
 8005c92:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d10f      	bne.n	8005cb8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68da      	ldr	r2, [r3, #12]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ca6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68da      	ldr	r2, [r3, #12]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cb6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	e000      	b.n	8005cbe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005cbc:	2302      	movs	r3, #2
  }
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3714      	adds	r7, #20
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr

08005cca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005cca:	b580      	push	{r7, lr}
 8005ccc:	b082      	sub	sp, #8
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	68da      	ldr	r2, [r3, #12]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ce0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2220      	movs	r2, #32
 8005ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f7ff fec8 	bl	8005a80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3708      	adds	r7, #8
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b08c      	sub	sp, #48	; 0x30
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b22      	cmp	r3, #34	; 0x22
 8005d0c:	f040 80ab 	bne.w	8005e66 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d18:	d117      	bne.n	8005d4a <UART_Receive_IT+0x50>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d113      	bne.n	8005d4a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005d22:	2300      	movs	r3, #0
 8005d24:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d2a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d38:	b29a      	uxth	r2, r3
 8005d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d3c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d42:	1c9a      	adds	r2, r3, #2
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	629a      	str	r2, [r3, #40]	; 0x28
 8005d48:	e026      	b.n	8005d98 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005d50:	2300      	movs	r3, #0
 8005d52:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d5c:	d007      	beq.n	8005d6e <UART_Receive_IT+0x74>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d10a      	bne.n	8005d7c <UART_Receive_IT+0x82>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d106      	bne.n	8005d7c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	b2da      	uxtb	r2, r3
 8005d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d78:	701a      	strb	r2, [r3, #0]
 8005d7a:	e008      	b.n	8005d8e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d88:	b2da      	uxtb	r2, r3
 8005d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d8c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d92:	1c5a      	adds	r2, r3, #1
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	4619      	mov	r1, r3
 8005da6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d15a      	bne.n	8005e62 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68da      	ldr	r2, [r3, #12]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f022 0220 	bic.w	r2, r2, #32
 8005dba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68da      	ldr	r2, [r3, #12]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005dca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	695a      	ldr	r2, [r3, #20]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f022 0201 	bic.w	r2, r2, #1
 8005dda:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2220      	movs	r2, #32
 8005de0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d135      	bne.n	8005e58 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	330c      	adds	r3, #12
 8005df8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	e853 3f00 	ldrex	r3, [r3]
 8005e00:	613b      	str	r3, [r7, #16]
   return(result);
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	f023 0310 	bic.w	r3, r3, #16
 8005e08:	627b      	str	r3, [r7, #36]	; 0x24
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	330c      	adds	r3, #12
 8005e10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e12:	623a      	str	r2, [r7, #32]
 8005e14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e16:	69f9      	ldr	r1, [r7, #28]
 8005e18:	6a3a      	ldr	r2, [r7, #32]
 8005e1a:	e841 2300 	strex	r3, r2, [r1]
 8005e1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d1e5      	bne.n	8005df2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0310 	and.w	r3, r3, #16
 8005e30:	2b10      	cmp	r3, #16
 8005e32:	d10a      	bne.n	8005e4a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e34:	2300      	movs	r3, #0
 8005e36:	60fb      	str	r3, [r7, #12]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	60fb      	str	r3, [r7, #12]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	60fb      	str	r3, [r7, #12]
 8005e48:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e4e:	4619      	mov	r1, r3
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f7ff fe29 	bl	8005aa8 <HAL_UARTEx_RxEventCallback>
 8005e56:	e002      	b.n	8005e5e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f7fc fbff 	bl	800265c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	e002      	b.n	8005e68 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005e62:	2300      	movs	r3, #0
 8005e64:	e000      	b.n	8005e68 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005e66:	2302      	movs	r3, #2
  }
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3730      	adds	r7, #48	; 0x30
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}

08005e70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e74:	b0c0      	sub	sp, #256	; 0x100
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e8c:	68d9      	ldr	r1, [r3, #12]
 8005e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	ea40 0301 	orr.w	r3, r0, r1
 8005e98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e9e:	689a      	ldr	r2, [r3, #8]
 8005ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	431a      	orrs	r2, r3
 8005ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	431a      	orrs	r2, r3
 8005eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eb4:	69db      	ldr	r3, [r3, #28]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68db      	ldr	r3, [r3, #12]
 8005ec4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005ec8:	f021 010c 	bic.w	r1, r1, #12
 8005ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005ed6:	430b      	orrs	r3, r1
 8005ed8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	695b      	ldr	r3, [r3, #20]
 8005ee2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eea:	6999      	ldr	r1, [r3, #24]
 8005eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	ea40 0301 	orr.w	r3, r0, r1
 8005ef6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	4b8f      	ldr	r3, [pc, #572]	; (800613c <UART_SetConfig+0x2cc>)
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d005      	beq.n	8005f10 <UART_SetConfig+0xa0>
 8005f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	4b8d      	ldr	r3, [pc, #564]	; (8006140 <UART_SetConfig+0x2d0>)
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d104      	bne.n	8005f1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f10:	f7fe ffb6 	bl	8004e80 <HAL_RCC_GetPCLK2Freq>
 8005f14:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005f18:	e003      	b.n	8005f22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f1a:	f7fe ff9d 	bl	8004e58 <HAL_RCC_GetPCLK1Freq>
 8005f1e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f26:	69db      	ldr	r3, [r3, #28]
 8005f28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f2c:	f040 810c 	bne.w	8006148 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f34:	2200      	movs	r2, #0
 8005f36:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005f3a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005f3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005f42:	4622      	mov	r2, r4
 8005f44:	462b      	mov	r3, r5
 8005f46:	1891      	adds	r1, r2, r2
 8005f48:	65b9      	str	r1, [r7, #88]	; 0x58
 8005f4a:	415b      	adcs	r3, r3
 8005f4c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005f52:	4621      	mov	r1, r4
 8005f54:	eb12 0801 	adds.w	r8, r2, r1
 8005f58:	4629      	mov	r1, r5
 8005f5a:	eb43 0901 	adc.w	r9, r3, r1
 8005f5e:	f04f 0200 	mov.w	r2, #0
 8005f62:	f04f 0300 	mov.w	r3, #0
 8005f66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f72:	4690      	mov	r8, r2
 8005f74:	4699      	mov	r9, r3
 8005f76:	4623      	mov	r3, r4
 8005f78:	eb18 0303 	adds.w	r3, r8, r3
 8005f7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005f80:	462b      	mov	r3, r5
 8005f82:	eb49 0303 	adc.w	r3, r9, r3
 8005f86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005f96:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005f9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	18db      	adds	r3, r3, r3
 8005fa2:	653b      	str	r3, [r7, #80]	; 0x50
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	eb42 0303 	adc.w	r3, r2, r3
 8005faa:	657b      	str	r3, [r7, #84]	; 0x54
 8005fac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005fb0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005fb4:	f7fa fe68 	bl	8000c88 <__aeabi_uldivmod>
 8005fb8:	4602      	mov	r2, r0
 8005fba:	460b      	mov	r3, r1
 8005fbc:	4b61      	ldr	r3, [pc, #388]	; (8006144 <UART_SetConfig+0x2d4>)
 8005fbe:	fba3 2302 	umull	r2, r3, r3, r2
 8005fc2:	095b      	lsrs	r3, r3, #5
 8005fc4:	011c      	lsls	r4, r3, #4
 8005fc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005fd0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005fd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005fd8:	4642      	mov	r2, r8
 8005fda:	464b      	mov	r3, r9
 8005fdc:	1891      	adds	r1, r2, r2
 8005fde:	64b9      	str	r1, [r7, #72]	; 0x48
 8005fe0:	415b      	adcs	r3, r3
 8005fe2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fe4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005fe8:	4641      	mov	r1, r8
 8005fea:	eb12 0a01 	adds.w	sl, r2, r1
 8005fee:	4649      	mov	r1, r9
 8005ff0:	eb43 0b01 	adc.w	fp, r3, r1
 8005ff4:	f04f 0200 	mov.w	r2, #0
 8005ff8:	f04f 0300 	mov.w	r3, #0
 8005ffc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006000:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006004:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006008:	4692      	mov	sl, r2
 800600a:	469b      	mov	fp, r3
 800600c:	4643      	mov	r3, r8
 800600e:	eb1a 0303 	adds.w	r3, sl, r3
 8006012:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006016:	464b      	mov	r3, r9
 8006018:	eb4b 0303 	adc.w	r3, fp, r3
 800601c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	2200      	movs	r2, #0
 8006028:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800602c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006030:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006034:	460b      	mov	r3, r1
 8006036:	18db      	adds	r3, r3, r3
 8006038:	643b      	str	r3, [r7, #64]	; 0x40
 800603a:	4613      	mov	r3, r2
 800603c:	eb42 0303 	adc.w	r3, r2, r3
 8006040:	647b      	str	r3, [r7, #68]	; 0x44
 8006042:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006046:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800604a:	f7fa fe1d 	bl	8000c88 <__aeabi_uldivmod>
 800604e:	4602      	mov	r2, r0
 8006050:	460b      	mov	r3, r1
 8006052:	4611      	mov	r1, r2
 8006054:	4b3b      	ldr	r3, [pc, #236]	; (8006144 <UART_SetConfig+0x2d4>)
 8006056:	fba3 2301 	umull	r2, r3, r3, r1
 800605a:	095b      	lsrs	r3, r3, #5
 800605c:	2264      	movs	r2, #100	; 0x64
 800605e:	fb02 f303 	mul.w	r3, r2, r3
 8006062:	1acb      	subs	r3, r1, r3
 8006064:	00db      	lsls	r3, r3, #3
 8006066:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800606a:	4b36      	ldr	r3, [pc, #216]	; (8006144 <UART_SetConfig+0x2d4>)
 800606c:	fba3 2302 	umull	r2, r3, r3, r2
 8006070:	095b      	lsrs	r3, r3, #5
 8006072:	005b      	lsls	r3, r3, #1
 8006074:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006078:	441c      	add	r4, r3
 800607a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800607e:	2200      	movs	r2, #0
 8006080:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006084:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006088:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800608c:	4642      	mov	r2, r8
 800608e:	464b      	mov	r3, r9
 8006090:	1891      	adds	r1, r2, r2
 8006092:	63b9      	str	r1, [r7, #56]	; 0x38
 8006094:	415b      	adcs	r3, r3
 8006096:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006098:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800609c:	4641      	mov	r1, r8
 800609e:	1851      	adds	r1, r2, r1
 80060a0:	6339      	str	r1, [r7, #48]	; 0x30
 80060a2:	4649      	mov	r1, r9
 80060a4:	414b      	adcs	r3, r1
 80060a6:	637b      	str	r3, [r7, #52]	; 0x34
 80060a8:	f04f 0200 	mov.w	r2, #0
 80060ac:	f04f 0300 	mov.w	r3, #0
 80060b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80060b4:	4659      	mov	r1, fp
 80060b6:	00cb      	lsls	r3, r1, #3
 80060b8:	4651      	mov	r1, sl
 80060ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060be:	4651      	mov	r1, sl
 80060c0:	00ca      	lsls	r2, r1, #3
 80060c2:	4610      	mov	r0, r2
 80060c4:	4619      	mov	r1, r3
 80060c6:	4603      	mov	r3, r0
 80060c8:	4642      	mov	r2, r8
 80060ca:	189b      	adds	r3, r3, r2
 80060cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80060d0:	464b      	mov	r3, r9
 80060d2:	460a      	mov	r2, r1
 80060d4:	eb42 0303 	adc.w	r3, r2, r3
 80060d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80060dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80060e8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80060ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80060f0:	460b      	mov	r3, r1
 80060f2:	18db      	adds	r3, r3, r3
 80060f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80060f6:	4613      	mov	r3, r2
 80060f8:	eb42 0303 	adc.w	r3, r2, r3
 80060fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006102:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006106:	f7fa fdbf 	bl	8000c88 <__aeabi_uldivmod>
 800610a:	4602      	mov	r2, r0
 800610c:	460b      	mov	r3, r1
 800610e:	4b0d      	ldr	r3, [pc, #52]	; (8006144 <UART_SetConfig+0x2d4>)
 8006110:	fba3 1302 	umull	r1, r3, r3, r2
 8006114:	095b      	lsrs	r3, r3, #5
 8006116:	2164      	movs	r1, #100	; 0x64
 8006118:	fb01 f303 	mul.w	r3, r1, r3
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	00db      	lsls	r3, r3, #3
 8006120:	3332      	adds	r3, #50	; 0x32
 8006122:	4a08      	ldr	r2, [pc, #32]	; (8006144 <UART_SetConfig+0x2d4>)
 8006124:	fba2 2303 	umull	r2, r3, r2, r3
 8006128:	095b      	lsrs	r3, r3, #5
 800612a:	f003 0207 	and.w	r2, r3, #7
 800612e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4422      	add	r2, r4
 8006136:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006138:	e105      	b.n	8006346 <UART_SetConfig+0x4d6>
 800613a:	bf00      	nop
 800613c:	40011000 	.word	0x40011000
 8006140:	40011400 	.word	0x40011400
 8006144:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006148:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800614c:	2200      	movs	r2, #0
 800614e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006152:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006156:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800615a:	4642      	mov	r2, r8
 800615c:	464b      	mov	r3, r9
 800615e:	1891      	adds	r1, r2, r2
 8006160:	6239      	str	r1, [r7, #32]
 8006162:	415b      	adcs	r3, r3
 8006164:	627b      	str	r3, [r7, #36]	; 0x24
 8006166:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800616a:	4641      	mov	r1, r8
 800616c:	1854      	adds	r4, r2, r1
 800616e:	4649      	mov	r1, r9
 8006170:	eb43 0501 	adc.w	r5, r3, r1
 8006174:	f04f 0200 	mov.w	r2, #0
 8006178:	f04f 0300 	mov.w	r3, #0
 800617c:	00eb      	lsls	r3, r5, #3
 800617e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006182:	00e2      	lsls	r2, r4, #3
 8006184:	4614      	mov	r4, r2
 8006186:	461d      	mov	r5, r3
 8006188:	4643      	mov	r3, r8
 800618a:	18e3      	adds	r3, r4, r3
 800618c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006190:	464b      	mov	r3, r9
 8006192:	eb45 0303 	adc.w	r3, r5, r3
 8006196:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800619a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80061a6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80061aa:	f04f 0200 	mov.w	r2, #0
 80061ae:	f04f 0300 	mov.w	r3, #0
 80061b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80061b6:	4629      	mov	r1, r5
 80061b8:	008b      	lsls	r3, r1, #2
 80061ba:	4621      	mov	r1, r4
 80061bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061c0:	4621      	mov	r1, r4
 80061c2:	008a      	lsls	r2, r1, #2
 80061c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80061c8:	f7fa fd5e 	bl	8000c88 <__aeabi_uldivmod>
 80061cc:	4602      	mov	r2, r0
 80061ce:	460b      	mov	r3, r1
 80061d0:	4b60      	ldr	r3, [pc, #384]	; (8006354 <UART_SetConfig+0x4e4>)
 80061d2:	fba3 2302 	umull	r2, r3, r3, r2
 80061d6:	095b      	lsrs	r3, r3, #5
 80061d8:	011c      	lsls	r4, r3, #4
 80061da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061de:	2200      	movs	r2, #0
 80061e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80061e4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80061e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80061ec:	4642      	mov	r2, r8
 80061ee:	464b      	mov	r3, r9
 80061f0:	1891      	adds	r1, r2, r2
 80061f2:	61b9      	str	r1, [r7, #24]
 80061f4:	415b      	adcs	r3, r3
 80061f6:	61fb      	str	r3, [r7, #28]
 80061f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061fc:	4641      	mov	r1, r8
 80061fe:	1851      	adds	r1, r2, r1
 8006200:	6139      	str	r1, [r7, #16]
 8006202:	4649      	mov	r1, r9
 8006204:	414b      	adcs	r3, r1
 8006206:	617b      	str	r3, [r7, #20]
 8006208:	f04f 0200 	mov.w	r2, #0
 800620c:	f04f 0300 	mov.w	r3, #0
 8006210:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006214:	4659      	mov	r1, fp
 8006216:	00cb      	lsls	r3, r1, #3
 8006218:	4651      	mov	r1, sl
 800621a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800621e:	4651      	mov	r1, sl
 8006220:	00ca      	lsls	r2, r1, #3
 8006222:	4610      	mov	r0, r2
 8006224:	4619      	mov	r1, r3
 8006226:	4603      	mov	r3, r0
 8006228:	4642      	mov	r2, r8
 800622a:	189b      	adds	r3, r3, r2
 800622c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006230:	464b      	mov	r3, r9
 8006232:	460a      	mov	r2, r1
 8006234:	eb42 0303 	adc.w	r3, r2, r3
 8006238:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800623c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	67bb      	str	r3, [r7, #120]	; 0x78
 8006246:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006248:	f04f 0200 	mov.w	r2, #0
 800624c:	f04f 0300 	mov.w	r3, #0
 8006250:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006254:	4649      	mov	r1, r9
 8006256:	008b      	lsls	r3, r1, #2
 8006258:	4641      	mov	r1, r8
 800625a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800625e:	4641      	mov	r1, r8
 8006260:	008a      	lsls	r2, r1, #2
 8006262:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006266:	f7fa fd0f 	bl	8000c88 <__aeabi_uldivmod>
 800626a:	4602      	mov	r2, r0
 800626c:	460b      	mov	r3, r1
 800626e:	4b39      	ldr	r3, [pc, #228]	; (8006354 <UART_SetConfig+0x4e4>)
 8006270:	fba3 1302 	umull	r1, r3, r3, r2
 8006274:	095b      	lsrs	r3, r3, #5
 8006276:	2164      	movs	r1, #100	; 0x64
 8006278:	fb01 f303 	mul.w	r3, r1, r3
 800627c:	1ad3      	subs	r3, r2, r3
 800627e:	011b      	lsls	r3, r3, #4
 8006280:	3332      	adds	r3, #50	; 0x32
 8006282:	4a34      	ldr	r2, [pc, #208]	; (8006354 <UART_SetConfig+0x4e4>)
 8006284:	fba2 2303 	umull	r2, r3, r2, r3
 8006288:	095b      	lsrs	r3, r3, #5
 800628a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800628e:	441c      	add	r4, r3
 8006290:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006294:	2200      	movs	r2, #0
 8006296:	673b      	str	r3, [r7, #112]	; 0x70
 8006298:	677a      	str	r2, [r7, #116]	; 0x74
 800629a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800629e:	4642      	mov	r2, r8
 80062a0:	464b      	mov	r3, r9
 80062a2:	1891      	adds	r1, r2, r2
 80062a4:	60b9      	str	r1, [r7, #8]
 80062a6:	415b      	adcs	r3, r3
 80062a8:	60fb      	str	r3, [r7, #12]
 80062aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062ae:	4641      	mov	r1, r8
 80062b0:	1851      	adds	r1, r2, r1
 80062b2:	6039      	str	r1, [r7, #0]
 80062b4:	4649      	mov	r1, r9
 80062b6:	414b      	adcs	r3, r1
 80062b8:	607b      	str	r3, [r7, #4]
 80062ba:	f04f 0200 	mov.w	r2, #0
 80062be:	f04f 0300 	mov.w	r3, #0
 80062c2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80062c6:	4659      	mov	r1, fp
 80062c8:	00cb      	lsls	r3, r1, #3
 80062ca:	4651      	mov	r1, sl
 80062cc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062d0:	4651      	mov	r1, sl
 80062d2:	00ca      	lsls	r2, r1, #3
 80062d4:	4610      	mov	r0, r2
 80062d6:	4619      	mov	r1, r3
 80062d8:	4603      	mov	r3, r0
 80062da:	4642      	mov	r2, r8
 80062dc:	189b      	adds	r3, r3, r2
 80062de:	66bb      	str	r3, [r7, #104]	; 0x68
 80062e0:	464b      	mov	r3, r9
 80062e2:	460a      	mov	r2, r1
 80062e4:	eb42 0303 	adc.w	r3, r2, r3
 80062e8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80062ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	663b      	str	r3, [r7, #96]	; 0x60
 80062f4:	667a      	str	r2, [r7, #100]	; 0x64
 80062f6:	f04f 0200 	mov.w	r2, #0
 80062fa:	f04f 0300 	mov.w	r3, #0
 80062fe:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006302:	4649      	mov	r1, r9
 8006304:	008b      	lsls	r3, r1, #2
 8006306:	4641      	mov	r1, r8
 8006308:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800630c:	4641      	mov	r1, r8
 800630e:	008a      	lsls	r2, r1, #2
 8006310:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006314:	f7fa fcb8 	bl	8000c88 <__aeabi_uldivmod>
 8006318:	4602      	mov	r2, r0
 800631a:	460b      	mov	r3, r1
 800631c:	4b0d      	ldr	r3, [pc, #52]	; (8006354 <UART_SetConfig+0x4e4>)
 800631e:	fba3 1302 	umull	r1, r3, r3, r2
 8006322:	095b      	lsrs	r3, r3, #5
 8006324:	2164      	movs	r1, #100	; 0x64
 8006326:	fb01 f303 	mul.w	r3, r1, r3
 800632a:	1ad3      	subs	r3, r2, r3
 800632c:	011b      	lsls	r3, r3, #4
 800632e:	3332      	adds	r3, #50	; 0x32
 8006330:	4a08      	ldr	r2, [pc, #32]	; (8006354 <UART_SetConfig+0x4e4>)
 8006332:	fba2 2303 	umull	r2, r3, r2, r3
 8006336:	095b      	lsrs	r3, r3, #5
 8006338:	f003 020f 	and.w	r2, r3, #15
 800633c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4422      	add	r2, r4
 8006344:	609a      	str	r2, [r3, #8]
}
 8006346:	bf00      	nop
 8006348:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800634c:	46bd      	mov	sp, r7
 800634e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006352:	bf00      	nop
 8006354:	51eb851f 	.word	0x51eb851f

08006358 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006358:	b480      	push	{r7}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	4603      	mov	r3, r0
 8006360:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006362:	2300      	movs	r3, #0
 8006364:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006366:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800636a:	2b84      	cmp	r3, #132	; 0x84
 800636c:	d005      	beq.n	800637a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800636e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	4413      	add	r3, r2
 8006376:	3303      	adds	r3, #3
 8006378:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800637a:	68fb      	ldr	r3, [r7, #12]
}
 800637c:	4618      	mov	r0, r3
 800637e:	3714      	adds	r7, #20
 8006380:	46bd      	mov	sp, r7
 8006382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006386:	4770      	bx	lr

08006388 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800638c:	f001 f870 	bl	8007470 <vTaskStartScheduler>
  
  return osOK;
 8006390:	2300      	movs	r3, #0
}
 8006392:	4618      	mov	r0, r3
 8006394:	bd80      	pop	{r7, pc}

08006396 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006396:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006398:	b089      	sub	sp, #36	; 0x24
 800639a:	af04      	add	r7, sp, #16
 800639c:	6078      	str	r0, [r7, #4]
 800639e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	695b      	ldr	r3, [r3, #20]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d020      	beq.n	80063ea <osThreadCreate+0x54>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	699b      	ldr	r3, [r3, #24]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d01c      	beq.n	80063ea <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685c      	ldr	r4, [r3, #4]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681d      	ldr	r5, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	691e      	ldr	r6, [r3, #16]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7ff ffc8 	bl	8006358 <makeFreeRtosPriority>
 80063c8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	695b      	ldr	r3, [r3, #20]
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80063d2:	9202      	str	r2, [sp, #8]
 80063d4:	9301      	str	r3, [sp, #4]
 80063d6:	9100      	str	r1, [sp, #0]
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	4632      	mov	r2, r6
 80063dc:	4629      	mov	r1, r5
 80063de:	4620      	mov	r0, r4
 80063e0:	f000 fd5c 	bl	8006e9c <xTaskCreateStatic>
 80063e4:	4603      	mov	r3, r0
 80063e6:	60fb      	str	r3, [r7, #12]
 80063e8:	e01c      	b.n	8006424 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	685c      	ldr	r4, [r3, #4]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80063f6:	b29e      	uxth	r6, r3
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80063fe:	4618      	mov	r0, r3
 8006400:	f7ff ffaa 	bl	8006358 <makeFreeRtosPriority>
 8006404:	4602      	mov	r2, r0
 8006406:	f107 030c 	add.w	r3, r7, #12
 800640a:	9301      	str	r3, [sp, #4]
 800640c:	9200      	str	r2, [sp, #0]
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	4632      	mov	r2, r6
 8006412:	4629      	mov	r1, r5
 8006414:	4620      	mov	r0, r4
 8006416:	f000 fd9e 	bl	8006f56 <xTaskCreate>
 800641a:	4603      	mov	r3, r0
 800641c:	2b01      	cmp	r3, #1
 800641e:	d001      	beq.n	8006424 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006420:	2300      	movs	r3, #0
 8006422:	e000      	b.n	8006426 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006424:	68fb      	ldr	r3, [r7, #12]
}
 8006426:	4618      	mov	r0, r3
 8006428:	3714      	adds	r7, #20
 800642a:	46bd      	mov	sp, r7
 800642c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800642e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800642e:	b580      	push	{r7, lr}
 8006430:	b084      	sub	sp, #16
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d001      	beq.n	8006444 <osDelay+0x16>
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	e000      	b.n	8006446 <osDelay+0x18>
 8006444:	2301      	movs	r3, #1
 8006446:	4618      	mov	r0, r3
 8006448:	f000 febc 	bl	80071c4 <vTaskDelay>
  
  return osOK;
 800644c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800644e:	4618      	mov	r0, r3
 8006450:	3710      	adds	r7, #16
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}

08006456 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8006456:	b590      	push	{r4, r7, lr}
 8006458:	b085      	sub	sp, #20
 800645a:	af02      	add	r7, sp, #8
 800645c:	6078      	str	r0, [r7, #4]
 800645e:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d011      	beq.n	800648c <osMessageCreate+0x36>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d00d      	beq.n	800648c <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6818      	ldr	r0, [r3, #0]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6859      	ldr	r1, [r3, #4]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	689a      	ldr	r2, [r3, #8]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	2400      	movs	r4, #0
 8006482:	9400      	str	r4, [sp, #0]
 8006484:	f000 f92c 	bl	80066e0 <xQueueGenericCreateStatic>
 8006488:	4603      	mov	r3, r0
 800648a:	e008      	b.n	800649e <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6818      	ldr	r0, [r3, #0]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	4619      	mov	r1, r3
 8006498:	f000 f99a 	bl	80067d0 <xQueueGenericCreate>
 800649c:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800649e:	4618      	mov	r0, r3
 80064a0:	370c      	adds	r7, #12
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd90      	pop	{r4, r7, pc}

080064a6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80064a6:	b480      	push	{r7}
 80064a8:	b083      	sub	sp, #12
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f103 0208 	add.w	r2, r3, #8
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f04f 32ff 	mov.w	r2, #4294967295
 80064be:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f103 0208 	add.w	r2, r3, #8
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f103 0208 	add.w	r2, r3, #8
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80064da:	bf00      	nop
 80064dc:	370c      	adds	r7, #12
 80064de:	46bd      	mov	sp, r7
 80064e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e4:	4770      	bx	lr

080064e6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80064e6:	b480      	push	{r7}
 80064e8:	b083      	sub	sp, #12
 80064ea:	af00      	add	r7, sp, #0
 80064ec:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2200      	movs	r2, #0
 80064f2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80064f4:	bf00      	nop
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	68fa      	ldr	r2, [r7, #12]
 8006514:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	689a      	ldr	r2, [r3, #8]
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	683a      	ldr	r2, [r7, #0]
 800652a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	1c5a      	adds	r2, r3, #1
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	601a      	str	r2, [r3, #0]
}
 800653c:	bf00      	nop
 800653e:	3714      	adds	r7, #20
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800655e:	d103      	bne.n	8006568 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	691b      	ldr	r3, [r3, #16]
 8006564:	60fb      	str	r3, [r7, #12]
 8006566:	e00c      	b.n	8006582 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	3308      	adds	r3, #8
 800656c:	60fb      	str	r3, [r7, #12]
 800656e:	e002      	b.n	8006576 <vListInsert+0x2e>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	60fb      	str	r3, [r7, #12]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	429a      	cmp	r2, r3
 8006580:	d2f6      	bcs.n	8006570 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	683a      	ldr	r2, [r7, #0]
 8006590:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	683a      	ldr	r2, [r7, #0]
 800659c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	687a      	ldr	r2, [r7, #4]
 80065a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	1c5a      	adds	r2, r3, #1
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	601a      	str	r2, [r3, #0]
}
 80065ae:	bf00      	nop
 80065b0:	3714      	adds	r7, #20
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80065ba:	b480      	push	{r7}
 80065bc:	b085      	sub	sp, #20
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	687a      	ldr	r2, [r7, #4]
 80065ce:	6892      	ldr	r2, [r2, #8]
 80065d0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	6852      	ldr	r2, [r2, #4]
 80065da:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d103      	bne.n	80065ee <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	689a      	ldr	r2, [r3, #8]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	1e5a      	subs	r2, r3, #1
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
}
 8006602:	4618      	mov	r0, r3
 8006604:	3714      	adds	r7, #20
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr
	...

08006610 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b084      	sub	sp, #16
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d10a      	bne.n	800663a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006628:	f383 8811 	msr	BASEPRI, r3
 800662c:	f3bf 8f6f 	isb	sy
 8006630:	f3bf 8f4f 	dsb	sy
 8006634:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006636:	bf00      	nop
 8006638:	e7fe      	b.n	8006638 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800663a:	f001 fd4b 	bl	80080d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006646:	68f9      	ldr	r1, [r7, #12]
 8006648:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800664a:	fb01 f303 	mul.w	r3, r1, r3
 800664e:	441a      	add	r2, r3
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2200      	movs	r2, #0
 8006658:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800666a:	3b01      	subs	r3, #1
 800666c:	68f9      	ldr	r1, [r7, #12]
 800666e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006670:	fb01 f303 	mul.w	r3, r1, r3
 8006674:	441a      	add	r2, r3
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	22ff      	movs	r2, #255	; 0xff
 800667e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	22ff      	movs	r2, #255	; 0xff
 8006686:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d114      	bne.n	80066ba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	691b      	ldr	r3, [r3, #16]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d01a      	beq.n	80066ce <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	3310      	adds	r3, #16
 800669c:	4618      	mov	r0, r3
 800669e:	f001 f929 	bl	80078f4 <xTaskRemoveFromEventList>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d012      	beq.n	80066ce <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80066a8:	4b0c      	ldr	r3, [pc, #48]	; (80066dc <xQueueGenericReset+0xcc>)
 80066aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066ae:	601a      	str	r2, [r3, #0]
 80066b0:	f3bf 8f4f 	dsb	sy
 80066b4:	f3bf 8f6f 	isb	sy
 80066b8:	e009      	b.n	80066ce <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	3310      	adds	r3, #16
 80066be:	4618      	mov	r0, r3
 80066c0:	f7ff fef1 	bl	80064a6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	3324      	adds	r3, #36	; 0x24
 80066c8:	4618      	mov	r0, r3
 80066ca:	f7ff feec 	bl	80064a6 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80066ce:	f001 fd31 	bl	8008134 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80066d2:	2301      	movs	r3, #1
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3710      	adds	r7, #16
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}
 80066dc:	e000ed04 	.word	0xe000ed04

080066e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b08e      	sub	sp, #56	; 0x38
 80066e4:	af02      	add	r7, sp, #8
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	607a      	str	r2, [r7, #4]
 80066ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d10a      	bne.n	800670a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80066f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f8:	f383 8811 	msr	BASEPRI, r3
 80066fc:	f3bf 8f6f 	isb	sy
 8006700:	f3bf 8f4f 	dsb	sy
 8006704:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006706:	bf00      	nop
 8006708:	e7fe      	b.n	8006708 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d10a      	bne.n	8006726 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006714:	f383 8811 	msr	BASEPRI, r3
 8006718:	f3bf 8f6f 	isb	sy
 800671c:	f3bf 8f4f 	dsb	sy
 8006720:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006722:	bf00      	nop
 8006724:	e7fe      	b.n	8006724 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d002      	beq.n	8006732 <xQueueGenericCreateStatic+0x52>
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <xQueueGenericCreateStatic+0x56>
 8006732:	2301      	movs	r3, #1
 8006734:	e000      	b.n	8006738 <xQueueGenericCreateStatic+0x58>
 8006736:	2300      	movs	r3, #0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d10a      	bne.n	8006752 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800673c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006740:	f383 8811 	msr	BASEPRI, r3
 8006744:	f3bf 8f6f 	isb	sy
 8006748:	f3bf 8f4f 	dsb	sy
 800674c:	623b      	str	r3, [r7, #32]
}
 800674e:	bf00      	nop
 8006750:	e7fe      	b.n	8006750 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d102      	bne.n	800675e <xQueueGenericCreateStatic+0x7e>
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d101      	bne.n	8006762 <xQueueGenericCreateStatic+0x82>
 800675e:	2301      	movs	r3, #1
 8006760:	e000      	b.n	8006764 <xQueueGenericCreateStatic+0x84>
 8006762:	2300      	movs	r3, #0
 8006764:	2b00      	cmp	r3, #0
 8006766:	d10a      	bne.n	800677e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800676c:	f383 8811 	msr	BASEPRI, r3
 8006770:	f3bf 8f6f 	isb	sy
 8006774:	f3bf 8f4f 	dsb	sy
 8006778:	61fb      	str	r3, [r7, #28]
}
 800677a:	bf00      	nop
 800677c:	e7fe      	b.n	800677c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800677e:	2348      	movs	r3, #72	; 0x48
 8006780:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	2b48      	cmp	r3, #72	; 0x48
 8006786:	d00a      	beq.n	800679e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800678c:	f383 8811 	msr	BASEPRI, r3
 8006790:	f3bf 8f6f 	isb	sy
 8006794:	f3bf 8f4f 	dsb	sy
 8006798:	61bb      	str	r3, [r7, #24]
}
 800679a:	bf00      	nop
 800679c:	e7fe      	b.n	800679c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800679e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80067a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d00d      	beq.n	80067c6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80067aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067ac:	2201      	movs	r2, #1
 80067ae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80067b2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80067b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067b8:	9300      	str	r3, [sp, #0]
 80067ba:	4613      	mov	r3, r2
 80067bc:	687a      	ldr	r2, [r7, #4]
 80067be:	68b9      	ldr	r1, [r7, #8]
 80067c0:	68f8      	ldr	r0, [r7, #12]
 80067c2:	f000 f83f 	bl	8006844 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80067c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3730      	adds	r7, #48	; 0x30
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b08a      	sub	sp, #40	; 0x28
 80067d4:	af02      	add	r7, sp, #8
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	4613      	mov	r3, r2
 80067dc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d10a      	bne.n	80067fa <xQueueGenericCreate+0x2a>
	__asm volatile
 80067e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e8:	f383 8811 	msr	BASEPRI, r3
 80067ec:	f3bf 8f6f 	isb	sy
 80067f0:	f3bf 8f4f 	dsb	sy
 80067f4:	613b      	str	r3, [r7, #16]
}
 80067f6:	bf00      	nop
 80067f8:	e7fe      	b.n	80067f8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	68ba      	ldr	r2, [r7, #8]
 80067fe:	fb02 f303 	mul.w	r3, r2, r3
 8006802:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006804:	69fb      	ldr	r3, [r7, #28]
 8006806:	3348      	adds	r3, #72	; 0x48
 8006808:	4618      	mov	r0, r3
 800680a:	f001 fd45 	bl	8008298 <pvPortMalloc>
 800680e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006810:	69bb      	ldr	r3, [r7, #24]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d011      	beq.n	800683a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	3348      	adds	r3, #72	; 0x48
 800681e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006828:	79fa      	ldrb	r2, [r7, #7]
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	9300      	str	r3, [sp, #0]
 800682e:	4613      	mov	r3, r2
 8006830:	697a      	ldr	r2, [r7, #20]
 8006832:	68b9      	ldr	r1, [r7, #8]
 8006834:	68f8      	ldr	r0, [r7, #12]
 8006836:	f000 f805 	bl	8006844 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800683a:	69bb      	ldr	r3, [r7, #24]
	}
 800683c:	4618      	mov	r0, r3
 800683e:	3720      	adds	r7, #32
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}

08006844 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b084      	sub	sp, #16
 8006848:	af00      	add	r7, sp, #0
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	607a      	str	r2, [r7, #4]
 8006850:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d103      	bne.n	8006860 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006858:	69bb      	ldr	r3, [r7, #24]
 800685a:	69ba      	ldr	r2, [r7, #24]
 800685c:	601a      	str	r2, [r3, #0]
 800685e:	e002      	b.n	8006866 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006860:	69bb      	ldr	r3, [r7, #24]
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006866:	69bb      	ldr	r3, [r7, #24]
 8006868:	68fa      	ldr	r2, [r7, #12]
 800686a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800686c:	69bb      	ldr	r3, [r7, #24]
 800686e:	68ba      	ldr	r2, [r7, #8]
 8006870:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006872:	2101      	movs	r1, #1
 8006874:	69b8      	ldr	r0, [r7, #24]
 8006876:	f7ff fecb 	bl	8006610 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800687a:	bf00      	nop
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
	...

08006884 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b08e      	sub	sp, #56	; 0x38
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	607a      	str	r2, [r7, #4]
 8006890:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006892:	2300      	movs	r3, #0
 8006894:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800689a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800689c:	2b00      	cmp	r3, #0
 800689e:	d10a      	bne.n	80068b6 <xQueueGenericSend+0x32>
	__asm volatile
 80068a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a4:	f383 8811 	msr	BASEPRI, r3
 80068a8:	f3bf 8f6f 	isb	sy
 80068ac:	f3bf 8f4f 	dsb	sy
 80068b0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80068b2:	bf00      	nop
 80068b4:	e7fe      	b.n	80068b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d103      	bne.n	80068c4 <xQueueGenericSend+0x40>
 80068bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d101      	bne.n	80068c8 <xQueueGenericSend+0x44>
 80068c4:	2301      	movs	r3, #1
 80068c6:	e000      	b.n	80068ca <xQueueGenericSend+0x46>
 80068c8:	2300      	movs	r3, #0
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d10a      	bne.n	80068e4 <xQueueGenericSend+0x60>
	__asm volatile
 80068ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d2:	f383 8811 	msr	BASEPRI, r3
 80068d6:	f3bf 8f6f 	isb	sy
 80068da:	f3bf 8f4f 	dsb	sy
 80068de:	627b      	str	r3, [r7, #36]	; 0x24
}
 80068e0:	bf00      	nop
 80068e2:	e7fe      	b.n	80068e2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d103      	bne.n	80068f2 <xQueueGenericSend+0x6e>
 80068ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d101      	bne.n	80068f6 <xQueueGenericSend+0x72>
 80068f2:	2301      	movs	r3, #1
 80068f4:	e000      	b.n	80068f8 <xQueueGenericSend+0x74>
 80068f6:	2300      	movs	r3, #0
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d10a      	bne.n	8006912 <xQueueGenericSend+0x8e>
	__asm volatile
 80068fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006900:	f383 8811 	msr	BASEPRI, r3
 8006904:	f3bf 8f6f 	isb	sy
 8006908:	f3bf 8f4f 	dsb	sy
 800690c:	623b      	str	r3, [r7, #32]
}
 800690e:	bf00      	nop
 8006910:	e7fe      	b.n	8006910 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006912:	f001 f9ab 	bl	8007c6c <xTaskGetSchedulerState>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d102      	bne.n	8006922 <xQueueGenericSend+0x9e>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d101      	bne.n	8006926 <xQueueGenericSend+0xa2>
 8006922:	2301      	movs	r3, #1
 8006924:	e000      	b.n	8006928 <xQueueGenericSend+0xa4>
 8006926:	2300      	movs	r3, #0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d10a      	bne.n	8006942 <xQueueGenericSend+0xbe>
	__asm volatile
 800692c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006930:	f383 8811 	msr	BASEPRI, r3
 8006934:	f3bf 8f6f 	isb	sy
 8006938:	f3bf 8f4f 	dsb	sy
 800693c:	61fb      	str	r3, [r7, #28]
}
 800693e:	bf00      	nop
 8006940:	e7fe      	b.n	8006940 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006942:	f001 fbc7 	bl	80080d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006948:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800694a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800694c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800694e:	429a      	cmp	r2, r3
 8006950:	d302      	bcc.n	8006958 <xQueueGenericSend+0xd4>
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	2b02      	cmp	r3, #2
 8006956:	d129      	bne.n	80069ac <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006958:	683a      	ldr	r2, [r7, #0]
 800695a:	68b9      	ldr	r1, [r7, #8]
 800695c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800695e:	f000 f98d 	bl	8006c7c <prvCopyDataToQueue>
 8006962:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006968:	2b00      	cmp	r3, #0
 800696a:	d010      	beq.n	800698e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800696c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800696e:	3324      	adds	r3, #36	; 0x24
 8006970:	4618      	mov	r0, r3
 8006972:	f000 ffbf 	bl	80078f4 <xTaskRemoveFromEventList>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d013      	beq.n	80069a4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800697c:	4b3f      	ldr	r3, [pc, #252]	; (8006a7c <xQueueGenericSend+0x1f8>)
 800697e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	f3bf 8f4f 	dsb	sy
 8006988:	f3bf 8f6f 	isb	sy
 800698c:	e00a      	b.n	80069a4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800698e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006990:	2b00      	cmp	r3, #0
 8006992:	d007      	beq.n	80069a4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006994:	4b39      	ldr	r3, [pc, #228]	; (8006a7c <xQueueGenericSend+0x1f8>)
 8006996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800699a:	601a      	str	r2, [r3, #0]
 800699c:	f3bf 8f4f 	dsb	sy
 80069a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80069a4:	f001 fbc6 	bl	8008134 <vPortExitCritical>
				return pdPASS;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e063      	b.n	8006a74 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d103      	bne.n	80069ba <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80069b2:	f001 fbbf 	bl	8008134 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80069b6:	2300      	movs	r3, #0
 80069b8:	e05c      	b.n	8006a74 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80069ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d106      	bne.n	80069ce <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80069c0:	f107 0314 	add.w	r3, r7, #20
 80069c4:	4618      	mov	r0, r3
 80069c6:	f000 fff7 	bl	80079b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80069ca:	2301      	movs	r3, #1
 80069cc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80069ce:	f001 fbb1 	bl	8008134 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80069d2:	f000 fdad 	bl	8007530 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80069d6:	f001 fb7d 	bl	80080d4 <vPortEnterCritical>
 80069da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80069e0:	b25b      	sxtb	r3, r3
 80069e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069e6:	d103      	bne.n	80069f0 <xQueueGenericSend+0x16c>
 80069e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80069f6:	b25b      	sxtb	r3, r3
 80069f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069fc:	d103      	bne.n	8006a06 <xQueueGenericSend+0x182>
 80069fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a00:	2200      	movs	r2, #0
 8006a02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a06:	f001 fb95 	bl	8008134 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a0a:	1d3a      	adds	r2, r7, #4
 8006a0c:	f107 0314 	add.w	r3, r7, #20
 8006a10:	4611      	mov	r1, r2
 8006a12:	4618      	mov	r0, r3
 8006a14:	f000 ffe6 	bl	80079e4 <xTaskCheckForTimeOut>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d124      	bne.n	8006a68 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006a1e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a20:	f000 fa24 	bl	8006e6c <prvIsQueueFull>
 8006a24:	4603      	mov	r3, r0
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d018      	beq.n	8006a5c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a2c:	3310      	adds	r3, #16
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	4611      	mov	r1, r2
 8006a32:	4618      	mov	r0, r3
 8006a34:	f000 ff3a 	bl	80078ac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006a38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a3a:	f000 f9af 	bl	8006d9c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006a3e:	f000 fd85 	bl	800754c <xTaskResumeAll>
 8006a42:	4603      	mov	r3, r0
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	f47f af7c 	bne.w	8006942 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006a4a:	4b0c      	ldr	r3, [pc, #48]	; (8006a7c <xQueueGenericSend+0x1f8>)
 8006a4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a50:	601a      	str	r2, [r3, #0]
 8006a52:	f3bf 8f4f 	dsb	sy
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	e772      	b.n	8006942 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006a5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a5e:	f000 f99d 	bl	8006d9c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006a62:	f000 fd73 	bl	800754c <xTaskResumeAll>
 8006a66:	e76c      	b.n	8006942 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006a68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a6a:	f000 f997 	bl	8006d9c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006a6e:	f000 fd6d 	bl	800754c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006a72:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3738      	adds	r7, #56	; 0x38
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	e000ed04 	.word	0xe000ed04

08006a80 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b08c      	sub	sp, #48	; 0x30
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	60f8      	str	r0, [r7, #12]
 8006a88:	60b9      	str	r1, [r7, #8]
 8006a8a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d10a      	bne.n	8006ab0 <xQueueReceive+0x30>
	__asm volatile
 8006a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a9e:	f383 8811 	msr	BASEPRI, r3
 8006aa2:	f3bf 8f6f 	isb	sy
 8006aa6:	f3bf 8f4f 	dsb	sy
 8006aaa:	623b      	str	r3, [r7, #32]
}
 8006aac:	bf00      	nop
 8006aae:	e7fe      	b.n	8006aae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d103      	bne.n	8006abe <xQueueReceive+0x3e>
 8006ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d101      	bne.n	8006ac2 <xQueueReceive+0x42>
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e000      	b.n	8006ac4 <xQueueReceive+0x44>
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d10a      	bne.n	8006ade <xQueueReceive+0x5e>
	__asm volatile
 8006ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006acc:	f383 8811 	msr	BASEPRI, r3
 8006ad0:	f3bf 8f6f 	isb	sy
 8006ad4:	f3bf 8f4f 	dsb	sy
 8006ad8:	61fb      	str	r3, [r7, #28]
}
 8006ada:	bf00      	nop
 8006adc:	e7fe      	b.n	8006adc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006ade:	f001 f8c5 	bl	8007c6c <xTaskGetSchedulerState>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d102      	bne.n	8006aee <xQueueReceive+0x6e>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d101      	bne.n	8006af2 <xQueueReceive+0x72>
 8006aee:	2301      	movs	r3, #1
 8006af0:	e000      	b.n	8006af4 <xQueueReceive+0x74>
 8006af2:	2300      	movs	r3, #0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d10a      	bne.n	8006b0e <xQueueReceive+0x8e>
	__asm volatile
 8006af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006afc:	f383 8811 	msr	BASEPRI, r3
 8006b00:	f3bf 8f6f 	isb	sy
 8006b04:	f3bf 8f4f 	dsb	sy
 8006b08:	61bb      	str	r3, [r7, #24]
}
 8006b0a:	bf00      	nop
 8006b0c:	e7fe      	b.n	8006b0c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b0e:	f001 fae1 	bl	80080d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b16:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d01f      	beq.n	8006b5e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006b1e:	68b9      	ldr	r1, [r7, #8]
 8006b20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b22:	f000 f915 	bl	8006d50 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b28:	1e5a      	subs	r2, r3, #1
 8006b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b2c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b30:	691b      	ldr	r3, [r3, #16]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00f      	beq.n	8006b56 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b38:	3310      	adds	r3, #16
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f000 feda 	bl	80078f4 <xTaskRemoveFromEventList>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d007      	beq.n	8006b56 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006b46:	4b3d      	ldr	r3, [pc, #244]	; (8006c3c <xQueueReceive+0x1bc>)
 8006b48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b4c:	601a      	str	r2, [r3, #0]
 8006b4e:	f3bf 8f4f 	dsb	sy
 8006b52:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006b56:	f001 faed 	bl	8008134 <vPortExitCritical>
				return pdPASS;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e069      	b.n	8006c32 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d103      	bne.n	8006b6c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006b64:	f001 fae6 	bl	8008134 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	e062      	b.n	8006c32 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d106      	bne.n	8006b80 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006b72:	f107 0310 	add.w	r3, r7, #16
 8006b76:	4618      	mov	r0, r3
 8006b78:	f000 ff1e 	bl	80079b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006b80:	f001 fad8 	bl	8008134 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006b84:	f000 fcd4 	bl	8007530 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006b88:	f001 faa4 	bl	80080d4 <vPortEnterCritical>
 8006b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b92:	b25b      	sxtb	r3, r3
 8006b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b98:	d103      	bne.n	8006ba2 <xQueueReceive+0x122>
 8006b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ba8:	b25b      	sxtb	r3, r3
 8006baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bae:	d103      	bne.n	8006bb8 <xQueueReceive+0x138>
 8006bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006bb8:	f001 fabc 	bl	8008134 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006bbc:	1d3a      	adds	r2, r7, #4
 8006bbe:	f107 0310 	add.w	r3, r7, #16
 8006bc2:	4611      	mov	r1, r2
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f000 ff0d 	bl	80079e4 <xTaskCheckForTimeOut>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d123      	bne.n	8006c18 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006bd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bd2:	f000 f935 	bl	8006e40 <prvIsQueueEmpty>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d017      	beq.n	8006c0c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bde:	3324      	adds	r3, #36	; 0x24
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	4611      	mov	r1, r2
 8006be4:	4618      	mov	r0, r3
 8006be6:	f000 fe61 	bl	80078ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006bea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bec:	f000 f8d6 	bl	8006d9c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006bf0:	f000 fcac 	bl	800754c <xTaskResumeAll>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d189      	bne.n	8006b0e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006bfa:	4b10      	ldr	r3, [pc, #64]	; (8006c3c <xQueueReceive+0x1bc>)
 8006bfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c00:	601a      	str	r2, [r3, #0]
 8006c02:	f3bf 8f4f 	dsb	sy
 8006c06:	f3bf 8f6f 	isb	sy
 8006c0a:	e780      	b.n	8006b0e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006c0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c0e:	f000 f8c5 	bl	8006d9c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c12:	f000 fc9b 	bl	800754c <xTaskResumeAll>
 8006c16:	e77a      	b.n	8006b0e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006c18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c1a:	f000 f8bf 	bl	8006d9c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c1e:	f000 fc95 	bl	800754c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c24:	f000 f90c 	bl	8006e40 <prvIsQueueEmpty>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	f43f af6f 	beq.w	8006b0e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006c30:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3730      	adds	r7, #48	; 0x30
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	e000ed04 	.word	0xe000ed04

08006c40 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d10a      	bne.n	8006c64 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8006c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c52:	f383 8811 	msr	BASEPRI, r3
 8006c56:	f3bf 8f6f 	isb	sy
 8006c5a:	f3bf 8f4f 	dsb	sy
 8006c5e:	60bb      	str	r3, [r7, #8]
}
 8006c60:	bf00      	nop
 8006c62:	e7fe      	b.n	8006c62 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8006c64:	f001 fa36 	bl	80080d4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c6c:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8006c6e:	f001 fa61 	bl	8008134 <vPortExitCritical>

	return uxReturn;
 8006c72:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006c74:	4618      	mov	r0, r3
 8006c76:	3710      	adds	r7, #16
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b086      	sub	sp, #24
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c90:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d10d      	bne.n	8006cb6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d14d      	bne.n	8006d3e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f000 fffe 	bl	8007ca8 <xTaskPriorityDisinherit>
 8006cac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	609a      	str	r2, [r3, #8]
 8006cb4:	e043      	b.n	8006d3e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d119      	bne.n	8006cf0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6858      	ldr	r0, [r3, #4]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	68b9      	ldr	r1, [r7, #8]
 8006cc8:	f001 fed8 	bl	8008a7c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	685a      	ldr	r2, [r3, #4]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd4:	441a      	add	r2, r3
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	685a      	ldr	r2, [r3, #4]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d32b      	bcc.n	8006d3e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	605a      	str	r2, [r3, #4]
 8006cee:	e026      	b.n	8006d3e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	68d8      	ldr	r0, [r3, #12]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	68b9      	ldr	r1, [r7, #8]
 8006cfc:	f001 febe 	bl	8008a7c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	68da      	ldr	r2, [r3, #12]
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d08:	425b      	negs	r3, r3
 8006d0a:	441a      	add	r2, r3
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	68da      	ldr	r2, [r3, #12]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d207      	bcs.n	8006d2c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	689a      	ldr	r2, [r3, #8]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d24:	425b      	negs	r3, r3
 8006d26:	441a      	add	r2, r3
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	d105      	bne.n	8006d3e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d002      	beq.n	8006d3e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	1c5a      	adds	r2, r3, #1
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006d46:	697b      	ldr	r3, [r7, #20]
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3718      	adds	r7, #24
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d018      	beq.n	8006d94 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	68da      	ldr	r2, [r3, #12]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d6a:	441a      	add	r2, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	68da      	ldr	r2, [r3, #12]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d303      	bcc.n	8006d84 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	68d9      	ldr	r1, [r3, #12]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	6838      	ldr	r0, [r7, #0]
 8006d90:	f001 fe74 	bl	8008a7c <memcpy>
	}
}
 8006d94:	bf00      	nop
 8006d96:	3708      	adds	r7, #8
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}

08006d9c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b084      	sub	sp, #16
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006da4:	f001 f996 	bl	80080d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006dae:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006db0:	e011      	b.n	8006dd6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d012      	beq.n	8006de0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	3324      	adds	r3, #36	; 0x24
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f000 fd98 	bl	80078f4 <xTaskRemoveFromEventList>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d001      	beq.n	8006dce <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006dca:	f000 fe6d 	bl	8007aa8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006dce:	7bfb      	ldrb	r3, [r7, #15]
 8006dd0:	3b01      	subs	r3, #1
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	dce9      	bgt.n	8006db2 <prvUnlockQueue+0x16>
 8006dde:	e000      	b.n	8006de2 <prvUnlockQueue+0x46>
					break;
 8006de0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	22ff      	movs	r2, #255	; 0xff
 8006de6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006dea:	f001 f9a3 	bl	8008134 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006dee:	f001 f971 	bl	80080d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006df8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006dfa:	e011      	b.n	8006e20 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	691b      	ldr	r3, [r3, #16]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d012      	beq.n	8006e2a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	3310      	adds	r3, #16
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f000 fd73 	bl	80078f4 <xTaskRemoveFromEventList>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d001      	beq.n	8006e18 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006e14:	f000 fe48 	bl	8007aa8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006e18:	7bbb      	ldrb	r3, [r7, #14]
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	dce9      	bgt.n	8006dfc <prvUnlockQueue+0x60>
 8006e28:	e000      	b.n	8006e2c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006e2a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	22ff      	movs	r2, #255	; 0xff
 8006e30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006e34:	f001 f97e 	bl	8008134 <vPortExitCritical>
}
 8006e38:	bf00      	nop
 8006e3a:	3710      	adds	r7, #16
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}

08006e40 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e48:	f001 f944 	bl	80080d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d102      	bne.n	8006e5a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006e54:	2301      	movs	r3, #1
 8006e56:	60fb      	str	r3, [r7, #12]
 8006e58:	e001      	b.n	8006e5e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e5e:	f001 f969 	bl	8008134 <vPortExitCritical>

	return xReturn;
 8006e62:	68fb      	ldr	r3, [r7, #12]
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	3710      	adds	r7, #16
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}

08006e6c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e74:	f001 f92e 	bl	80080d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d102      	bne.n	8006e8a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006e84:	2301      	movs	r3, #1
 8006e86:	60fb      	str	r3, [r7, #12]
 8006e88:	e001      	b.n	8006e8e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e8e:	f001 f951 	bl	8008134 <vPortExitCritical>

	return xReturn;
 8006e92:	68fb      	ldr	r3, [r7, #12]
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3710      	adds	r7, #16
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b08e      	sub	sp, #56	; 0x38
 8006ea0:	af04      	add	r7, sp, #16
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]
 8006ea8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d10a      	bne.n	8006ec6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eb4:	f383 8811 	msr	BASEPRI, r3
 8006eb8:	f3bf 8f6f 	isb	sy
 8006ebc:	f3bf 8f4f 	dsb	sy
 8006ec0:	623b      	str	r3, [r7, #32]
}
 8006ec2:	bf00      	nop
 8006ec4:	e7fe      	b.n	8006ec4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d10a      	bne.n	8006ee2 <xTaskCreateStatic+0x46>
	__asm volatile
 8006ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed0:	f383 8811 	msr	BASEPRI, r3
 8006ed4:	f3bf 8f6f 	isb	sy
 8006ed8:	f3bf 8f4f 	dsb	sy
 8006edc:	61fb      	str	r3, [r7, #28]
}
 8006ede:	bf00      	nop
 8006ee0:	e7fe      	b.n	8006ee0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006ee2:	2354      	movs	r3, #84	; 0x54
 8006ee4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	2b54      	cmp	r3, #84	; 0x54
 8006eea:	d00a      	beq.n	8006f02 <xTaskCreateStatic+0x66>
	__asm volatile
 8006eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef0:	f383 8811 	msr	BASEPRI, r3
 8006ef4:	f3bf 8f6f 	isb	sy
 8006ef8:	f3bf 8f4f 	dsb	sy
 8006efc:	61bb      	str	r3, [r7, #24]
}
 8006efe:	bf00      	nop
 8006f00:	e7fe      	b.n	8006f00 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006f02:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d01e      	beq.n	8006f48 <xTaskCreateStatic+0xac>
 8006f0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d01b      	beq.n	8006f48 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f12:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f18:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f1c:	2202      	movs	r2, #2
 8006f1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006f22:	2300      	movs	r3, #0
 8006f24:	9303      	str	r3, [sp, #12]
 8006f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f28:	9302      	str	r3, [sp, #8]
 8006f2a:	f107 0314 	add.w	r3, r7, #20
 8006f2e:	9301      	str	r3, [sp, #4]
 8006f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f32:	9300      	str	r3, [sp, #0]
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	68b9      	ldr	r1, [r7, #8]
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f000 f850 	bl	8006fe0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006f42:	f000 f8d5 	bl	80070f0 <prvAddNewTaskToReadyList>
 8006f46:	e001      	b.n	8006f4c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006f4c:	697b      	ldr	r3, [r7, #20]
	}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3728      	adds	r7, #40	; 0x28
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b08c      	sub	sp, #48	; 0x30
 8006f5a:	af04      	add	r7, sp, #16
 8006f5c:	60f8      	str	r0, [r7, #12]
 8006f5e:	60b9      	str	r1, [r7, #8]
 8006f60:	603b      	str	r3, [r7, #0]
 8006f62:	4613      	mov	r3, r2
 8006f64:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006f66:	88fb      	ldrh	r3, [r7, #6]
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f001 f994 	bl	8008298 <pvPortMalloc>
 8006f70:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d00e      	beq.n	8006f96 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006f78:	2054      	movs	r0, #84	; 0x54
 8006f7a:	f001 f98d 	bl	8008298 <pvPortMalloc>
 8006f7e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d003      	beq.n	8006f8e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006f86:	69fb      	ldr	r3, [r7, #28]
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	631a      	str	r2, [r3, #48]	; 0x30
 8006f8c:	e005      	b.n	8006f9a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006f8e:	6978      	ldr	r0, [r7, #20]
 8006f90:	f001 fa4e 	bl	8008430 <vPortFree>
 8006f94:	e001      	b.n	8006f9a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006f96:	2300      	movs	r3, #0
 8006f98:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006f9a:	69fb      	ldr	r3, [r7, #28]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d017      	beq.n	8006fd0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006fa8:	88fa      	ldrh	r2, [r7, #6]
 8006faa:	2300      	movs	r3, #0
 8006fac:	9303      	str	r3, [sp, #12]
 8006fae:	69fb      	ldr	r3, [r7, #28]
 8006fb0:	9302      	str	r3, [sp, #8]
 8006fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fb4:	9301      	str	r3, [sp, #4]
 8006fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	68b9      	ldr	r1, [r7, #8]
 8006fbe:	68f8      	ldr	r0, [r7, #12]
 8006fc0:	f000 f80e 	bl	8006fe0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006fc4:	69f8      	ldr	r0, [r7, #28]
 8006fc6:	f000 f893 	bl	80070f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	61bb      	str	r3, [r7, #24]
 8006fce:	e002      	b.n	8006fd6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8006fd4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006fd6:	69bb      	ldr	r3, [r7, #24]
	}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3720      	adds	r7, #32
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}

08006fe0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b088      	sub	sp, #32
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	60f8      	str	r0, [r7, #12]
 8006fe8:	60b9      	str	r1, [r7, #8]
 8006fea:	607a      	str	r2, [r7, #4]
 8006fec:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006ff8:	3b01      	subs	r3, #1
 8006ffa:	009b      	lsls	r3, r3, #2
 8006ffc:	4413      	add	r3, r2
 8006ffe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007000:	69bb      	ldr	r3, [r7, #24]
 8007002:	f023 0307 	bic.w	r3, r3, #7
 8007006:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007008:	69bb      	ldr	r3, [r7, #24]
 800700a:	f003 0307 	and.w	r3, r3, #7
 800700e:	2b00      	cmp	r3, #0
 8007010:	d00a      	beq.n	8007028 <prvInitialiseNewTask+0x48>
	__asm volatile
 8007012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007016:	f383 8811 	msr	BASEPRI, r3
 800701a:	f3bf 8f6f 	isb	sy
 800701e:	f3bf 8f4f 	dsb	sy
 8007022:	617b      	str	r3, [r7, #20]
}
 8007024:	bf00      	nop
 8007026:	e7fe      	b.n	8007026 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d01f      	beq.n	800706e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800702e:	2300      	movs	r3, #0
 8007030:	61fb      	str	r3, [r7, #28]
 8007032:	e012      	b.n	800705a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007034:	68ba      	ldr	r2, [r7, #8]
 8007036:	69fb      	ldr	r3, [r7, #28]
 8007038:	4413      	add	r3, r2
 800703a:	7819      	ldrb	r1, [r3, #0]
 800703c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	4413      	add	r3, r2
 8007042:	3334      	adds	r3, #52	; 0x34
 8007044:	460a      	mov	r2, r1
 8007046:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007048:	68ba      	ldr	r2, [r7, #8]
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	4413      	add	r3, r2
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d006      	beq.n	8007062 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	3301      	adds	r3, #1
 8007058:	61fb      	str	r3, [r7, #28]
 800705a:	69fb      	ldr	r3, [r7, #28]
 800705c:	2b0f      	cmp	r3, #15
 800705e:	d9e9      	bls.n	8007034 <prvInitialiseNewTask+0x54>
 8007060:	e000      	b.n	8007064 <prvInitialiseNewTask+0x84>
			{
				break;
 8007062:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007066:	2200      	movs	r2, #0
 8007068:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800706c:	e003      	b.n	8007076 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800706e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007070:	2200      	movs	r2, #0
 8007072:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007078:	2b06      	cmp	r3, #6
 800707a:	d901      	bls.n	8007080 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800707c:	2306      	movs	r3, #6
 800707e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007082:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007084:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007088:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800708a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800708c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800708e:	2200      	movs	r2, #0
 8007090:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007094:	3304      	adds	r3, #4
 8007096:	4618      	mov	r0, r3
 8007098:	f7ff fa25 	bl	80064e6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800709c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800709e:	3318      	adds	r3, #24
 80070a0:	4618      	mov	r0, r3
 80070a2:	f7ff fa20 	bl	80064e6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80070a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070aa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ae:	f1c3 0207 	rsb	r2, r3, #7
 80070b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80070b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070ba:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80070bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070be:	2200      	movs	r2, #0
 80070c0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80070c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070c4:	2200      	movs	r2, #0
 80070c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80070ca:	683a      	ldr	r2, [r7, #0]
 80070cc:	68f9      	ldr	r1, [r7, #12]
 80070ce:	69b8      	ldr	r0, [r7, #24]
 80070d0:	f000 fed6 	bl	8007e80 <pxPortInitialiseStack>
 80070d4:	4602      	mov	r2, r0
 80070d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070d8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80070da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d002      	beq.n	80070e6 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80070e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070e6:	bf00      	nop
 80070e8:	3720      	adds	r7, #32
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
	...

080070f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80070f8:	f000 ffec 	bl	80080d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80070fc:	4b2a      	ldr	r3, [pc, #168]	; (80071a8 <prvAddNewTaskToReadyList+0xb8>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	3301      	adds	r3, #1
 8007102:	4a29      	ldr	r2, [pc, #164]	; (80071a8 <prvAddNewTaskToReadyList+0xb8>)
 8007104:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007106:	4b29      	ldr	r3, [pc, #164]	; (80071ac <prvAddNewTaskToReadyList+0xbc>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d109      	bne.n	8007122 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800710e:	4a27      	ldr	r2, [pc, #156]	; (80071ac <prvAddNewTaskToReadyList+0xbc>)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007114:	4b24      	ldr	r3, [pc, #144]	; (80071a8 <prvAddNewTaskToReadyList+0xb8>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	2b01      	cmp	r3, #1
 800711a:	d110      	bne.n	800713e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800711c:	f000 fce8 	bl	8007af0 <prvInitialiseTaskLists>
 8007120:	e00d      	b.n	800713e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007122:	4b23      	ldr	r3, [pc, #140]	; (80071b0 <prvAddNewTaskToReadyList+0xc0>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d109      	bne.n	800713e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800712a:	4b20      	ldr	r3, [pc, #128]	; (80071ac <prvAddNewTaskToReadyList+0xbc>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007134:	429a      	cmp	r2, r3
 8007136:	d802      	bhi.n	800713e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007138:	4a1c      	ldr	r2, [pc, #112]	; (80071ac <prvAddNewTaskToReadyList+0xbc>)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800713e:	4b1d      	ldr	r3, [pc, #116]	; (80071b4 <prvAddNewTaskToReadyList+0xc4>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	3301      	adds	r3, #1
 8007144:	4a1b      	ldr	r2, [pc, #108]	; (80071b4 <prvAddNewTaskToReadyList+0xc4>)
 8007146:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800714c:	2201      	movs	r2, #1
 800714e:	409a      	lsls	r2, r3
 8007150:	4b19      	ldr	r3, [pc, #100]	; (80071b8 <prvAddNewTaskToReadyList+0xc8>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4313      	orrs	r3, r2
 8007156:	4a18      	ldr	r2, [pc, #96]	; (80071b8 <prvAddNewTaskToReadyList+0xc8>)
 8007158:	6013      	str	r3, [r2, #0]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800715e:	4613      	mov	r3, r2
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	4413      	add	r3, r2
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	4a15      	ldr	r2, [pc, #84]	; (80071bc <prvAddNewTaskToReadyList+0xcc>)
 8007168:	441a      	add	r2, r3
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	3304      	adds	r3, #4
 800716e:	4619      	mov	r1, r3
 8007170:	4610      	mov	r0, r2
 8007172:	f7ff f9c5 	bl	8006500 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007176:	f000 ffdd 	bl	8008134 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800717a:	4b0d      	ldr	r3, [pc, #52]	; (80071b0 <prvAddNewTaskToReadyList+0xc0>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00e      	beq.n	80071a0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007182:	4b0a      	ldr	r3, [pc, #40]	; (80071ac <prvAddNewTaskToReadyList+0xbc>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800718c:	429a      	cmp	r2, r3
 800718e:	d207      	bcs.n	80071a0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007190:	4b0b      	ldr	r3, [pc, #44]	; (80071c0 <prvAddNewTaskToReadyList+0xd0>)
 8007192:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007196:	601a      	str	r2, [r3, #0]
 8007198:	f3bf 8f4f 	dsb	sy
 800719c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071a0:	bf00      	nop
 80071a2:	3708      	adds	r7, #8
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}
 80071a8:	200006f0 	.word	0x200006f0
 80071ac:	200005f0 	.word	0x200005f0
 80071b0:	200006fc 	.word	0x200006fc
 80071b4:	2000070c 	.word	0x2000070c
 80071b8:	200006f8 	.word	0x200006f8
 80071bc:	200005f4 	.word	0x200005f4
 80071c0:	e000ed04 	.word	0xe000ed04

080071c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80071cc:	2300      	movs	r3, #0
 80071ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d017      	beq.n	8007206 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80071d6:	4b13      	ldr	r3, [pc, #76]	; (8007224 <vTaskDelay+0x60>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d00a      	beq.n	80071f4 <vTaskDelay+0x30>
	__asm volatile
 80071de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071e2:	f383 8811 	msr	BASEPRI, r3
 80071e6:	f3bf 8f6f 	isb	sy
 80071ea:	f3bf 8f4f 	dsb	sy
 80071ee:	60bb      	str	r3, [r7, #8]
}
 80071f0:	bf00      	nop
 80071f2:	e7fe      	b.n	80071f2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80071f4:	f000 f99c 	bl	8007530 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80071f8:	2100      	movs	r1, #0
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 fdda 	bl	8007db4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007200:	f000 f9a4 	bl	800754c <xTaskResumeAll>
 8007204:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d107      	bne.n	800721c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800720c:	4b06      	ldr	r3, [pc, #24]	; (8007228 <vTaskDelay+0x64>)
 800720e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007212:	601a      	str	r2, [r3, #0]
 8007214:	f3bf 8f4f 	dsb	sy
 8007218:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800721c:	bf00      	nop
 800721e:	3710      	adds	r7, #16
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}
 8007224:	20000718 	.word	0x20000718
 8007228:	e000ed04 	.word	0xe000ed04

0800722c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007234:	f000 ff4e 	bl	80080d4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d102      	bne.n	8007244 <vTaskSuspend+0x18>
 800723e:	4b3c      	ldr	r3, [pc, #240]	; (8007330 <vTaskSuspend+0x104>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	e000      	b.n	8007246 <vTaskSuspend+0x1a>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	3304      	adds	r3, #4
 800724c:	4618      	mov	r0, r3
 800724e:	f7ff f9b4 	bl	80065ba <uxListRemove>
 8007252:	4603      	mov	r3, r0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d115      	bne.n	8007284 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800725c:	4935      	ldr	r1, [pc, #212]	; (8007334 <vTaskSuspend+0x108>)
 800725e:	4613      	mov	r3, r2
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	4413      	add	r3, r2
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	440b      	add	r3, r1
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d10a      	bne.n	8007284 <vTaskSuspend+0x58>
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007272:	2201      	movs	r2, #1
 8007274:	fa02 f303 	lsl.w	r3, r2, r3
 8007278:	43da      	mvns	r2, r3
 800727a:	4b2f      	ldr	r3, [pc, #188]	; (8007338 <vTaskSuspend+0x10c>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4013      	ands	r3, r2
 8007280:	4a2d      	ldr	r2, [pc, #180]	; (8007338 <vTaskSuspend+0x10c>)
 8007282:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007288:	2b00      	cmp	r3, #0
 800728a:	d004      	beq.n	8007296 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	3318      	adds	r3, #24
 8007290:	4618      	mov	r0, r3
 8007292:	f7ff f992 	bl	80065ba <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	3304      	adds	r3, #4
 800729a:	4619      	mov	r1, r3
 800729c:	4827      	ldr	r0, [pc, #156]	; (800733c <vTaskSuspend+0x110>)
 800729e:	f7ff f92f 	bl	8006500 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d103      	bne.n	80072b6 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80072b6:	f000 ff3d 	bl	8008134 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80072ba:	4b21      	ldr	r3, [pc, #132]	; (8007340 <vTaskSuspend+0x114>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d005      	beq.n	80072ce <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80072c2:	f000 ff07 	bl	80080d4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80072c6:	f000 fcb1 	bl	8007c2c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80072ca:	f000 ff33 	bl	8008134 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80072ce:	4b18      	ldr	r3, [pc, #96]	; (8007330 <vTaskSuspend+0x104>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d127      	bne.n	8007328 <vTaskSuspend+0xfc>
		{
			if( xSchedulerRunning != pdFALSE )
 80072d8:	4b19      	ldr	r3, [pc, #100]	; (8007340 <vTaskSuspend+0x114>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d017      	beq.n	8007310 <vTaskSuspend+0xe4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80072e0:	4b18      	ldr	r3, [pc, #96]	; (8007344 <vTaskSuspend+0x118>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d00a      	beq.n	80072fe <vTaskSuspend+0xd2>
	__asm volatile
 80072e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ec:	f383 8811 	msr	BASEPRI, r3
 80072f0:	f3bf 8f6f 	isb	sy
 80072f4:	f3bf 8f4f 	dsb	sy
 80072f8:	60bb      	str	r3, [r7, #8]
}
 80072fa:	bf00      	nop
 80072fc:	e7fe      	b.n	80072fc <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 80072fe:	4b12      	ldr	r3, [pc, #72]	; (8007348 <vTaskSuspend+0x11c>)
 8007300:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007304:	601a      	str	r2, [r3, #0]
 8007306:	f3bf 8f4f 	dsb	sy
 800730a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800730e:	e00b      	b.n	8007328 <vTaskSuspend+0xfc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8007310:	4b0a      	ldr	r3, [pc, #40]	; (800733c <vTaskSuspend+0x110>)
 8007312:	681a      	ldr	r2, [r3, #0]
 8007314:	4b0d      	ldr	r3, [pc, #52]	; (800734c <vTaskSuspend+0x120>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	429a      	cmp	r2, r3
 800731a:	d103      	bne.n	8007324 <vTaskSuspend+0xf8>
					pxCurrentTCB = NULL;
 800731c:	4b04      	ldr	r3, [pc, #16]	; (8007330 <vTaskSuspend+0x104>)
 800731e:	2200      	movs	r2, #0
 8007320:	601a      	str	r2, [r3, #0]
	}
 8007322:	e001      	b.n	8007328 <vTaskSuspend+0xfc>
					vTaskSwitchContext();
 8007324:	f000 fa66 	bl	80077f4 <vTaskSwitchContext>
	}
 8007328:	bf00      	nop
 800732a:	3710      	adds	r7, #16
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}
 8007330:	200005f0 	.word	0x200005f0
 8007334:	200005f4 	.word	0x200005f4
 8007338:	200006f8 	.word	0x200006f8
 800733c:	200006dc 	.word	0x200006dc
 8007340:	200006fc 	.word	0x200006fc
 8007344:	20000718 	.word	0x20000718
 8007348:	e000ed04 	.word	0xe000ed04
 800734c:	200006f0 	.word	0x200006f0

08007350 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8007350:	b480      	push	{r7}
 8007352:	b087      	sub	sp, #28
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8007358:	2300      	movs	r3, #0
 800735a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d10a      	bne.n	800737c <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8007366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800736a:	f383 8811 	msr	BASEPRI, r3
 800736e:	f3bf 8f6f 	isb	sy
 8007372:	f3bf 8f4f 	dsb	sy
 8007376:	60fb      	str	r3, [r7, #12]
}
 8007378:	bf00      	nop
 800737a:	e7fe      	b.n	800737a <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	695b      	ldr	r3, [r3, #20]
 8007380:	4a0a      	ldr	r2, [pc, #40]	; (80073ac <prvTaskIsTaskSuspended+0x5c>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d10a      	bne.n	800739c <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800738a:	4a09      	ldr	r2, [pc, #36]	; (80073b0 <prvTaskIsTaskSuspended+0x60>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d005      	beq.n	800739c <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007394:	2b00      	cmp	r3, #0
 8007396:	d101      	bne.n	800739c <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8007398:	2301      	movs	r3, #1
 800739a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800739c:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800739e:	4618      	mov	r0, r3
 80073a0:	371c      	adds	r7, #28
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop
 80073ac:	200006dc 	.word	0x200006dc
 80073b0:	200006b0 	.word	0x200006b0

080073b4 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b084      	sub	sp, #16
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d10a      	bne.n	80073dc <vTaskResume+0x28>
	__asm volatile
 80073c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ca:	f383 8811 	msr	BASEPRI, r3
 80073ce:	f3bf 8f6f 	isb	sy
 80073d2:	f3bf 8f4f 	dsb	sy
 80073d6:	60bb      	str	r3, [r7, #8]
}
 80073d8:	bf00      	nop
 80073da:	e7fe      	b.n	80073da <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80073dc:	4b20      	ldr	r3, [pc, #128]	; (8007460 <vTaskResume+0xac>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d037      	beq.n	8007456 <vTaskResume+0xa2>
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d034      	beq.n	8007456 <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 80073ec:	f000 fe72 	bl	80080d4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80073f0:	68f8      	ldr	r0, [r7, #12]
 80073f2:	f7ff ffad 	bl	8007350 <prvTaskIsTaskSuspended>
 80073f6:	4603      	mov	r3, r0
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d02a      	beq.n	8007452 <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	3304      	adds	r3, #4
 8007400:	4618      	mov	r0, r3
 8007402:	f7ff f8da 	bl	80065ba <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800740a:	2201      	movs	r2, #1
 800740c:	409a      	lsls	r2, r3
 800740e:	4b15      	ldr	r3, [pc, #84]	; (8007464 <vTaskResume+0xb0>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4313      	orrs	r3, r2
 8007414:	4a13      	ldr	r2, [pc, #76]	; (8007464 <vTaskResume+0xb0>)
 8007416:	6013      	str	r3, [r2, #0]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800741c:	4613      	mov	r3, r2
 800741e:	009b      	lsls	r3, r3, #2
 8007420:	4413      	add	r3, r2
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	4a10      	ldr	r2, [pc, #64]	; (8007468 <vTaskResume+0xb4>)
 8007426:	441a      	add	r2, r3
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	3304      	adds	r3, #4
 800742c:	4619      	mov	r1, r3
 800742e:	4610      	mov	r0, r2
 8007430:	f7ff f866 	bl	8006500 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007438:	4b09      	ldr	r3, [pc, #36]	; (8007460 <vTaskResume+0xac>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800743e:	429a      	cmp	r2, r3
 8007440:	d307      	bcc.n	8007452 <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8007442:	4b0a      	ldr	r3, [pc, #40]	; (800746c <vTaskResume+0xb8>)
 8007444:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007448:	601a      	str	r2, [r3, #0]
 800744a:	f3bf 8f4f 	dsb	sy
 800744e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8007452:	f000 fe6f 	bl	8008134 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007456:	bf00      	nop
 8007458:	3710      	adds	r7, #16
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
 800745e:	bf00      	nop
 8007460:	200005f0 	.word	0x200005f0
 8007464:	200006f8 	.word	0x200006f8
 8007468:	200005f4 	.word	0x200005f4
 800746c:	e000ed04 	.word	0xe000ed04

08007470 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b08a      	sub	sp, #40	; 0x28
 8007474:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007476:	2300      	movs	r3, #0
 8007478:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800747a:	2300      	movs	r3, #0
 800747c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800747e:	463a      	mov	r2, r7
 8007480:	1d39      	adds	r1, r7, #4
 8007482:	f107 0308 	add.w	r3, r7, #8
 8007486:	4618      	mov	r0, r3
 8007488:	f7fa fa50 	bl	800192c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800748c:	6839      	ldr	r1, [r7, #0]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	68ba      	ldr	r2, [r7, #8]
 8007492:	9202      	str	r2, [sp, #8]
 8007494:	9301      	str	r3, [sp, #4]
 8007496:	2300      	movs	r3, #0
 8007498:	9300      	str	r3, [sp, #0]
 800749a:	2300      	movs	r3, #0
 800749c:	460a      	mov	r2, r1
 800749e:	491e      	ldr	r1, [pc, #120]	; (8007518 <vTaskStartScheduler+0xa8>)
 80074a0:	481e      	ldr	r0, [pc, #120]	; (800751c <vTaskStartScheduler+0xac>)
 80074a2:	f7ff fcfb 	bl	8006e9c <xTaskCreateStatic>
 80074a6:	4603      	mov	r3, r0
 80074a8:	4a1d      	ldr	r2, [pc, #116]	; (8007520 <vTaskStartScheduler+0xb0>)
 80074aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80074ac:	4b1c      	ldr	r3, [pc, #112]	; (8007520 <vTaskStartScheduler+0xb0>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d002      	beq.n	80074ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80074b4:	2301      	movs	r3, #1
 80074b6:	617b      	str	r3, [r7, #20]
 80074b8:	e001      	b.n	80074be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80074ba:	2300      	movs	r3, #0
 80074bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d116      	bne.n	80074f2 <vTaskStartScheduler+0x82>
	__asm volatile
 80074c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c8:	f383 8811 	msr	BASEPRI, r3
 80074cc:	f3bf 8f6f 	isb	sy
 80074d0:	f3bf 8f4f 	dsb	sy
 80074d4:	613b      	str	r3, [r7, #16]
}
 80074d6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80074d8:	4b12      	ldr	r3, [pc, #72]	; (8007524 <vTaskStartScheduler+0xb4>)
 80074da:	f04f 32ff 	mov.w	r2, #4294967295
 80074de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80074e0:	4b11      	ldr	r3, [pc, #68]	; (8007528 <vTaskStartScheduler+0xb8>)
 80074e2:	2201      	movs	r2, #1
 80074e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80074e6:	4b11      	ldr	r3, [pc, #68]	; (800752c <vTaskStartScheduler+0xbc>)
 80074e8:	2200      	movs	r2, #0
 80074ea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80074ec:	f000 fd50 	bl	8007f90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80074f0:	e00e      	b.n	8007510 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f8:	d10a      	bne.n	8007510 <vTaskStartScheduler+0xa0>
	__asm volatile
 80074fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074fe:	f383 8811 	msr	BASEPRI, r3
 8007502:	f3bf 8f6f 	isb	sy
 8007506:	f3bf 8f4f 	dsb	sy
 800750a:	60fb      	str	r3, [r7, #12]
}
 800750c:	bf00      	nop
 800750e:	e7fe      	b.n	800750e <vTaskStartScheduler+0x9e>
}
 8007510:	bf00      	nop
 8007512:	3718      	adds	r7, #24
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}
 8007518:	0800d330 	.word	0x0800d330
 800751c:	08007ac1 	.word	0x08007ac1
 8007520:	20000714 	.word	0x20000714
 8007524:	20000710 	.word	0x20000710
 8007528:	200006fc 	.word	0x200006fc
 800752c:	200006f4 	.word	0x200006f4

08007530 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007530:	b480      	push	{r7}
 8007532:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007534:	4b04      	ldr	r3, [pc, #16]	; (8007548 <vTaskSuspendAll+0x18>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	3301      	adds	r3, #1
 800753a:	4a03      	ldr	r2, [pc, #12]	; (8007548 <vTaskSuspendAll+0x18>)
 800753c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800753e:	bf00      	nop
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr
 8007548:	20000718 	.word	0x20000718

0800754c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007552:	2300      	movs	r3, #0
 8007554:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007556:	2300      	movs	r3, #0
 8007558:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800755a:	4b41      	ldr	r3, [pc, #260]	; (8007660 <xTaskResumeAll+0x114>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d10a      	bne.n	8007578 <xTaskResumeAll+0x2c>
	__asm volatile
 8007562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007566:	f383 8811 	msr	BASEPRI, r3
 800756a:	f3bf 8f6f 	isb	sy
 800756e:	f3bf 8f4f 	dsb	sy
 8007572:	603b      	str	r3, [r7, #0]
}
 8007574:	bf00      	nop
 8007576:	e7fe      	b.n	8007576 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007578:	f000 fdac 	bl	80080d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800757c:	4b38      	ldr	r3, [pc, #224]	; (8007660 <xTaskResumeAll+0x114>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	3b01      	subs	r3, #1
 8007582:	4a37      	ldr	r2, [pc, #220]	; (8007660 <xTaskResumeAll+0x114>)
 8007584:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007586:	4b36      	ldr	r3, [pc, #216]	; (8007660 <xTaskResumeAll+0x114>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d161      	bne.n	8007652 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800758e:	4b35      	ldr	r3, [pc, #212]	; (8007664 <xTaskResumeAll+0x118>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d05d      	beq.n	8007652 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007596:	e02e      	b.n	80075f6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007598:	4b33      	ldr	r3, [pc, #204]	; (8007668 <xTaskResumeAll+0x11c>)
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	68db      	ldr	r3, [r3, #12]
 800759e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	3318      	adds	r3, #24
 80075a4:	4618      	mov	r0, r3
 80075a6:	f7ff f808 	bl	80065ba <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	3304      	adds	r3, #4
 80075ae:	4618      	mov	r0, r3
 80075b0:	f7ff f803 	bl	80065ba <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075b8:	2201      	movs	r2, #1
 80075ba:	409a      	lsls	r2, r3
 80075bc:	4b2b      	ldr	r3, [pc, #172]	; (800766c <xTaskResumeAll+0x120>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	4a2a      	ldr	r2, [pc, #168]	; (800766c <xTaskResumeAll+0x120>)
 80075c4:	6013      	str	r3, [r2, #0]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075ca:	4613      	mov	r3, r2
 80075cc:	009b      	lsls	r3, r3, #2
 80075ce:	4413      	add	r3, r2
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	4a27      	ldr	r2, [pc, #156]	; (8007670 <xTaskResumeAll+0x124>)
 80075d4:	441a      	add	r2, r3
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	3304      	adds	r3, #4
 80075da:	4619      	mov	r1, r3
 80075dc:	4610      	mov	r0, r2
 80075de:	f7fe ff8f 	bl	8006500 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075e6:	4b23      	ldr	r3, [pc, #140]	; (8007674 <xTaskResumeAll+0x128>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d302      	bcc.n	80075f6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80075f0:	4b21      	ldr	r3, [pc, #132]	; (8007678 <xTaskResumeAll+0x12c>)
 80075f2:	2201      	movs	r2, #1
 80075f4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80075f6:	4b1c      	ldr	r3, [pc, #112]	; (8007668 <xTaskResumeAll+0x11c>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d1cc      	bne.n	8007598 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d001      	beq.n	8007608 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007604:	f000 fb12 	bl	8007c2c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007608:	4b1c      	ldr	r3, [pc, #112]	; (800767c <xTaskResumeAll+0x130>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d010      	beq.n	8007636 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007614:	f000 f836 	bl	8007684 <xTaskIncrementTick>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d002      	beq.n	8007624 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800761e:	4b16      	ldr	r3, [pc, #88]	; (8007678 <xTaskResumeAll+0x12c>)
 8007620:	2201      	movs	r2, #1
 8007622:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	3b01      	subs	r3, #1
 8007628:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d1f1      	bne.n	8007614 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007630:	4b12      	ldr	r3, [pc, #72]	; (800767c <xTaskResumeAll+0x130>)
 8007632:	2200      	movs	r2, #0
 8007634:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007636:	4b10      	ldr	r3, [pc, #64]	; (8007678 <xTaskResumeAll+0x12c>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d009      	beq.n	8007652 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800763e:	2301      	movs	r3, #1
 8007640:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007642:	4b0f      	ldr	r3, [pc, #60]	; (8007680 <xTaskResumeAll+0x134>)
 8007644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007648:	601a      	str	r2, [r3, #0]
 800764a:	f3bf 8f4f 	dsb	sy
 800764e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007652:	f000 fd6f 	bl	8008134 <vPortExitCritical>

	return xAlreadyYielded;
 8007656:	68bb      	ldr	r3, [r7, #8]
}
 8007658:	4618      	mov	r0, r3
 800765a:	3710      	adds	r7, #16
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}
 8007660:	20000718 	.word	0x20000718
 8007664:	200006f0 	.word	0x200006f0
 8007668:	200006b0 	.word	0x200006b0
 800766c:	200006f8 	.word	0x200006f8
 8007670:	200005f4 	.word	0x200005f4
 8007674:	200005f0 	.word	0x200005f0
 8007678:	20000704 	.word	0x20000704
 800767c:	20000700 	.word	0x20000700
 8007680:	e000ed04 	.word	0xe000ed04

08007684 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b086      	sub	sp, #24
 8007688:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800768a:	2300      	movs	r3, #0
 800768c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800768e:	4b4e      	ldr	r3, [pc, #312]	; (80077c8 <xTaskIncrementTick+0x144>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	2b00      	cmp	r3, #0
 8007694:	f040 808e 	bne.w	80077b4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007698:	4b4c      	ldr	r3, [pc, #304]	; (80077cc <xTaskIncrementTick+0x148>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	3301      	adds	r3, #1
 800769e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80076a0:	4a4a      	ldr	r2, [pc, #296]	; (80077cc <xTaskIncrementTick+0x148>)
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d120      	bne.n	80076ee <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80076ac:	4b48      	ldr	r3, [pc, #288]	; (80077d0 <xTaskIncrementTick+0x14c>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d00a      	beq.n	80076cc <xTaskIncrementTick+0x48>
	__asm volatile
 80076b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ba:	f383 8811 	msr	BASEPRI, r3
 80076be:	f3bf 8f6f 	isb	sy
 80076c2:	f3bf 8f4f 	dsb	sy
 80076c6:	603b      	str	r3, [r7, #0]
}
 80076c8:	bf00      	nop
 80076ca:	e7fe      	b.n	80076ca <xTaskIncrementTick+0x46>
 80076cc:	4b40      	ldr	r3, [pc, #256]	; (80077d0 <xTaskIncrementTick+0x14c>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	60fb      	str	r3, [r7, #12]
 80076d2:	4b40      	ldr	r3, [pc, #256]	; (80077d4 <xTaskIncrementTick+0x150>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a3e      	ldr	r2, [pc, #248]	; (80077d0 <xTaskIncrementTick+0x14c>)
 80076d8:	6013      	str	r3, [r2, #0]
 80076da:	4a3e      	ldr	r2, [pc, #248]	; (80077d4 <xTaskIncrementTick+0x150>)
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	6013      	str	r3, [r2, #0]
 80076e0:	4b3d      	ldr	r3, [pc, #244]	; (80077d8 <xTaskIncrementTick+0x154>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	3301      	adds	r3, #1
 80076e6:	4a3c      	ldr	r2, [pc, #240]	; (80077d8 <xTaskIncrementTick+0x154>)
 80076e8:	6013      	str	r3, [r2, #0]
 80076ea:	f000 fa9f 	bl	8007c2c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80076ee:	4b3b      	ldr	r3, [pc, #236]	; (80077dc <xTaskIncrementTick+0x158>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	693a      	ldr	r2, [r7, #16]
 80076f4:	429a      	cmp	r2, r3
 80076f6:	d348      	bcc.n	800778a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076f8:	4b35      	ldr	r3, [pc, #212]	; (80077d0 <xTaskIncrementTick+0x14c>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d104      	bne.n	800770c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007702:	4b36      	ldr	r3, [pc, #216]	; (80077dc <xTaskIncrementTick+0x158>)
 8007704:	f04f 32ff 	mov.w	r2, #4294967295
 8007708:	601a      	str	r2, [r3, #0]
					break;
 800770a:	e03e      	b.n	800778a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800770c:	4b30      	ldr	r3, [pc, #192]	; (80077d0 <xTaskIncrementTick+0x14c>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	68db      	ldr	r3, [r3, #12]
 8007714:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	685b      	ldr	r3, [r3, #4]
 800771a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800771c:	693a      	ldr	r2, [r7, #16]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	429a      	cmp	r2, r3
 8007722:	d203      	bcs.n	800772c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007724:	4a2d      	ldr	r2, [pc, #180]	; (80077dc <xTaskIncrementTick+0x158>)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800772a:	e02e      	b.n	800778a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	3304      	adds	r3, #4
 8007730:	4618      	mov	r0, r3
 8007732:	f7fe ff42 	bl	80065ba <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800773a:	2b00      	cmp	r3, #0
 800773c:	d004      	beq.n	8007748 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	3318      	adds	r3, #24
 8007742:	4618      	mov	r0, r3
 8007744:	f7fe ff39 	bl	80065ba <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774c:	2201      	movs	r2, #1
 800774e:	409a      	lsls	r2, r3
 8007750:	4b23      	ldr	r3, [pc, #140]	; (80077e0 <xTaskIncrementTick+0x15c>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4313      	orrs	r3, r2
 8007756:	4a22      	ldr	r2, [pc, #136]	; (80077e0 <xTaskIncrementTick+0x15c>)
 8007758:	6013      	str	r3, [r2, #0]
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800775e:	4613      	mov	r3, r2
 8007760:	009b      	lsls	r3, r3, #2
 8007762:	4413      	add	r3, r2
 8007764:	009b      	lsls	r3, r3, #2
 8007766:	4a1f      	ldr	r2, [pc, #124]	; (80077e4 <xTaskIncrementTick+0x160>)
 8007768:	441a      	add	r2, r3
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	3304      	adds	r3, #4
 800776e:	4619      	mov	r1, r3
 8007770:	4610      	mov	r0, r2
 8007772:	f7fe fec5 	bl	8006500 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800777a:	4b1b      	ldr	r3, [pc, #108]	; (80077e8 <xTaskIncrementTick+0x164>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007780:	429a      	cmp	r2, r3
 8007782:	d3b9      	bcc.n	80076f8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007784:	2301      	movs	r3, #1
 8007786:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007788:	e7b6      	b.n	80076f8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800778a:	4b17      	ldr	r3, [pc, #92]	; (80077e8 <xTaskIncrementTick+0x164>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007790:	4914      	ldr	r1, [pc, #80]	; (80077e4 <xTaskIncrementTick+0x160>)
 8007792:	4613      	mov	r3, r2
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	4413      	add	r3, r2
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	440b      	add	r3, r1
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d901      	bls.n	80077a6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80077a2:	2301      	movs	r3, #1
 80077a4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80077a6:	4b11      	ldr	r3, [pc, #68]	; (80077ec <xTaskIncrementTick+0x168>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d007      	beq.n	80077be <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80077ae:	2301      	movs	r3, #1
 80077b0:	617b      	str	r3, [r7, #20]
 80077b2:	e004      	b.n	80077be <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80077b4:	4b0e      	ldr	r3, [pc, #56]	; (80077f0 <xTaskIncrementTick+0x16c>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	3301      	adds	r3, #1
 80077ba:	4a0d      	ldr	r2, [pc, #52]	; (80077f0 <xTaskIncrementTick+0x16c>)
 80077bc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80077be:	697b      	ldr	r3, [r7, #20]
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3718      	adds	r7, #24
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	20000718 	.word	0x20000718
 80077cc:	200006f4 	.word	0x200006f4
 80077d0:	200006a8 	.word	0x200006a8
 80077d4:	200006ac 	.word	0x200006ac
 80077d8:	20000708 	.word	0x20000708
 80077dc:	20000710 	.word	0x20000710
 80077e0:	200006f8 	.word	0x200006f8
 80077e4:	200005f4 	.word	0x200005f4
 80077e8:	200005f0 	.word	0x200005f0
 80077ec:	20000704 	.word	0x20000704
 80077f0:	20000700 	.word	0x20000700

080077f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80077f4:	b480      	push	{r7}
 80077f6:	b087      	sub	sp, #28
 80077f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80077fa:	4b27      	ldr	r3, [pc, #156]	; (8007898 <vTaskSwitchContext+0xa4>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d003      	beq.n	800780a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007802:	4b26      	ldr	r3, [pc, #152]	; (800789c <vTaskSwitchContext+0xa8>)
 8007804:	2201      	movs	r2, #1
 8007806:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007808:	e03f      	b.n	800788a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800780a:	4b24      	ldr	r3, [pc, #144]	; (800789c <vTaskSwitchContext+0xa8>)
 800780c:	2200      	movs	r2, #0
 800780e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007810:	4b23      	ldr	r3, [pc, #140]	; (80078a0 <vTaskSwitchContext+0xac>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	fab3 f383 	clz	r3, r3
 800781c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800781e:	7afb      	ldrb	r3, [r7, #11]
 8007820:	f1c3 031f 	rsb	r3, r3, #31
 8007824:	617b      	str	r3, [r7, #20]
 8007826:	491f      	ldr	r1, [pc, #124]	; (80078a4 <vTaskSwitchContext+0xb0>)
 8007828:	697a      	ldr	r2, [r7, #20]
 800782a:	4613      	mov	r3, r2
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	4413      	add	r3, r2
 8007830:	009b      	lsls	r3, r3, #2
 8007832:	440b      	add	r3, r1
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d10a      	bne.n	8007850 <vTaskSwitchContext+0x5c>
	__asm volatile
 800783a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800783e:	f383 8811 	msr	BASEPRI, r3
 8007842:	f3bf 8f6f 	isb	sy
 8007846:	f3bf 8f4f 	dsb	sy
 800784a:	607b      	str	r3, [r7, #4]
}
 800784c:	bf00      	nop
 800784e:	e7fe      	b.n	800784e <vTaskSwitchContext+0x5a>
 8007850:	697a      	ldr	r2, [r7, #20]
 8007852:	4613      	mov	r3, r2
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	4413      	add	r3, r2
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	4a12      	ldr	r2, [pc, #72]	; (80078a4 <vTaskSwitchContext+0xb0>)
 800785c:	4413      	add	r3, r2
 800785e:	613b      	str	r3, [r7, #16]
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	685a      	ldr	r2, [r3, #4]
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	605a      	str	r2, [r3, #4]
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	685a      	ldr	r2, [r3, #4]
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	3308      	adds	r3, #8
 8007872:	429a      	cmp	r2, r3
 8007874:	d104      	bne.n	8007880 <vTaskSwitchContext+0x8c>
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	685a      	ldr	r2, [r3, #4]
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	605a      	str	r2, [r3, #4]
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	4a08      	ldr	r2, [pc, #32]	; (80078a8 <vTaskSwitchContext+0xb4>)
 8007888:	6013      	str	r3, [r2, #0]
}
 800788a:	bf00      	nop
 800788c:	371c      	adds	r7, #28
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	20000718 	.word	0x20000718
 800789c:	20000704 	.word	0x20000704
 80078a0:	200006f8 	.word	0x200006f8
 80078a4:	200005f4 	.word	0x200005f4
 80078a8:	200005f0 	.word	0x200005f0

080078ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b084      	sub	sp, #16
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10a      	bne.n	80078d2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80078bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c0:	f383 8811 	msr	BASEPRI, r3
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	60fb      	str	r3, [r7, #12]
}
 80078ce:	bf00      	nop
 80078d0:	e7fe      	b.n	80078d0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80078d2:	4b07      	ldr	r3, [pc, #28]	; (80078f0 <vTaskPlaceOnEventList+0x44>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	3318      	adds	r3, #24
 80078d8:	4619      	mov	r1, r3
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f7fe fe34 	bl	8006548 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80078e0:	2101      	movs	r1, #1
 80078e2:	6838      	ldr	r0, [r7, #0]
 80078e4:	f000 fa66 	bl	8007db4 <prvAddCurrentTaskToDelayedList>
}
 80078e8:	bf00      	nop
 80078ea:	3710      	adds	r7, #16
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	200005f0 	.word	0x200005f0

080078f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b086      	sub	sp, #24
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d10a      	bne.n	8007920 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800790a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800790e:	f383 8811 	msr	BASEPRI, r3
 8007912:	f3bf 8f6f 	isb	sy
 8007916:	f3bf 8f4f 	dsb	sy
 800791a:	60fb      	str	r3, [r7, #12]
}
 800791c:	bf00      	nop
 800791e:	e7fe      	b.n	800791e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	3318      	adds	r3, #24
 8007924:	4618      	mov	r0, r3
 8007926:	f7fe fe48 	bl	80065ba <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800792a:	4b1d      	ldr	r3, [pc, #116]	; (80079a0 <xTaskRemoveFromEventList+0xac>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d11c      	bne.n	800796c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	3304      	adds	r3, #4
 8007936:	4618      	mov	r0, r3
 8007938:	f7fe fe3f 	bl	80065ba <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007940:	2201      	movs	r2, #1
 8007942:	409a      	lsls	r2, r3
 8007944:	4b17      	ldr	r3, [pc, #92]	; (80079a4 <xTaskRemoveFromEventList+0xb0>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4313      	orrs	r3, r2
 800794a:	4a16      	ldr	r2, [pc, #88]	; (80079a4 <xTaskRemoveFromEventList+0xb0>)
 800794c:	6013      	str	r3, [r2, #0]
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007952:	4613      	mov	r3, r2
 8007954:	009b      	lsls	r3, r3, #2
 8007956:	4413      	add	r3, r2
 8007958:	009b      	lsls	r3, r3, #2
 800795a:	4a13      	ldr	r2, [pc, #76]	; (80079a8 <xTaskRemoveFromEventList+0xb4>)
 800795c:	441a      	add	r2, r3
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	3304      	adds	r3, #4
 8007962:	4619      	mov	r1, r3
 8007964:	4610      	mov	r0, r2
 8007966:	f7fe fdcb 	bl	8006500 <vListInsertEnd>
 800796a:	e005      	b.n	8007978 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	3318      	adds	r3, #24
 8007970:	4619      	mov	r1, r3
 8007972:	480e      	ldr	r0, [pc, #56]	; (80079ac <xTaskRemoveFromEventList+0xb8>)
 8007974:	f7fe fdc4 	bl	8006500 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800797c:	4b0c      	ldr	r3, [pc, #48]	; (80079b0 <xTaskRemoveFromEventList+0xbc>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007982:	429a      	cmp	r2, r3
 8007984:	d905      	bls.n	8007992 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007986:	2301      	movs	r3, #1
 8007988:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800798a:	4b0a      	ldr	r3, [pc, #40]	; (80079b4 <xTaskRemoveFromEventList+0xc0>)
 800798c:	2201      	movs	r2, #1
 800798e:	601a      	str	r2, [r3, #0]
 8007990:	e001      	b.n	8007996 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007992:	2300      	movs	r3, #0
 8007994:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007996:	697b      	ldr	r3, [r7, #20]
}
 8007998:	4618      	mov	r0, r3
 800799a:	3718      	adds	r7, #24
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}
 80079a0:	20000718 	.word	0x20000718
 80079a4:	200006f8 	.word	0x200006f8
 80079a8:	200005f4 	.word	0x200005f4
 80079ac:	200006b0 	.word	0x200006b0
 80079b0:	200005f0 	.word	0x200005f0
 80079b4:	20000704 	.word	0x20000704

080079b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80079c0:	4b06      	ldr	r3, [pc, #24]	; (80079dc <vTaskInternalSetTimeOutState+0x24>)
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80079c8:	4b05      	ldr	r3, [pc, #20]	; (80079e0 <vTaskInternalSetTimeOutState+0x28>)
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	605a      	str	r2, [r3, #4]
}
 80079d0:	bf00      	nop
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr
 80079dc:	20000708 	.word	0x20000708
 80079e0:	200006f4 	.word	0x200006f4

080079e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b088      	sub	sp, #32
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d10a      	bne.n	8007a0a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80079f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079f8:	f383 8811 	msr	BASEPRI, r3
 80079fc:	f3bf 8f6f 	isb	sy
 8007a00:	f3bf 8f4f 	dsb	sy
 8007a04:	613b      	str	r3, [r7, #16]
}
 8007a06:	bf00      	nop
 8007a08:	e7fe      	b.n	8007a08 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d10a      	bne.n	8007a26 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a14:	f383 8811 	msr	BASEPRI, r3
 8007a18:	f3bf 8f6f 	isb	sy
 8007a1c:	f3bf 8f4f 	dsb	sy
 8007a20:	60fb      	str	r3, [r7, #12]
}
 8007a22:	bf00      	nop
 8007a24:	e7fe      	b.n	8007a24 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007a26:	f000 fb55 	bl	80080d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007a2a:	4b1d      	ldr	r3, [pc, #116]	; (8007aa0 <xTaskCheckForTimeOut+0xbc>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	69ba      	ldr	r2, [r7, #24]
 8007a36:	1ad3      	subs	r3, r2, r3
 8007a38:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a42:	d102      	bne.n	8007a4a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007a44:	2300      	movs	r3, #0
 8007a46:	61fb      	str	r3, [r7, #28]
 8007a48:	e023      	b.n	8007a92 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	4b15      	ldr	r3, [pc, #84]	; (8007aa4 <xTaskCheckForTimeOut+0xc0>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d007      	beq.n	8007a66 <xTaskCheckForTimeOut+0x82>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	69ba      	ldr	r2, [r7, #24]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d302      	bcc.n	8007a66 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007a60:	2301      	movs	r3, #1
 8007a62:	61fb      	str	r3, [r7, #28]
 8007a64:	e015      	b.n	8007a92 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	697a      	ldr	r2, [r7, #20]
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d20b      	bcs.n	8007a88 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	1ad2      	subs	r2, r2, r3
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f7ff ff9b 	bl	80079b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007a82:	2300      	movs	r3, #0
 8007a84:	61fb      	str	r3, [r7, #28]
 8007a86:	e004      	b.n	8007a92 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007a92:	f000 fb4f 	bl	8008134 <vPortExitCritical>

	return xReturn;
 8007a96:	69fb      	ldr	r3, [r7, #28]
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3720      	adds	r7, #32
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}
 8007aa0:	200006f4 	.word	0x200006f4
 8007aa4:	20000708 	.word	0x20000708

08007aa8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007aac:	4b03      	ldr	r3, [pc, #12]	; (8007abc <vTaskMissedYield+0x14>)
 8007aae:	2201      	movs	r2, #1
 8007ab0:	601a      	str	r2, [r3, #0]
}
 8007ab2:	bf00      	nop
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr
 8007abc:	20000704 	.word	0x20000704

08007ac0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b082      	sub	sp, #8
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007ac8:	f000 f852 	bl	8007b70 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007acc:	4b06      	ldr	r3, [pc, #24]	; (8007ae8 <prvIdleTask+0x28>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d9f9      	bls.n	8007ac8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007ad4:	4b05      	ldr	r3, [pc, #20]	; (8007aec <prvIdleTask+0x2c>)
 8007ad6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ada:	601a      	str	r2, [r3, #0]
 8007adc:	f3bf 8f4f 	dsb	sy
 8007ae0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007ae4:	e7f0      	b.n	8007ac8 <prvIdleTask+0x8>
 8007ae6:	bf00      	nop
 8007ae8:	200005f4 	.word	0x200005f4
 8007aec:	e000ed04 	.word	0xe000ed04

08007af0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b082      	sub	sp, #8
 8007af4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007af6:	2300      	movs	r3, #0
 8007af8:	607b      	str	r3, [r7, #4]
 8007afa:	e00c      	b.n	8007b16 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	4613      	mov	r3, r2
 8007b00:	009b      	lsls	r3, r3, #2
 8007b02:	4413      	add	r3, r2
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	4a12      	ldr	r2, [pc, #72]	; (8007b50 <prvInitialiseTaskLists+0x60>)
 8007b08:	4413      	add	r3, r2
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f7fe fccb 	bl	80064a6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	3301      	adds	r3, #1
 8007b14:	607b      	str	r3, [r7, #4]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2b06      	cmp	r3, #6
 8007b1a:	d9ef      	bls.n	8007afc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007b1c:	480d      	ldr	r0, [pc, #52]	; (8007b54 <prvInitialiseTaskLists+0x64>)
 8007b1e:	f7fe fcc2 	bl	80064a6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007b22:	480d      	ldr	r0, [pc, #52]	; (8007b58 <prvInitialiseTaskLists+0x68>)
 8007b24:	f7fe fcbf 	bl	80064a6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007b28:	480c      	ldr	r0, [pc, #48]	; (8007b5c <prvInitialiseTaskLists+0x6c>)
 8007b2a:	f7fe fcbc 	bl	80064a6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007b2e:	480c      	ldr	r0, [pc, #48]	; (8007b60 <prvInitialiseTaskLists+0x70>)
 8007b30:	f7fe fcb9 	bl	80064a6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007b34:	480b      	ldr	r0, [pc, #44]	; (8007b64 <prvInitialiseTaskLists+0x74>)
 8007b36:	f7fe fcb6 	bl	80064a6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007b3a:	4b0b      	ldr	r3, [pc, #44]	; (8007b68 <prvInitialiseTaskLists+0x78>)
 8007b3c:	4a05      	ldr	r2, [pc, #20]	; (8007b54 <prvInitialiseTaskLists+0x64>)
 8007b3e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007b40:	4b0a      	ldr	r3, [pc, #40]	; (8007b6c <prvInitialiseTaskLists+0x7c>)
 8007b42:	4a05      	ldr	r2, [pc, #20]	; (8007b58 <prvInitialiseTaskLists+0x68>)
 8007b44:	601a      	str	r2, [r3, #0]
}
 8007b46:	bf00      	nop
 8007b48:	3708      	adds	r7, #8
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}
 8007b4e:	bf00      	nop
 8007b50:	200005f4 	.word	0x200005f4
 8007b54:	20000680 	.word	0x20000680
 8007b58:	20000694 	.word	0x20000694
 8007b5c:	200006b0 	.word	0x200006b0
 8007b60:	200006c4 	.word	0x200006c4
 8007b64:	200006dc 	.word	0x200006dc
 8007b68:	200006a8 	.word	0x200006a8
 8007b6c:	200006ac 	.word	0x200006ac

08007b70 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b76:	e019      	b.n	8007bac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007b78:	f000 faac 	bl	80080d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b7c:	4b10      	ldr	r3, [pc, #64]	; (8007bc0 <prvCheckTasksWaitingTermination+0x50>)
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	68db      	ldr	r3, [r3, #12]
 8007b82:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	3304      	adds	r3, #4
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f7fe fd16 	bl	80065ba <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007b8e:	4b0d      	ldr	r3, [pc, #52]	; (8007bc4 <prvCheckTasksWaitingTermination+0x54>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	3b01      	subs	r3, #1
 8007b94:	4a0b      	ldr	r2, [pc, #44]	; (8007bc4 <prvCheckTasksWaitingTermination+0x54>)
 8007b96:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007b98:	4b0b      	ldr	r3, [pc, #44]	; (8007bc8 <prvCheckTasksWaitingTermination+0x58>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	3b01      	subs	r3, #1
 8007b9e:	4a0a      	ldr	r2, [pc, #40]	; (8007bc8 <prvCheckTasksWaitingTermination+0x58>)
 8007ba0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007ba2:	f000 fac7 	bl	8008134 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f000 f810 	bl	8007bcc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007bac:	4b06      	ldr	r3, [pc, #24]	; (8007bc8 <prvCheckTasksWaitingTermination+0x58>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d1e1      	bne.n	8007b78 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007bb4:	bf00      	nop
 8007bb6:	bf00      	nop
 8007bb8:	3708      	adds	r7, #8
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	200006c4 	.word	0x200006c4
 8007bc4:	200006f0 	.word	0x200006f0
 8007bc8:	200006d8 	.word	0x200006d8

08007bcc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b084      	sub	sp, #16
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d108      	bne.n	8007bf0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007be2:	4618      	mov	r0, r3
 8007be4:	f000 fc24 	bl	8008430 <vPortFree>
				vPortFree( pxTCB );
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 fc21 	bl	8008430 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007bee:	e018      	b.n	8007c22 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007bf6:	2b01      	cmp	r3, #1
 8007bf8:	d103      	bne.n	8007c02 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 fc18 	bl	8008430 <vPortFree>
	}
 8007c00:	e00f      	b.n	8007c22 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c08:	2b02      	cmp	r3, #2
 8007c0a:	d00a      	beq.n	8007c22 <prvDeleteTCB+0x56>
	__asm volatile
 8007c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c10:	f383 8811 	msr	BASEPRI, r3
 8007c14:	f3bf 8f6f 	isb	sy
 8007c18:	f3bf 8f4f 	dsb	sy
 8007c1c:	60fb      	str	r3, [r7, #12]
}
 8007c1e:	bf00      	nop
 8007c20:	e7fe      	b.n	8007c20 <prvDeleteTCB+0x54>
	}
 8007c22:	bf00      	nop
 8007c24:	3710      	adds	r7, #16
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
	...

08007c2c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c32:	4b0c      	ldr	r3, [pc, #48]	; (8007c64 <prvResetNextTaskUnblockTime+0x38>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d104      	bne.n	8007c46 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007c3c:	4b0a      	ldr	r3, [pc, #40]	; (8007c68 <prvResetNextTaskUnblockTime+0x3c>)
 8007c3e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c42:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007c44:	e008      	b.n	8007c58 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c46:	4b07      	ldr	r3, [pc, #28]	; (8007c64 <prvResetNextTaskUnblockTime+0x38>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	68db      	ldr	r3, [r3, #12]
 8007c4c:	68db      	ldr	r3, [r3, #12]
 8007c4e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	4a04      	ldr	r2, [pc, #16]	; (8007c68 <prvResetNextTaskUnblockTime+0x3c>)
 8007c56:	6013      	str	r3, [r2, #0]
}
 8007c58:	bf00      	nop
 8007c5a:	370c      	adds	r7, #12
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr
 8007c64:	200006a8 	.word	0x200006a8
 8007c68:	20000710 	.word	0x20000710

08007c6c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b083      	sub	sp, #12
 8007c70:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007c72:	4b0b      	ldr	r3, [pc, #44]	; (8007ca0 <xTaskGetSchedulerState+0x34>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d102      	bne.n	8007c80 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	607b      	str	r3, [r7, #4]
 8007c7e:	e008      	b.n	8007c92 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c80:	4b08      	ldr	r3, [pc, #32]	; (8007ca4 <xTaskGetSchedulerState+0x38>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d102      	bne.n	8007c8e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007c88:	2302      	movs	r3, #2
 8007c8a:	607b      	str	r3, [r7, #4]
 8007c8c:	e001      	b.n	8007c92 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007c92:	687b      	ldr	r3, [r7, #4]
	}
 8007c94:	4618      	mov	r0, r3
 8007c96:	370c      	adds	r7, #12
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr
 8007ca0:	200006fc 	.word	0x200006fc
 8007ca4:	20000718 	.word	0x20000718

08007ca8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b086      	sub	sp, #24
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d06e      	beq.n	8007d9c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007cbe:	4b3a      	ldr	r3, [pc, #232]	; (8007da8 <xTaskPriorityDisinherit+0x100>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	693a      	ldr	r2, [r7, #16]
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	d00a      	beq.n	8007cde <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ccc:	f383 8811 	msr	BASEPRI, r3
 8007cd0:	f3bf 8f6f 	isb	sy
 8007cd4:	f3bf 8f4f 	dsb	sy
 8007cd8:	60fb      	str	r3, [r7, #12]
}
 8007cda:	bf00      	nop
 8007cdc:	e7fe      	b.n	8007cdc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d10a      	bne.n	8007cfc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cea:	f383 8811 	msr	BASEPRI, r3
 8007cee:	f3bf 8f6f 	isb	sy
 8007cf2:	f3bf 8f4f 	dsb	sy
 8007cf6:	60bb      	str	r3, [r7, #8]
}
 8007cf8:	bf00      	nop
 8007cfa:	e7fe      	b.n	8007cfa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d00:	1e5a      	subs	r2, r3, #1
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d044      	beq.n	8007d9c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d140      	bne.n	8007d9c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	3304      	adds	r3, #4
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f7fe fc4b 	bl	80065ba <uxListRemove>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d115      	bne.n	8007d56 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d2e:	491f      	ldr	r1, [pc, #124]	; (8007dac <xTaskPriorityDisinherit+0x104>)
 8007d30:	4613      	mov	r3, r2
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	4413      	add	r3, r2
 8007d36:	009b      	lsls	r3, r3, #2
 8007d38:	440b      	add	r3, r1
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d10a      	bne.n	8007d56 <xTaskPriorityDisinherit+0xae>
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d44:	2201      	movs	r2, #1
 8007d46:	fa02 f303 	lsl.w	r3, r2, r3
 8007d4a:	43da      	mvns	r2, r3
 8007d4c:	4b18      	ldr	r3, [pc, #96]	; (8007db0 <xTaskPriorityDisinherit+0x108>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4013      	ands	r3, r2
 8007d52:	4a17      	ldr	r2, [pc, #92]	; (8007db0 <xTaskPriorityDisinherit+0x108>)
 8007d54:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d62:	f1c3 0207 	rsb	r2, r3, #7
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d6e:	2201      	movs	r2, #1
 8007d70:	409a      	lsls	r2, r3
 8007d72:	4b0f      	ldr	r3, [pc, #60]	; (8007db0 <xTaskPriorityDisinherit+0x108>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4313      	orrs	r3, r2
 8007d78:	4a0d      	ldr	r2, [pc, #52]	; (8007db0 <xTaskPriorityDisinherit+0x108>)
 8007d7a:	6013      	str	r3, [r2, #0]
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d80:	4613      	mov	r3, r2
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	4413      	add	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	4a08      	ldr	r2, [pc, #32]	; (8007dac <xTaskPriorityDisinherit+0x104>)
 8007d8a:	441a      	add	r2, r3
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	3304      	adds	r3, #4
 8007d90:	4619      	mov	r1, r3
 8007d92:	4610      	mov	r0, r2
 8007d94:	f7fe fbb4 	bl	8006500 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007d9c:	697b      	ldr	r3, [r7, #20]
	}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3718      	adds	r7, #24
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}
 8007da6:	bf00      	nop
 8007da8:	200005f0 	.word	0x200005f0
 8007dac:	200005f4 	.word	0x200005f4
 8007db0:	200006f8 	.word	0x200006f8

08007db4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007dbe:	4b29      	ldr	r3, [pc, #164]	; (8007e64 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007dc4:	4b28      	ldr	r3, [pc, #160]	; (8007e68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	3304      	adds	r3, #4
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f7fe fbf5 	bl	80065ba <uxListRemove>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d10b      	bne.n	8007dee <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007dd6:	4b24      	ldr	r3, [pc, #144]	; (8007e68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ddc:	2201      	movs	r2, #1
 8007dde:	fa02 f303 	lsl.w	r3, r2, r3
 8007de2:	43da      	mvns	r2, r3
 8007de4:	4b21      	ldr	r3, [pc, #132]	; (8007e6c <prvAddCurrentTaskToDelayedList+0xb8>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4013      	ands	r3, r2
 8007dea:	4a20      	ldr	r2, [pc, #128]	; (8007e6c <prvAddCurrentTaskToDelayedList+0xb8>)
 8007dec:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df4:	d10a      	bne.n	8007e0c <prvAddCurrentTaskToDelayedList+0x58>
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d007      	beq.n	8007e0c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dfc:	4b1a      	ldr	r3, [pc, #104]	; (8007e68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	3304      	adds	r3, #4
 8007e02:	4619      	mov	r1, r3
 8007e04:	481a      	ldr	r0, [pc, #104]	; (8007e70 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007e06:	f7fe fb7b 	bl	8006500 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007e0a:	e026      	b.n	8007e5a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4413      	add	r3, r2
 8007e12:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007e14:	4b14      	ldr	r3, [pc, #80]	; (8007e68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	68ba      	ldr	r2, [r7, #8]
 8007e1a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007e1c:	68ba      	ldr	r2, [r7, #8]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d209      	bcs.n	8007e38 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e24:	4b13      	ldr	r3, [pc, #76]	; (8007e74 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	4b0f      	ldr	r3, [pc, #60]	; (8007e68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	3304      	adds	r3, #4
 8007e2e:	4619      	mov	r1, r3
 8007e30:	4610      	mov	r0, r2
 8007e32:	f7fe fb89 	bl	8006548 <vListInsert>
}
 8007e36:	e010      	b.n	8007e5a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e38:	4b0f      	ldr	r3, [pc, #60]	; (8007e78 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	4b0a      	ldr	r3, [pc, #40]	; (8007e68 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	3304      	adds	r3, #4
 8007e42:	4619      	mov	r1, r3
 8007e44:	4610      	mov	r0, r2
 8007e46:	f7fe fb7f 	bl	8006548 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007e4a:	4b0c      	ldr	r3, [pc, #48]	; (8007e7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	68ba      	ldr	r2, [r7, #8]
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d202      	bcs.n	8007e5a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007e54:	4a09      	ldr	r2, [pc, #36]	; (8007e7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	6013      	str	r3, [r2, #0]
}
 8007e5a:	bf00      	nop
 8007e5c:	3710      	adds	r7, #16
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
 8007e62:	bf00      	nop
 8007e64:	200006f4 	.word	0x200006f4
 8007e68:	200005f0 	.word	0x200005f0
 8007e6c:	200006f8 	.word	0x200006f8
 8007e70:	200006dc 	.word	0x200006dc
 8007e74:	200006ac 	.word	0x200006ac
 8007e78:	200006a8 	.word	0x200006a8
 8007e7c:	20000710 	.word	0x20000710

08007e80 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007e80:	b480      	push	{r7}
 8007e82:	b085      	sub	sp, #20
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	60f8      	str	r0, [r7, #12]
 8007e88:	60b9      	str	r1, [r7, #8]
 8007e8a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	3b04      	subs	r3, #4
 8007e90:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007e98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	3b04      	subs	r3, #4
 8007e9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	f023 0201 	bic.w	r2, r3, #1
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	3b04      	subs	r3, #4
 8007eae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007eb0:	4a0c      	ldr	r2, [pc, #48]	; (8007ee4 <pxPortInitialiseStack+0x64>)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	3b14      	subs	r3, #20
 8007eba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	3b04      	subs	r3, #4
 8007ec6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	f06f 0202 	mvn.w	r2, #2
 8007ece:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	3b20      	subs	r3, #32
 8007ed4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3714      	adds	r7, #20
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr
 8007ee4:	08007ee9 	.word	0x08007ee9

08007ee8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b085      	sub	sp, #20
 8007eec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007ef2:	4b12      	ldr	r3, [pc, #72]	; (8007f3c <prvTaskExitError+0x54>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007efa:	d00a      	beq.n	8007f12 <prvTaskExitError+0x2a>
	__asm volatile
 8007efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f00:	f383 8811 	msr	BASEPRI, r3
 8007f04:	f3bf 8f6f 	isb	sy
 8007f08:	f3bf 8f4f 	dsb	sy
 8007f0c:	60fb      	str	r3, [r7, #12]
}
 8007f0e:	bf00      	nop
 8007f10:	e7fe      	b.n	8007f10 <prvTaskExitError+0x28>
	__asm volatile
 8007f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f16:	f383 8811 	msr	BASEPRI, r3
 8007f1a:	f3bf 8f6f 	isb	sy
 8007f1e:	f3bf 8f4f 	dsb	sy
 8007f22:	60bb      	str	r3, [r7, #8]
}
 8007f24:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007f26:	bf00      	nop
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d0fc      	beq.n	8007f28 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007f2e:	bf00      	nop
 8007f30:	bf00      	nop
 8007f32:	3714      	adds	r7, #20
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr
 8007f3c:	2000000c 	.word	0x2000000c

08007f40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007f40:	4b07      	ldr	r3, [pc, #28]	; (8007f60 <pxCurrentTCBConst2>)
 8007f42:	6819      	ldr	r1, [r3, #0]
 8007f44:	6808      	ldr	r0, [r1, #0]
 8007f46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f4a:	f380 8809 	msr	PSP, r0
 8007f4e:	f3bf 8f6f 	isb	sy
 8007f52:	f04f 0000 	mov.w	r0, #0
 8007f56:	f380 8811 	msr	BASEPRI, r0
 8007f5a:	4770      	bx	lr
 8007f5c:	f3af 8000 	nop.w

08007f60 <pxCurrentTCBConst2>:
 8007f60:	200005f0 	.word	0x200005f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007f64:	bf00      	nop
 8007f66:	bf00      	nop

08007f68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007f68:	4808      	ldr	r0, [pc, #32]	; (8007f8c <prvPortStartFirstTask+0x24>)
 8007f6a:	6800      	ldr	r0, [r0, #0]
 8007f6c:	6800      	ldr	r0, [r0, #0]
 8007f6e:	f380 8808 	msr	MSP, r0
 8007f72:	f04f 0000 	mov.w	r0, #0
 8007f76:	f380 8814 	msr	CONTROL, r0
 8007f7a:	b662      	cpsie	i
 8007f7c:	b661      	cpsie	f
 8007f7e:	f3bf 8f4f 	dsb	sy
 8007f82:	f3bf 8f6f 	isb	sy
 8007f86:	df00      	svc	0
 8007f88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007f8a:	bf00      	nop
 8007f8c:	e000ed08 	.word	0xe000ed08

08007f90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b086      	sub	sp, #24
 8007f94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007f96:	4b46      	ldr	r3, [pc, #280]	; (80080b0 <xPortStartScheduler+0x120>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a46      	ldr	r2, [pc, #280]	; (80080b4 <xPortStartScheduler+0x124>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d10a      	bne.n	8007fb6 <xPortStartScheduler+0x26>
	__asm volatile
 8007fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fa4:	f383 8811 	msr	BASEPRI, r3
 8007fa8:	f3bf 8f6f 	isb	sy
 8007fac:	f3bf 8f4f 	dsb	sy
 8007fb0:	613b      	str	r3, [r7, #16]
}
 8007fb2:	bf00      	nop
 8007fb4:	e7fe      	b.n	8007fb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007fb6:	4b3e      	ldr	r3, [pc, #248]	; (80080b0 <xPortStartScheduler+0x120>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a3f      	ldr	r2, [pc, #252]	; (80080b8 <xPortStartScheduler+0x128>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d10a      	bne.n	8007fd6 <xPortStartScheduler+0x46>
	__asm volatile
 8007fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fc4:	f383 8811 	msr	BASEPRI, r3
 8007fc8:	f3bf 8f6f 	isb	sy
 8007fcc:	f3bf 8f4f 	dsb	sy
 8007fd0:	60fb      	str	r3, [r7, #12]
}
 8007fd2:	bf00      	nop
 8007fd4:	e7fe      	b.n	8007fd4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007fd6:	4b39      	ldr	r3, [pc, #228]	; (80080bc <xPortStartScheduler+0x12c>)
 8007fd8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	22ff      	movs	r2, #255	; 0xff
 8007fe6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007ff0:	78fb      	ldrb	r3, [r7, #3]
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007ff8:	b2da      	uxtb	r2, r3
 8007ffa:	4b31      	ldr	r3, [pc, #196]	; (80080c0 <xPortStartScheduler+0x130>)
 8007ffc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007ffe:	4b31      	ldr	r3, [pc, #196]	; (80080c4 <xPortStartScheduler+0x134>)
 8008000:	2207      	movs	r2, #7
 8008002:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008004:	e009      	b.n	800801a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008006:	4b2f      	ldr	r3, [pc, #188]	; (80080c4 <xPortStartScheduler+0x134>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	3b01      	subs	r3, #1
 800800c:	4a2d      	ldr	r2, [pc, #180]	; (80080c4 <xPortStartScheduler+0x134>)
 800800e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008010:	78fb      	ldrb	r3, [r7, #3]
 8008012:	b2db      	uxtb	r3, r3
 8008014:	005b      	lsls	r3, r3, #1
 8008016:	b2db      	uxtb	r3, r3
 8008018:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800801a:	78fb      	ldrb	r3, [r7, #3]
 800801c:	b2db      	uxtb	r3, r3
 800801e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008022:	2b80      	cmp	r3, #128	; 0x80
 8008024:	d0ef      	beq.n	8008006 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008026:	4b27      	ldr	r3, [pc, #156]	; (80080c4 <xPortStartScheduler+0x134>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f1c3 0307 	rsb	r3, r3, #7
 800802e:	2b04      	cmp	r3, #4
 8008030:	d00a      	beq.n	8008048 <xPortStartScheduler+0xb8>
	__asm volatile
 8008032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008036:	f383 8811 	msr	BASEPRI, r3
 800803a:	f3bf 8f6f 	isb	sy
 800803e:	f3bf 8f4f 	dsb	sy
 8008042:	60bb      	str	r3, [r7, #8]
}
 8008044:	bf00      	nop
 8008046:	e7fe      	b.n	8008046 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008048:	4b1e      	ldr	r3, [pc, #120]	; (80080c4 <xPortStartScheduler+0x134>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	021b      	lsls	r3, r3, #8
 800804e:	4a1d      	ldr	r2, [pc, #116]	; (80080c4 <xPortStartScheduler+0x134>)
 8008050:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008052:	4b1c      	ldr	r3, [pc, #112]	; (80080c4 <xPortStartScheduler+0x134>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800805a:	4a1a      	ldr	r2, [pc, #104]	; (80080c4 <xPortStartScheduler+0x134>)
 800805c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	b2da      	uxtb	r2, r3
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008066:	4b18      	ldr	r3, [pc, #96]	; (80080c8 <xPortStartScheduler+0x138>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a17      	ldr	r2, [pc, #92]	; (80080c8 <xPortStartScheduler+0x138>)
 800806c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008070:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008072:	4b15      	ldr	r3, [pc, #84]	; (80080c8 <xPortStartScheduler+0x138>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a14      	ldr	r2, [pc, #80]	; (80080c8 <xPortStartScheduler+0x138>)
 8008078:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800807c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800807e:	f000 f8dd 	bl	800823c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008082:	4b12      	ldr	r3, [pc, #72]	; (80080cc <xPortStartScheduler+0x13c>)
 8008084:	2200      	movs	r2, #0
 8008086:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008088:	f000 f8fc 	bl	8008284 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800808c:	4b10      	ldr	r3, [pc, #64]	; (80080d0 <xPortStartScheduler+0x140>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a0f      	ldr	r2, [pc, #60]	; (80080d0 <xPortStartScheduler+0x140>)
 8008092:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008096:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008098:	f7ff ff66 	bl	8007f68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800809c:	f7ff fbaa 	bl	80077f4 <vTaskSwitchContext>
	prvTaskExitError();
 80080a0:	f7ff ff22 	bl	8007ee8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80080a4:	2300      	movs	r3, #0
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3718      	adds	r7, #24
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	e000ed00 	.word	0xe000ed00
 80080b4:	410fc271 	.word	0x410fc271
 80080b8:	410fc270 	.word	0x410fc270
 80080bc:	e000e400 	.word	0xe000e400
 80080c0:	2000071c 	.word	0x2000071c
 80080c4:	20000720 	.word	0x20000720
 80080c8:	e000ed20 	.word	0xe000ed20
 80080cc:	2000000c 	.word	0x2000000c
 80080d0:	e000ef34 	.word	0xe000ef34

080080d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
	__asm volatile
 80080da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080de:	f383 8811 	msr	BASEPRI, r3
 80080e2:	f3bf 8f6f 	isb	sy
 80080e6:	f3bf 8f4f 	dsb	sy
 80080ea:	607b      	str	r3, [r7, #4]
}
 80080ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80080ee:	4b0f      	ldr	r3, [pc, #60]	; (800812c <vPortEnterCritical+0x58>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	3301      	adds	r3, #1
 80080f4:	4a0d      	ldr	r2, [pc, #52]	; (800812c <vPortEnterCritical+0x58>)
 80080f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80080f8:	4b0c      	ldr	r3, [pc, #48]	; (800812c <vPortEnterCritical+0x58>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d10f      	bne.n	8008120 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008100:	4b0b      	ldr	r3, [pc, #44]	; (8008130 <vPortEnterCritical+0x5c>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	b2db      	uxtb	r3, r3
 8008106:	2b00      	cmp	r3, #0
 8008108:	d00a      	beq.n	8008120 <vPortEnterCritical+0x4c>
	__asm volatile
 800810a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800810e:	f383 8811 	msr	BASEPRI, r3
 8008112:	f3bf 8f6f 	isb	sy
 8008116:	f3bf 8f4f 	dsb	sy
 800811a:	603b      	str	r3, [r7, #0]
}
 800811c:	bf00      	nop
 800811e:	e7fe      	b.n	800811e <vPortEnterCritical+0x4a>
	}
}
 8008120:	bf00      	nop
 8008122:	370c      	adds	r7, #12
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr
 800812c:	2000000c 	.word	0x2000000c
 8008130:	e000ed04 	.word	0xe000ed04

08008134 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008134:	b480      	push	{r7}
 8008136:	b083      	sub	sp, #12
 8008138:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800813a:	4b12      	ldr	r3, [pc, #72]	; (8008184 <vPortExitCritical+0x50>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d10a      	bne.n	8008158 <vPortExitCritical+0x24>
	__asm volatile
 8008142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008146:	f383 8811 	msr	BASEPRI, r3
 800814a:	f3bf 8f6f 	isb	sy
 800814e:	f3bf 8f4f 	dsb	sy
 8008152:	607b      	str	r3, [r7, #4]
}
 8008154:	bf00      	nop
 8008156:	e7fe      	b.n	8008156 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008158:	4b0a      	ldr	r3, [pc, #40]	; (8008184 <vPortExitCritical+0x50>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	3b01      	subs	r3, #1
 800815e:	4a09      	ldr	r2, [pc, #36]	; (8008184 <vPortExitCritical+0x50>)
 8008160:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008162:	4b08      	ldr	r3, [pc, #32]	; (8008184 <vPortExitCritical+0x50>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d105      	bne.n	8008176 <vPortExitCritical+0x42>
 800816a:	2300      	movs	r3, #0
 800816c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008174:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008176:	bf00      	nop
 8008178:	370c      	adds	r7, #12
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr
 8008182:	bf00      	nop
 8008184:	2000000c 	.word	0x2000000c
	...

08008190 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008190:	f3ef 8009 	mrs	r0, PSP
 8008194:	f3bf 8f6f 	isb	sy
 8008198:	4b15      	ldr	r3, [pc, #84]	; (80081f0 <pxCurrentTCBConst>)
 800819a:	681a      	ldr	r2, [r3, #0]
 800819c:	f01e 0f10 	tst.w	lr, #16
 80081a0:	bf08      	it	eq
 80081a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80081a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081aa:	6010      	str	r0, [r2, #0]
 80081ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80081b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80081b4:	f380 8811 	msr	BASEPRI, r0
 80081b8:	f3bf 8f4f 	dsb	sy
 80081bc:	f3bf 8f6f 	isb	sy
 80081c0:	f7ff fb18 	bl	80077f4 <vTaskSwitchContext>
 80081c4:	f04f 0000 	mov.w	r0, #0
 80081c8:	f380 8811 	msr	BASEPRI, r0
 80081cc:	bc09      	pop	{r0, r3}
 80081ce:	6819      	ldr	r1, [r3, #0]
 80081d0:	6808      	ldr	r0, [r1, #0]
 80081d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d6:	f01e 0f10 	tst.w	lr, #16
 80081da:	bf08      	it	eq
 80081dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80081e0:	f380 8809 	msr	PSP, r0
 80081e4:	f3bf 8f6f 	isb	sy
 80081e8:	4770      	bx	lr
 80081ea:	bf00      	nop
 80081ec:	f3af 8000 	nop.w

080081f0 <pxCurrentTCBConst>:
 80081f0:	200005f0 	.word	0x200005f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80081f4:	bf00      	nop
 80081f6:	bf00      	nop

080081f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b082      	sub	sp, #8
 80081fc:	af00      	add	r7, sp, #0
	__asm volatile
 80081fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008202:	f383 8811 	msr	BASEPRI, r3
 8008206:	f3bf 8f6f 	isb	sy
 800820a:	f3bf 8f4f 	dsb	sy
 800820e:	607b      	str	r3, [r7, #4]
}
 8008210:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008212:	f7ff fa37 	bl	8007684 <xTaskIncrementTick>
 8008216:	4603      	mov	r3, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	d003      	beq.n	8008224 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800821c:	4b06      	ldr	r3, [pc, #24]	; (8008238 <SysTick_Handler+0x40>)
 800821e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008222:	601a      	str	r2, [r3, #0]
 8008224:	2300      	movs	r3, #0
 8008226:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	f383 8811 	msr	BASEPRI, r3
}
 800822e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008230:	bf00      	nop
 8008232:	3708      	adds	r7, #8
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}
 8008238:	e000ed04 	.word	0xe000ed04

0800823c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800823c:	b480      	push	{r7}
 800823e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008240:	4b0b      	ldr	r3, [pc, #44]	; (8008270 <vPortSetupTimerInterrupt+0x34>)
 8008242:	2200      	movs	r2, #0
 8008244:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008246:	4b0b      	ldr	r3, [pc, #44]	; (8008274 <vPortSetupTimerInterrupt+0x38>)
 8008248:	2200      	movs	r2, #0
 800824a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800824c:	4b0a      	ldr	r3, [pc, #40]	; (8008278 <vPortSetupTimerInterrupt+0x3c>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a0a      	ldr	r2, [pc, #40]	; (800827c <vPortSetupTimerInterrupt+0x40>)
 8008252:	fba2 2303 	umull	r2, r3, r2, r3
 8008256:	099b      	lsrs	r3, r3, #6
 8008258:	4a09      	ldr	r2, [pc, #36]	; (8008280 <vPortSetupTimerInterrupt+0x44>)
 800825a:	3b01      	subs	r3, #1
 800825c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800825e:	4b04      	ldr	r3, [pc, #16]	; (8008270 <vPortSetupTimerInterrupt+0x34>)
 8008260:	2207      	movs	r2, #7
 8008262:	601a      	str	r2, [r3, #0]
}
 8008264:	bf00      	nop
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr
 800826e:	bf00      	nop
 8008270:	e000e010 	.word	0xe000e010
 8008274:	e000e018 	.word	0xe000e018
 8008278:	20000000 	.word	0x20000000
 800827c:	10624dd3 	.word	0x10624dd3
 8008280:	e000e014 	.word	0xe000e014

08008284 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008284:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008294 <vPortEnableVFP+0x10>
 8008288:	6801      	ldr	r1, [r0, #0]
 800828a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800828e:	6001      	str	r1, [r0, #0]
 8008290:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008292:	bf00      	nop
 8008294:	e000ed88 	.word	0xe000ed88

08008298 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b08a      	sub	sp, #40	; 0x28
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80082a0:	2300      	movs	r3, #0
 80082a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80082a4:	f7ff f944 	bl	8007530 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80082a8:	4b5b      	ldr	r3, [pc, #364]	; (8008418 <pvPortMalloc+0x180>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d101      	bne.n	80082b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80082b0:	f000 f920 	bl	80084f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80082b4:	4b59      	ldr	r3, [pc, #356]	; (800841c <pvPortMalloc+0x184>)
 80082b6:	681a      	ldr	r2, [r3, #0]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	4013      	ands	r3, r2
 80082bc:	2b00      	cmp	r3, #0
 80082be:	f040 8093 	bne.w	80083e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d01d      	beq.n	8008304 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80082c8:	2208      	movs	r2, #8
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	4413      	add	r3, r2
 80082ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f003 0307 	and.w	r3, r3, #7
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d014      	beq.n	8008304 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f023 0307 	bic.w	r3, r3, #7
 80082e0:	3308      	adds	r3, #8
 80082e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f003 0307 	and.w	r3, r3, #7
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d00a      	beq.n	8008304 <pvPortMalloc+0x6c>
	__asm volatile
 80082ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f2:	f383 8811 	msr	BASEPRI, r3
 80082f6:	f3bf 8f6f 	isb	sy
 80082fa:	f3bf 8f4f 	dsb	sy
 80082fe:	617b      	str	r3, [r7, #20]
}
 8008300:	bf00      	nop
 8008302:	e7fe      	b.n	8008302 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d06e      	beq.n	80083e8 <pvPortMalloc+0x150>
 800830a:	4b45      	ldr	r3, [pc, #276]	; (8008420 <pvPortMalloc+0x188>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	687a      	ldr	r2, [r7, #4]
 8008310:	429a      	cmp	r2, r3
 8008312:	d869      	bhi.n	80083e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008314:	4b43      	ldr	r3, [pc, #268]	; (8008424 <pvPortMalloc+0x18c>)
 8008316:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008318:	4b42      	ldr	r3, [pc, #264]	; (8008424 <pvPortMalloc+0x18c>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800831e:	e004      	b.n	800832a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008322:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800832a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800832c:	685b      	ldr	r3, [r3, #4]
 800832e:	687a      	ldr	r2, [r7, #4]
 8008330:	429a      	cmp	r2, r3
 8008332:	d903      	bls.n	800833c <pvPortMalloc+0xa4>
 8008334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d1f1      	bne.n	8008320 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800833c:	4b36      	ldr	r3, [pc, #216]	; (8008418 <pvPortMalloc+0x180>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008342:	429a      	cmp	r2, r3
 8008344:	d050      	beq.n	80083e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008346:	6a3b      	ldr	r3, [r7, #32]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	2208      	movs	r2, #8
 800834c:	4413      	add	r3, r2
 800834e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008352:	681a      	ldr	r2, [r3, #0]
 8008354:	6a3b      	ldr	r3, [r7, #32]
 8008356:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800835a:	685a      	ldr	r2, [r3, #4]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	1ad2      	subs	r2, r2, r3
 8008360:	2308      	movs	r3, #8
 8008362:	005b      	lsls	r3, r3, #1
 8008364:	429a      	cmp	r2, r3
 8008366:	d91f      	bls.n	80083a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008368:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	4413      	add	r3, r2
 800836e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008370:	69bb      	ldr	r3, [r7, #24]
 8008372:	f003 0307 	and.w	r3, r3, #7
 8008376:	2b00      	cmp	r3, #0
 8008378:	d00a      	beq.n	8008390 <pvPortMalloc+0xf8>
	__asm volatile
 800837a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800837e:	f383 8811 	msr	BASEPRI, r3
 8008382:	f3bf 8f6f 	isb	sy
 8008386:	f3bf 8f4f 	dsb	sy
 800838a:	613b      	str	r3, [r7, #16]
}
 800838c:	bf00      	nop
 800838e:	e7fe      	b.n	800838e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008392:	685a      	ldr	r2, [r3, #4]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	1ad2      	subs	r2, r2, r3
 8008398:	69bb      	ldr	r3, [r7, #24]
 800839a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800839c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80083a2:	69b8      	ldr	r0, [r7, #24]
 80083a4:	f000 f908 	bl	80085b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80083a8:	4b1d      	ldr	r3, [pc, #116]	; (8008420 <pvPortMalloc+0x188>)
 80083aa:	681a      	ldr	r2, [r3, #0]
 80083ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	4a1b      	ldr	r2, [pc, #108]	; (8008420 <pvPortMalloc+0x188>)
 80083b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80083b6:	4b1a      	ldr	r3, [pc, #104]	; (8008420 <pvPortMalloc+0x188>)
 80083b8:	681a      	ldr	r2, [r3, #0]
 80083ba:	4b1b      	ldr	r3, [pc, #108]	; (8008428 <pvPortMalloc+0x190>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	429a      	cmp	r2, r3
 80083c0:	d203      	bcs.n	80083ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80083c2:	4b17      	ldr	r3, [pc, #92]	; (8008420 <pvPortMalloc+0x188>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a18      	ldr	r2, [pc, #96]	; (8008428 <pvPortMalloc+0x190>)
 80083c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80083ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083cc:	685a      	ldr	r2, [r3, #4]
 80083ce:	4b13      	ldr	r3, [pc, #76]	; (800841c <pvPortMalloc+0x184>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	431a      	orrs	r2, r3
 80083d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80083d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083da:	2200      	movs	r2, #0
 80083dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80083de:	4b13      	ldr	r3, [pc, #76]	; (800842c <pvPortMalloc+0x194>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	3301      	adds	r3, #1
 80083e4:	4a11      	ldr	r2, [pc, #68]	; (800842c <pvPortMalloc+0x194>)
 80083e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80083e8:	f7ff f8b0 	bl	800754c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	f003 0307 	and.w	r3, r3, #7
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d00a      	beq.n	800840c <pvPortMalloc+0x174>
	__asm volatile
 80083f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083fa:	f383 8811 	msr	BASEPRI, r3
 80083fe:	f3bf 8f6f 	isb	sy
 8008402:	f3bf 8f4f 	dsb	sy
 8008406:	60fb      	str	r3, [r7, #12]
}
 8008408:	bf00      	nop
 800840a:	e7fe      	b.n	800840a <pvPortMalloc+0x172>
	return pvReturn;
 800840c:	69fb      	ldr	r3, [r7, #28]
}
 800840e:	4618      	mov	r0, r3
 8008410:	3728      	adds	r7, #40	; 0x28
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
 8008416:	bf00      	nop
 8008418:	2000cf2c 	.word	0x2000cf2c
 800841c:	2000cf40 	.word	0x2000cf40
 8008420:	2000cf30 	.word	0x2000cf30
 8008424:	2000cf24 	.word	0x2000cf24
 8008428:	2000cf34 	.word	0x2000cf34
 800842c:	2000cf38 	.word	0x2000cf38

08008430 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b086      	sub	sp, #24
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d04d      	beq.n	80084de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008442:	2308      	movs	r3, #8
 8008444:	425b      	negs	r3, r3
 8008446:	697a      	ldr	r2, [r7, #20]
 8008448:	4413      	add	r3, r2
 800844a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	685a      	ldr	r2, [r3, #4]
 8008454:	4b24      	ldr	r3, [pc, #144]	; (80084e8 <vPortFree+0xb8>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4013      	ands	r3, r2
 800845a:	2b00      	cmp	r3, #0
 800845c:	d10a      	bne.n	8008474 <vPortFree+0x44>
	__asm volatile
 800845e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008462:	f383 8811 	msr	BASEPRI, r3
 8008466:	f3bf 8f6f 	isb	sy
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	60fb      	str	r3, [r7, #12]
}
 8008470:	bf00      	nop
 8008472:	e7fe      	b.n	8008472 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d00a      	beq.n	8008492 <vPortFree+0x62>
	__asm volatile
 800847c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008480:	f383 8811 	msr	BASEPRI, r3
 8008484:	f3bf 8f6f 	isb	sy
 8008488:	f3bf 8f4f 	dsb	sy
 800848c:	60bb      	str	r3, [r7, #8]
}
 800848e:	bf00      	nop
 8008490:	e7fe      	b.n	8008490 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	685a      	ldr	r2, [r3, #4]
 8008496:	4b14      	ldr	r3, [pc, #80]	; (80084e8 <vPortFree+0xb8>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4013      	ands	r3, r2
 800849c:	2b00      	cmp	r3, #0
 800849e:	d01e      	beq.n	80084de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d11a      	bne.n	80084de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	685a      	ldr	r2, [r3, #4]
 80084ac:	4b0e      	ldr	r3, [pc, #56]	; (80084e8 <vPortFree+0xb8>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	43db      	mvns	r3, r3
 80084b2:	401a      	ands	r2, r3
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80084b8:	f7ff f83a 	bl	8007530 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	685a      	ldr	r2, [r3, #4]
 80084c0:	4b0a      	ldr	r3, [pc, #40]	; (80084ec <vPortFree+0xbc>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4413      	add	r3, r2
 80084c6:	4a09      	ldr	r2, [pc, #36]	; (80084ec <vPortFree+0xbc>)
 80084c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80084ca:	6938      	ldr	r0, [r7, #16]
 80084cc:	f000 f874 	bl	80085b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80084d0:	4b07      	ldr	r3, [pc, #28]	; (80084f0 <vPortFree+0xc0>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	3301      	adds	r3, #1
 80084d6:	4a06      	ldr	r2, [pc, #24]	; (80084f0 <vPortFree+0xc0>)
 80084d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80084da:	f7ff f837 	bl	800754c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80084de:	bf00      	nop
 80084e0:	3718      	adds	r7, #24
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}
 80084e6:	bf00      	nop
 80084e8:	2000cf40 	.word	0x2000cf40
 80084ec:	2000cf30 	.word	0x2000cf30
 80084f0:	2000cf3c 	.word	0x2000cf3c

080084f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80084fa:	f44f 4348 	mov.w	r3, #51200	; 0xc800
 80084fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008500:	4b27      	ldr	r3, [pc, #156]	; (80085a0 <prvHeapInit+0xac>)
 8008502:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f003 0307 	and.w	r3, r3, #7
 800850a:	2b00      	cmp	r3, #0
 800850c:	d00c      	beq.n	8008528 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	3307      	adds	r3, #7
 8008512:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f023 0307 	bic.w	r3, r3, #7
 800851a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800851c:	68ba      	ldr	r2, [r7, #8]
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	1ad3      	subs	r3, r2, r3
 8008522:	4a1f      	ldr	r2, [pc, #124]	; (80085a0 <prvHeapInit+0xac>)
 8008524:	4413      	add	r3, r2
 8008526:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800852c:	4a1d      	ldr	r2, [pc, #116]	; (80085a4 <prvHeapInit+0xb0>)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008532:	4b1c      	ldr	r3, [pc, #112]	; (80085a4 <prvHeapInit+0xb0>)
 8008534:	2200      	movs	r2, #0
 8008536:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	4413      	add	r3, r2
 800853e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008540:	2208      	movs	r2, #8
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	1a9b      	subs	r3, r3, r2
 8008546:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f023 0307 	bic.w	r3, r3, #7
 800854e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	4a15      	ldr	r2, [pc, #84]	; (80085a8 <prvHeapInit+0xb4>)
 8008554:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008556:	4b14      	ldr	r3, [pc, #80]	; (80085a8 <prvHeapInit+0xb4>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	2200      	movs	r2, #0
 800855c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800855e:	4b12      	ldr	r3, [pc, #72]	; (80085a8 <prvHeapInit+0xb4>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	2200      	movs	r2, #0
 8008564:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	68fa      	ldr	r2, [r7, #12]
 800856e:	1ad2      	subs	r2, r2, r3
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008574:	4b0c      	ldr	r3, [pc, #48]	; (80085a8 <prvHeapInit+0xb4>)
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	4a0a      	ldr	r2, [pc, #40]	; (80085ac <prvHeapInit+0xb8>)
 8008582:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	4a09      	ldr	r2, [pc, #36]	; (80085b0 <prvHeapInit+0xbc>)
 800858a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800858c:	4b09      	ldr	r3, [pc, #36]	; (80085b4 <prvHeapInit+0xc0>)
 800858e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008592:	601a      	str	r2, [r3, #0]
}
 8008594:	bf00      	nop
 8008596:	3714      	adds	r7, #20
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr
 80085a0:	20000724 	.word	0x20000724
 80085a4:	2000cf24 	.word	0x2000cf24
 80085a8:	2000cf2c 	.word	0x2000cf2c
 80085ac:	2000cf34 	.word	0x2000cf34
 80085b0:	2000cf30 	.word	0x2000cf30
 80085b4:	2000cf40 	.word	0x2000cf40

080085b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80085b8:	b480      	push	{r7}
 80085ba:	b085      	sub	sp, #20
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80085c0:	4b28      	ldr	r3, [pc, #160]	; (8008664 <prvInsertBlockIntoFreeList+0xac>)
 80085c2:	60fb      	str	r3, [r7, #12]
 80085c4:	e002      	b.n	80085cc <prvInsertBlockIntoFreeList+0x14>
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	60fb      	str	r3, [r7, #12]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	687a      	ldr	r2, [r7, #4]
 80085d2:	429a      	cmp	r2, r3
 80085d4:	d8f7      	bhi.n	80085c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	68ba      	ldr	r2, [r7, #8]
 80085e0:	4413      	add	r3, r2
 80085e2:	687a      	ldr	r2, [r7, #4]
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d108      	bne.n	80085fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	685a      	ldr	r2, [r3, #4]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	441a      	add	r2, r3
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	68ba      	ldr	r2, [r7, #8]
 8008604:	441a      	add	r2, r3
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	429a      	cmp	r2, r3
 800860c:	d118      	bne.n	8008640 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681a      	ldr	r2, [r3, #0]
 8008612:	4b15      	ldr	r3, [pc, #84]	; (8008668 <prvInsertBlockIntoFreeList+0xb0>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	429a      	cmp	r2, r3
 8008618:	d00d      	beq.n	8008636 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	685a      	ldr	r2, [r3, #4]
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	441a      	add	r2, r3
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	681a      	ldr	r2, [r3, #0]
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	601a      	str	r2, [r3, #0]
 8008634:	e008      	b.n	8008648 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008636:	4b0c      	ldr	r3, [pc, #48]	; (8008668 <prvInsertBlockIntoFreeList+0xb0>)
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	601a      	str	r2, [r3, #0]
 800863e:	e003      	b.n	8008648 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008648:	68fa      	ldr	r2, [r7, #12]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	429a      	cmp	r2, r3
 800864e:	d002      	beq.n	8008656 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	687a      	ldr	r2, [r7, #4]
 8008654:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008656:	bf00      	nop
 8008658:	3714      	adds	r7, #20
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr
 8008662:	bf00      	nop
 8008664:	2000cf24 	.word	0x2000cf24
 8008668:	2000cf2c 	.word	0x2000cf2c

0800866c <__errno>:
 800866c:	4b01      	ldr	r3, [pc, #4]	; (8008674 <__errno+0x8>)
 800866e:	6818      	ldr	r0, [r3, #0]
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	20000010 	.word	0x20000010

08008678 <__sflush_r>:
 8008678:	898a      	ldrh	r2, [r1, #12]
 800867a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800867e:	4605      	mov	r5, r0
 8008680:	0710      	lsls	r0, r2, #28
 8008682:	460c      	mov	r4, r1
 8008684:	d458      	bmi.n	8008738 <__sflush_r+0xc0>
 8008686:	684b      	ldr	r3, [r1, #4]
 8008688:	2b00      	cmp	r3, #0
 800868a:	dc05      	bgt.n	8008698 <__sflush_r+0x20>
 800868c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800868e:	2b00      	cmp	r3, #0
 8008690:	dc02      	bgt.n	8008698 <__sflush_r+0x20>
 8008692:	2000      	movs	r0, #0
 8008694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008698:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800869a:	2e00      	cmp	r6, #0
 800869c:	d0f9      	beq.n	8008692 <__sflush_r+0x1a>
 800869e:	2300      	movs	r3, #0
 80086a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80086a4:	682f      	ldr	r7, [r5, #0]
 80086a6:	602b      	str	r3, [r5, #0]
 80086a8:	d032      	beq.n	8008710 <__sflush_r+0x98>
 80086aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80086ac:	89a3      	ldrh	r3, [r4, #12]
 80086ae:	075a      	lsls	r2, r3, #29
 80086b0:	d505      	bpl.n	80086be <__sflush_r+0x46>
 80086b2:	6863      	ldr	r3, [r4, #4]
 80086b4:	1ac0      	subs	r0, r0, r3
 80086b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80086b8:	b10b      	cbz	r3, 80086be <__sflush_r+0x46>
 80086ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086bc:	1ac0      	subs	r0, r0, r3
 80086be:	2300      	movs	r3, #0
 80086c0:	4602      	mov	r2, r0
 80086c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086c4:	6a21      	ldr	r1, [r4, #32]
 80086c6:	4628      	mov	r0, r5
 80086c8:	47b0      	blx	r6
 80086ca:	1c43      	adds	r3, r0, #1
 80086cc:	89a3      	ldrh	r3, [r4, #12]
 80086ce:	d106      	bne.n	80086de <__sflush_r+0x66>
 80086d0:	6829      	ldr	r1, [r5, #0]
 80086d2:	291d      	cmp	r1, #29
 80086d4:	d82c      	bhi.n	8008730 <__sflush_r+0xb8>
 80086d6:	4a2a      	ldr	r2, [pc, #168]	; (8008780 <__sflush_r+0x108>)
 80086d8:	40ca      	lsrs	r2, r1
 80086da:	07d6      	lsls	r6, r2, #31
 80086dc:	d528      	bpl.n	8008730 <__sflush_r+0xb8>
 80086de:	2200      	movs	r2, #0
 80086e0:	6062      	str	r2, [r4, #4]
 80086e2:	04d9      	lsls	r1, r3, #19
 80086e4:	6922      	ldr	r2, [r4, #16]
 80086e6:	6022      	str	r2, [r4, #0]
 80086e8:	d504      	bpl.n	80086f4 <__sflush_r+0x7c>
 80086ea:	1c42      	adds	r2, r0, #1
 80086ec:	d101      	bne.n	80086f2 <__sflush_r+0x7a>
 80086ee:	682b      	ldr	r3, [r5, #0]
 80086f0:	b903      	cbnz	r3, 80086f4 <__sflush_r+0x7c>
 80086f2:	6560      	str	r0, [r4, #84]	; 0x54
 80086f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086f6:	602f      	str	r7, [r5, #0]
 80086f8:	2900      	cmp	r1, #0
 80086fa:	d0ca      	beq.n	8008692 <__sflush_r+0x1a>
 80086fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008700:	4299      	cmp	r1, r3
 8008702:	d002      	beq.n	800870a <__sflush_r+0x92>
 8008704:	4628      	mov	r0, r5
 8008706:	f000 f9cf 	bl	8008aa8 <_free_r>
 800870a:	2000      	movs	r0, #0
 800870c:	6360      	str	r0, [r4, #52]	; 0x34
 800870e:	e7c1      	b.n	8008694 <__sflush_r+0x1c>
 8008710:	6a21      	ldr	r1, [r4, #32]
 8008712:	2301      	movs	r3, #1
 8008714:	4628      	mov	r0, r5
 8008716:	47b0      	blx	r6
 8008718:	1c41      	adds	r1, r0, #1
 800871a:	d1c7      	bne.n	80086ac <__sflush_r+0x34>
 800871c:	682b      	ldr	r3, [r5, #0]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d0c4      	beq.n	80086ac <__sflush_r+0x34>
 8008722:	2b1d      	cmp	r3, #29
 8008724:	d001      	beq.n	800872a <__sflush_r+0xb2>
 8008726:	2b16      	cmp	r3, #22
 8008728:	d101      	bne.n	800872e <__sflush_r+0xb6>
 800872a:	602f      	str	r7, [r5, #0]
 800872c:	e7b1      	b.n	8008692 <__sflush_r+0x1a>
 800872e:	89a3      	ldrh	r3, [r4, #12]
 8008730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008734:	81a3      	strh	r3, [r4, #12]
 8008736:	e7ad      	b.n	8008694 <__sflush_r+0x1c>
 8008738:	690f      	ldr	r7, [r1, #16]
 800873a:	2f00      	cmp	r7, #0
 800873c:	d0a9      	beq.n	8008692 <__sflush_r+0x1a>
 800873e:	0793      	lsls	r3, r2, #30
 8008740:	680e      	ldr	r6, [r1, #0]
 8008742:	bf08      	it	eq
 8008744:	694b      	ldreq	r3, [r1, #20]
 8008746:	600f      	str	r7, [r1, #0]
 8008748:	bf18      	it	ne
 800874a:	2300      	movne	r3, #0
 800874c:	eba6 0807 	sub.w	r8, r6, r7
 8008750:	608b      	str	r3, [r1, #8]
 8008752:	f1b8 0f00 	cmp.w	r8, #0
 8008756:	dd9c      	ble.n	8008692 <__sflush_r+0x1a>
 8008758:	6a21      	ldr	r1, [r4, #32]
 800875a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800875c:	4643      	mov	r3, r8
 800875e:	463a      	mov	r2, r7
 8008760:	4628      	mov	r0, r5
 8008762:	47b0      	blx	r6
 8008764:	2800      	cmp	r0, #0
 8008766:	dc06      	bgt.n	8008776 <__sflush_r+0xfe>
 8008768:	89a3      	ldrh	r3, [r4, #12]
 800876a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800876e:	81a3      	strh	r3, [r4, #12]
 8008770:	f04f 30ff 	mov.w	r0, #4294967295
 8008774:	e78e      	b.n	8008694 <__sflush_r+0x1c>
 8008776:	4407      	add	r7, r0
 8008778:	eba8 0800 	sub.w	r8, r8, r0
 800877c:	e7e9      	b.n	8008752 <__sflush_r+0xda>
 800877e:	bf00      	nop
 8008780:	20400001 	.word	0x20400001

08008784 <_fflush_r>:
 8008784:	b538      	push	{r3, r4, r5, lr}
 8008786:	690b      	ldr	r3, [r1, #16]
 8008788:	4605      	mov	r5, r0
 800878a:	460c      	mov	r4, r1
 800878c:	b913      	cbnz	r3, 8008794 <_fflush_r+0x10>
 800878e:	2500      	movs	r5, #0
 8008790:	4628      	mov	r0, r5
 8008792:	bd38      	pop	{r3, r4, r5, pc}
 8008794:	b118      	cbz	r0, 800879e <_fflush_r+0x1a>
 8008796:	6983      	ldr	r3, [r0, #24]
 8008798:	b90b      	cbnz	r3, 800879e <_fflush_r+0x1a>
 800879a:	f000 f899 	bl	80088d0 <__sinit>
 800879e:	4b14      	ldr	r3, [pc, #80]	; (80087f0 <_fflush_r+0x6c>)
 80087a0:	429c      	cmp	r4, r3
 80087a2:	d11b      	bne.n	80087dc <_fflush_r+0x58>
 80087a4:	686c      	ldr	r4, [r5, #4]
 80087a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d0ef      	beq.n	800878e <_fflush_r+0xa>
 80087ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80087b0:	07d0      	lsls	r0, r2, #31
 80087b2:	d404      	bmi.n	80087be <_fflush_r+0x3a>
 80087b4:	0599      	lsls	r1, r3, #22
 80087b6:	d402      	bmi.n	80087be <_fflush_r+0x3a>
 80087b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087ba:	f000 f94c 	bl	8008a56 <__retarget_lock_acquire_recursive>
 80087be:	4628      	mov	r0, r5
 80087c0:	4621      	mov	r1, r4
 80087c2:	f7ff ff59 	bl	8008678 <__sflush_r>
 80087c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087c8:	07da      	lsls	r2, r3, #31
 80087ca:	4605      	mov	r5, r0
 80087cc:	d4e0      	bmi.n	8008790 <_fflush_r+0xc>
 80087ce:	89a3      	ldrh	r3, [r4, #12]
 80087d0:	059b      	lsls	r3, r3, #22
 80087d2:	d4dd      	bmi.n	8008790 <_fflush_r+0xc>
 80087d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087d6:	f000 f93f 	bl	8008a58 <__retarget_lock_release_recursive>
 80087da:	e7d9      	b.n	8008790 <_fflush_r+0xc>
 80087dc:	4b05      	ldr	r3, [pc, #20]	; (80087f4 <_fflush_r+0x70>)
 80087de:	429c      	cmp	r4, r3
 80087e0:	d101      	bne.n	80087e6 <_fflush_r+0x62>
 80087e2:	68ac      	ldr	r4, [r5, #8]
 80087e4:	e7df      	b.n	80087a6 <_fflush_r+0x22>
 80087e6:	4b04      	ldr	r3, [pc, #16]	; (80087f8 <_fflush_r+0x74>)
 80087e8:	429c      	cmp	r4, r3
 80087ea:	bf08      	it	eq
 80087ec:	68ec      	ldreq	r4, [r5, #12]
 80087ee:	e7da      	b.n	80087a6 <_fflush_r+0x22>
 80087f0:	0800d370 	.word	0x0800d370
 80087f4:	0800d390 	.word	0x0800d390
 80087f8:	0800d350 	.word	0x0800d350

080087fc <fflush>:
 80087fc:	4601      	mov	r1, r0
 80087fe:	b920      	cbnz	r0, 800880a <fflush+0xe>
 8008800:	4b04      	ldr	r3, [pc, #16]	; (8008814 <fflush+0x18>)
 8008802:	4905      	ldr	r1, [pc, #20]	; (8008818 <fflush+0x1c>)
 8008804:	6818      	ldr	r0, [r3, #0]
 8008806:	f000 b8e1 	b.w	80089cc <_fwalk_reent>
 800880a:	4b04      	ldr	r3, [pc, #16]	; (800881c <fflush+0x20>)
 800880c:	6818      	ldr	r0, [r3, #0]
 800880e:	f7ff bfb9 	b.w	8008784 <_fflush_r>
 8008812:	bf00      	nop
 8008814:	0800d3b0 	.word	0x0800d3b0
 8008818:	08008785 	.word	0x08008785
 800881c:	20000010 	.word	0x20000010

08008820 <std>:
 8008820:	2300      	movs	r3, #0
 8008822:	b510      	push	{r4, lr}
 8008824:	4604      	mov	r4, r0
 8008826:	e9c0 3300 	strd	r3, r3, [r0]
 800882a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800882e:	6083      	str	r3, [r0, #8]
 8008830:	8181      	strh	r1, [r0, #12]
 8008832:	6643      	str	r3, [r0, #100]	; 0x64
 8008834:	81c2      	strh	r2, [r0, #14]
 8008836:	6183      	str	r3, [r0, #24]
 8008838:	4619      	mov	r1, r3
 800883a:	2208      	movs	r2, #8
 800883c:	305c      	adds	r0, #92	; 0x5c
 800883e:	f000 f92b 	bl	8008a98 <memset>
 8008842:	4b05      	ldr	r3, [pc, #20]	; (8008858 <std+0x38>)
 8008844:	6263      	str	r3, [r4, #36]	; 0x24
 8008846:	4b05      	ldr	r3, [pc, #20]	; (800885c <std+0x3c>)
 8008848:	62a3      	str	r3, [r4, #40]	; 0x28
 800884a:	4b05      	ldr	r3, [pc, #20]	; (8008860 <std+0x40>)
 800884c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800884e:	4b05      	ldr	r3, [pc, #20]	; (8008864 <std+0x44>)
 8008850:	6224      	str	r4, [r4, #32]
 8008852:	6323      	str	r3, [r4, #48]	; 0x30
 8008854:	bd10      	pop	{r4, pc}
 8008856:	bf00      	nop
 8008858:	08009ae5 	.word	0x08009ae5
 800885c:	08009b07 	.word	0x08009b07
 8008860:	08009b3f 	.word	0x08009b3f
 8008864:	08009b63 	.word	0x08009b63

08008868 <_cleanup_r>:
 8008868:	4901      	ldr	r1, [pc, #4]	; (8008870 <_cleanup_r+0x8>)
 800886a:	f000 b8af 	b.w	80089cc <_fwalk_reent>
 800886e:	bf00      	nop
 8008870:	08008785 	.word	0x08008785

08008874 <__sfmoreglue>:
 8008874:	b570      	push	{r4, r5, r6, lr}
 8008876:	2268      	movs	r2, #104	; 0x68
 8008878:	1e4d      	subs	r5, r1, #1
 800887a:	4355      	muls	r5, r2
 800887c:	460e      	mov	r6, r1
 800887e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008882:	f000 f97d 	bl	8008b80 <_malloc_r>
 8008886:	4604      	mov	r4, r0
 8008888:	b140      	cbz	r0, 800889c <__sfmoreglue+0x28>
 800888a:	2100      	movs	r1, #0
 800888c:	e9c0 1600 	strd	r1, r6, [r0]
 8008890:	300c      	adds	r0, #12
 8008892:	60a0      	str	r0, [r4, #8]
 8008894:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008898:	f000 f8fe 	bl	8008a98 <memset>
 800889c:	4620      	mov	r0, r4
 800889e:	bd70      	pop	{r4, r5, r6, pc}

080088a0 <__sfp_lock_acquire>:
 80088a0:	4801      	ldr	r0, [pc, #4]	; (80088a8 <__sfp_lock_acquire+0x8>)
 80088a2:	f000 b8d8 	b.w	8008a56 <__retarget_lock_acquire_recursive>
 80088a6:	bf00      	nop
 80088a8:	2000cf45 	.word	0x2000cf45

080088ac <__sfp_lock_release>:
 80088ac:	4801      	ldr	r0, [pc, #4]	; (80088b4 <__sfp_lock_release+0x8>)
 80088ae:	f000 b8d3 	b.w	8008a58 <__retarget_lock_release_recursive>
 80088b2:	bf00      	nop
 80088b4:	2000cf45 	.word	0x2000cf45

080088b8 <__sinit_lock_acquire>:
 80088b8:	4801      	ldr	r0, [pc, #4]	; (80088c0 <__sinit_lock_acquire+0x8>)
 80088ba:	f000 b8cc 	b.w	8008a56 <__retarget_lock_acquire_recursive>
 80088be:	bf00      	nop
 80088c0:	2000cf46 	.word	0x2000cf46

080088c4 <__sinit_lock_release>:
 80088c4:	4801      	ldr	r0, [pc, #4]	; (80088cc <__sinit_lock_release+0x8>)
 80088c6:	f000 b8c7 	b.w	8008a58 <__retarget_lock_release_recursive>
 80088ca:	bf00      	nop
 80088cc:	2000cf46 	.word	0x2000cf46

080088d0 <__sinit>:
 80088d0:	b510      	push	{r4, lr}
 80088d2:	4604      	mov	r4, r0
 80088d4:	f7ff fff0 	bl	80088b8 <__sinit_lock_acquire>
 80088d8:	69a3      	ldr	r3, [r4, #24]
 80088da:	b11b      	cbz	r3, 80088e4 <__sinit+0x14>
 80088dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088e0:	f7ff bff0 	b.w	80088c4 <__sinit_lock_release>
 80088e4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80088e8:	6523      	str	r3, [r4, #80]	; 0x50
 80088ea:	4b13      	ldr	r3, [pc, #76]	; (8008938 <__sinit+0x68>)
 80088ec:	4a13      	ldr	r2, [pc, #76]	; (800893c <__sinit+0x6c>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	62a2      	str	r2, [r4, #40]	; 0x28
 80088f2:	42a3      	cmp	r3, r4
 80088f4:	bf04      	itt	eq
 80088f6:	2301      	moveq	r3, #1
 80088f8:	61a3      	streq	r3, [r4, #24]
 80088fa:	4620      	mov	r0, r4
 80088fc:	f000 f820 	bl	8008940 <__sfp>
 8008900:	6060      	str	r0, [r4, #4]
 8008902:	4620      	mov	r0, r4
 8008904:	f000 f81c 	bl	8008940 <__sfp>
 8008908:	60a0      	str	r0, [r4, #8]
 800890a:	4620      	mov	r0, r4
 800890c:	f000 f818 	bl	8008940 <__sfp>
 8008910:	2200      	movs	r2, #0
 8008912:	60e0      	str	r0, [r4, #12]
 8008914:	2104      	movs	r1, #4
 8008916:	6860      	ldr	r0, [r4, #4]
 8008918:	f7ff ff82 	bl	8008820 <std>
 800891c:	68a0      	ldr	r0, [r4, #8]
 800891e:	2201      	movs	r2, #1
 8008920:	2109      	movs	r1, #9
 8008922:	f7ff ff7d 	bl	8008820 <std>
 8008926:	68e0      	ldr	r0, [r4, #12]
 8008928:	2202      	movs	r2, #2
 800892a:	2112      	movs	r1, #18
 800892c:	f7ff ff78 	bl	8008820 <std>
 8008930:	2301      	movs	r3, #1
 8008932:	61a3      	str	r3, [r4, #24]
 8008934:	e7d2      	b.n	80088dc <__sinit+0xc>
 8008936:	bf00      	nop
 8008938:	0800d3b0 	.word	0x0800d3b0
 800893c:	08008869 	.word	0x08008869

08008940 <__sfp>:
 8008940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008942:	4607      	mov	r7, r0
 8008944:	f7ff ffac 	bl	80088a0 <__sfp_lock_acquire>
 8008948:	4b1e      	ldr	r3, [pc, #120]	; (80089c4 <__sfp+0x84>)
 800894a:	681e      	ldr	r6, [r3, #0]
 800894c:	69b3      	ldr	r3, [r6, #24]
 800894e:	b913      	cbnz	r3, 8008956 <__sfp+0x16>
 8008950:	4630      	mov	r0, r6
 8008952:	f7ff ffbd 	bl	80088d0 <__sinit>
 8008956:	3648      	adds	r6, #72	; 0x48
 8008958:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800895c:	3b01      	subs	r3, #1
 800895e:	d503      	bpl.n	8008968 <__sfp+0x28>
 8008960:	6833      	ldr	r3, [r6, #0]
 8008962:	b30b      	cbz	r3, 80089a8 <__sfp+0x68>
 8008964:	6836      	ldr	r6, [r6, #0]
 8008966:	e7f7      	b.n	8008958 <__sfp+0x18>
 8008968:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800896c:	b9d5      	cbnz	r5, 80089a4 <__sfp+0x64>
 800896e:	4b16      	ldr	r3, [pc, #88]	; (80089c8 <__sfp+0x88>)
 8008970:	60e3      	str	r3, [r4, #12]
 8008972:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008976:	6665      	str	r5, [r4, #100]	; 0x64
 8008978:	f000 f86c 	bl	8008a54 <__retarget_lock_init_recursive>
 800897c:	f7ff ff96 	bl	80088ac <__sfp_lock_release>
 8008980:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008984:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008988:	6025      	str	r5, [r4, #0]
 800898a:	61a5      	str	r5, [r4, #24]
 800898c:	2208      	movs	r2, #8
 800898e:	4629      	mov	r1, r5
 8008990:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008994:	f000 f880 	bl	8008a98 <memset>
 8008998:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800899c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80089a0:	4620      	mov	r0, r4
 80089a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089a4:	3468      	adds	r4, #104	; 0x68
 80089a6:	e7d9      	b.n	800895c <__sfp+0x1c>
 80089a8:	2104      	movs	r1, #4
 80089aa:	4638      	mov	r0, r7
 80089ac:	f7ff ff62 	bl	8008874 <__sfmoreglue>
 80089b0:	4604      	mov	r4, r0
 80089b2:	6030      	str	r0, [r6, #0]
 80089b4:	2800      	cmp	r0, #0
 80089b6:	d1d5      	bne.n	8008964 <__sfp+0x24>
 80089b8:	f7ff ff78 	bl	80088ac <__sfp_lock_release>
 80089bc:	230c      	movs	r3, #12
 80089be:	603b      	str	r3, [r7, #0]
 80089c0:	e7ee      	b.n	80089a0 <__sfp+0x60>
 80089c2:	bf00      	nop
 80089c4:	0800d3b0 	.word	0x0800d3b0
 80089c8:	ffff0001 	.word	0xffff0001

080089cc <_fwalk_reent>:
 80089cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089d0:	4606      	mov	r6, r0
 80089d2:	4688      	mov	r8, r1
 80089d4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80089d8:	2700      	movs	r7, #0
 80089da:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80089de:	f1b9 0901 	subs.w	r9, r9, #1
 80089e2:	d505      	bpl.n	80089f0 <_fwalk_reent+0x24>
 80089e4:	6824      	ldr	r4, [r4, #0]
 80089e6:	2c00      	cmp	r4, #0
 80089e8:	d1f7      	bne.n	80089da <_fwalk_reent+0xe>
 80089ea:	4638      	mov	r0, r7
 80089ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089f0:	89ab      	ldrh	r3, [r5, #12]
 80089f2:	2b01      	cmp	r3, #1
 80089f4:	d907      	bls.n	8008a06 <_fwalk_reent+0x3a>
 80089f6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80089fa:	3301      	adds	r3, #1
 80089fc:	d003      	beq.n	8008a06 <_fwalk_reent+0x3a>
 80089fe:	4629      	mov	r1, r5
 8008a00:	4630      	mov	r0, r6
 8008a02:	47c0      	blx	r8
 8008a04:	4307      	orrs	r7, r0
 8008a06:	3568      	adds	r5, #104	; 0x68
 8008a08:	e7e9      	b.n	80089de <_fwalk_reent+0x12>
	...

08008a0c <__libc_init_array>:
 8008a0c:	b570      	push	{r4, r5, r6, lr}
 8008a0e:	4d0d      	ldr	r5, [pc, #52]	; (8008a44 <__libc_init_array+0x38>)
 8008a10:	4c0d      	ldr	r4, [pc, #52]	; (8008a48 <__libc_init_array+0x3c>)
 8008a12:	1b64      	subs	r4, r4, r5
 8008a14:	10a4      	asrs	r4, r4, #2
 8008a16:	2600      	movs	r6, #0
 8008a18:	42a6      	cmp	r6, r4
 8008a1a:	d109      	bne.n	8008a30 <__libc_init_array+0x24>
 8008a1c:	4d0b      	ldr	r5, [pc, #44]	; (8008a4c <__libc_init_array+0x40>)
 8008a1e:	4c0c      	ldr	r4, [pc, #48]	; (8008a50 <__libc_init_array+0x44>)
 8008a20:	f004 fb72 	bl	800d108 <_init>
 8008a24:	1b64      	subs	r4, r4, r5
 8008a26:	10a4      	asrs	r4, r4, #2
 8008a28:	2600      	movs	r6, #0
 8008a2a:	42a6      	cmp	r6, r4
 8008a2c:	d105      	bne.n	8008a3a <__libc_init_array+0x2e>
 8008a2e:	bd70      	pop	{r4, r5, r6, pc}
 8008a30:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a34:	4798      	blx	r3
 8008a36:	3601      	adds	r6, #1
 8008a38:	e7ee      	b.n	8008a18 <__libc_init_array+0xc>
 8008a3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a3e:	4798      	blx	r3
 8008a40:	3601      	adds	r6, #1
 8008a42:	e7f2      	b.n	8008a2a <__libc_init_array+0x1e>
 8008a44:	0800d7fc 	.word	0x0800d7fc
 8008a48:	0800d7fc 	.word	0x0800d7fc
 8008a4c:	0800d7fc 	.word	0x0800d7fc
 8008a50:	0800d800 	.word	0x0800d800

08008a54 <__retarget_lock_init_recursive>:
 8008a54:	4770      	bx	lr

08008a56 <__retarget_lock_acquire_recursive>:
 8008a56:	4770      	bx	lr

08008a58 <__retarget_lock_release_recursive>:
 8008a58:	4770      	bx	lr
	...

08008a5c <malloc>:
 8008a5c:	4b02      	ldr	r3, [pc, #8]	; (8008a68 <malloc+0xc>)
 8008a5e:	4601      	mov	r1, r0
 8008a60:	6818      	ldr	r0, [r3, #0]
 8008a62:	f000 b88d 	b.w	8008b80 <_malloc_r>
 8008a66:	bf00      	nop
 8008a68:	20000010 	.word	0x20000010

08008a6c <free>:
 8008a6c:	4b02      	ldr	r3, [pc, #8]	; (8008a78 <free+0xc>)
 8008a6e:	4601      	mov	r1, r0
 8008a70:	6818      	ldr	r0, [r3, #0]
 8008a72:	f000 b819 	b.w	8008aa8 <_free_r>
 8008a76:	bf00      	nop
 8008a78:	20000010 	.word	0x20000010

08008a7c <memcpy>:
 8008a7c:	440a      	add	r2, r1
 8008a7e:	4291      	cmp	r1, r2
 8008a80:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a84:	d100      	bne.n	8008a88 <memcpy+0xc>
 8008a86:	4770      	bx	lr
 8008a88:	b510      	push	{r4, lr}
 8008a8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a92:	4291      	cmp	r1, r2
 8008a94:	d1f9      	bne.n	8008a8a <memcpy+0xe>
 8008a96:	bd10      	pop	{r4, pc}

08008a98 <memset>:
 8008a98:	4402      	add	r2, r0
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d100      	bne.n	8008aa2 <memset+0xa>
 8008aa0:	4770      	bx	lr
 8008aa2:	f803 1b01 	strb.w	r1, [r3], #1
 8008aa6:	e7f9      	b.n	8008a9c <memset+0x4>

08008aa8 <_free_r>:
 8008aa8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008aaa:	2900      	cmp	r1, #0
 8008aac:	d044      	beq.n	8008b38 <_free_r+0x90>
 8008aae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ab2:	9001      	str	r0, [sp, #4]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	f1a1 0404 	sub.w	r4, r1, #4
 8008aba:	bfb8      	it	lt
 8008abc:	18e4      	addlt	r4, r4, r3
 8008abe:	f003 fa5f 	bl	800bf80 <__malloc_lock>
 8008ac2:	4a1e      	ldr	r2, [pc, #120]	; (8008b3c <_free_r+0x94>)
 8008ac4:	9801      	ldr	r0, [sp, #4]
 8008ac6:	6813      	ldr	r3, [r2, #0]
 8008ac8:	b933      	cbnz	r3, 8008ad8 <_free_r+0x30>
 8008aca:	6063      	str	r3, [r4, #4]
 8008acc:	6014      	str	r4, [r2, #0]
 8008ace:	b003      	add	sp, #12
 8008ad0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008ad4:	f003 ba5a 	b.w	800bf8c <__malloc_unlock>
 8008ad8:	42a3      	cmp	r3, r4
 8008ada:	d908      	bls.n	8008aee <_free_r+0x46>
 8008adc:	6825      	ldr	r5, [r4, #0]
 8008ade:	1961      	adds	r1, r4, r5
 8008ae0:	428b      	cmp	r3, r1
 8008ae2:	bf01      	itttt	eq
 8008ae4:	6819      	ldreq	r1, [r3, #0]
 8008ae6:	685b      	ldreq	r3, [r3, #4]
 8008ae8:	1949      	addeq	r1, r1, r5
 8008aea:	6021      	streq	r1, [r4, #0]
 8008aec:	e7ed      	b.n	8008aca <_free_r+0x22>
 8008aee:	461a      	mov	r2, r3
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	b10b      	cbz	r3, 8008af8 <_free_r+0x50>
 8008af4:	42a3      	cmp	r3, r4
 8008af6:	d9fa      	bls.n	8008aee <_free_r+0x46>
 8008af8:	6811      	ldr	r1, [r2, #0]
 8008afa:	1855      	adds	r5, r2, r1
 8008afc:	42a5      	cmp	r5, r4
 8008afe:	d10b      	bne.n	8008b18 <_free_r+0x70>
 8008b00:	6824      	ldr	r4, [r4, #0]
 8008b02:	4421      	add	r1, r4
 8008b04:	1854      	adds	r4, r2, r1
 8008b06:	42a3      	cmp	r3, r4
 8008b08:	6011      	str	r1, [r2, #0]
 8008b0a:	d1e0      	bne.n	8008ace <_free_r+0x26>
 8008b0c:	681c      	ldr	r4, [r3, #0]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	6053      	str	r3, [r2, #4]
 8008b12:	4421      	add	r1, r4
 8008b14:	6011      	str	r1, [r2, #0]
 8008b16:	e7da      	b.n	8008ace <_free_r+0x26>
 8008b18:	d902      	bls.n	8008b20 <_free_r+0x78>
 8008b1a:	230c      	movs	r3, #12
 8008b1c:	6003      	str	r3, [r0, #0]
 8008b1e:	e7d6      	b.n	8008ace <_free_r+0x26>
 8008b20:	6825      	ldr	r5, [r4, #0]
 8008b22:	1961      	adds	r1, r4, r5
 8008b24:	428b      	cmp	r3, r1
 8008b26:	bf04      	itt	eq
 8008b28:	6819      	ldreq	r1, [r3, #0]
 8008b2a:	685b      	ldreq	r3, [r3, #4]
 8008b2c:	6063      	str	r3, [r4, #4]
 8008b2e:	bf04      	itt	eq
 8008b30:	1949      	addeq	r1, r1, r5
 8008b32:	6021      	streq	r1, [r4, #0]
 8008b34:	6054      	str	r4, [r2, #4]
 8008b36:	e7ca      	b.n	8008ace <_free_r+0x26>
 8008b38:	b003      	add	sp, #12
 8008b3a:	bd30      	pop	{r4, r5, pc}
 8008b3c:	2000cf48 	.word	0x2000cf48

08008b40 <sbrk_aligned>:
 8008b40:	b570      	push	{r4, r5, r6, lr}
 8008b42:	4e0e      	ldr	r6, [pc, #56]	; (8008b7c <sbrk_aligned+0x3c>)
 8008b44:	460c      	mov	r4, r1
 8008b46:	6831      	ldr	r1, [r6, #0]
 8008b48:	4605      	mov	r5, r0
 8008b4a:	b911      	cbnz	r1, 8008b52 <sbrk_aligned+0x12>
 8008b4c:	f000 ff94 	bl	8009a78 <_sbrk_r>
 8008b50:	6030      	str	r0, [r6, #0]
 8008b52:	4621      	mov	r1, r4
 8008b54:	4628      	mov	r0, r5
 8008b56:	f000 ff8f 	bl	8009a78 <_sbrk_r>
 8008b5a:	1c43      	adds	r3, r0, #1
 8008b5c:	d00a      	beq.n	8008b74 <sbrk_aligned+0x34>
 8008b5e:	1cc4      	adds	r4, r0, #3
 8008b60:	f024 0403 	bic.w	r4, r4, #3
 8008b64:	42a0      	cmp	r0, r4
 8008b66:	d007      	beq.n	8008b78 <sbrk_aligned+0x38>
 8008b68:	1a21      	subs	r1, r4, r0
 8008b6a:	4628      	mov	r0, r5
 8008b6c:	f000 ff84 	bl	8009a78 <_sbrk_r>
 8008b70:	3001      	adds	r0, #1
 8008b72:	d101      	bne.n	8008b78 <sbrk_aligned+0x38>
 8008b74:	f04f 34ff 	mov.w	r4, #4294967295
 8008b78:	4620      	mov	r0, r4
 8008b7a:	bd70      	pop	{r4, r5, r6, pc}
 8008b7c:	2000cf4c 	.word	0x2000cf4c

08008b80 <_malloc_r>:
 8008b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b84:	1ccd      	adds	r5, r1, #3
 8008b86:	f025 0503 	bic.w	r5, r5, #3
 8008b8a:	3508      	adds	r5, #8
 8008b8c:	2d0c      	cmp	r5, #12
 8008b8e:	bf38      	it	cc
 8008b90:	250c      	movcc	r5, #12
 8008b92:	2d00      	cmp	r5, #0
 8008b94:	4607      	mov	r7, r0
 8008b96:	db01      	blt.n	8008b9c <_malloc_r+0x1c>
 8008b98:	42a9      	cmp	r1, r5
 8008b9a:	d905      	bls.n	8008ba8 <_malloc_r+0x28>
 8008b9c:	230c      	movs	r3, #12
 8008b9e:	603b      	str	r3, [r7, #0]
 8008ba0:	2600      	movs	r6, #0
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ba8:	4e2e      	ldr	r6, [pc, #184]	; (8008c64 <_malloc_r+0xe4>)
 8008baa:	f003 f9e9 	bl	800bf80 <__malloc_lock>
 8008bae:	6833      	ldr	r3, [r6, #0]
 8008bb0:	461c      	mov	r4, r3
 8008bb2:	bb34      	cbnz	r4, 8008c02 <_malloc_r+0x82>
 8008bb4:	4629      	mov	r1, r5
 8008bb6:	4638      	mov	r0, r7
 8008bb8:	f7ff ffc2 	bl	8008b40 <sbrk_aligned>
 8008bbc:	1c43      	adds	r3, r0, #1
 8008bbe:	4604      	mov	r4, r0
 8008bc0:	d14d      	bne.n	8008c5e <_malloc_r+0xde>
 8008bc2:	6834      	ldr	r4, [r6, #0]
 8008bc4:	4626      	mov	r6, r4
 8008bc6:	2e00      	cmp	r6, #0
 8008bc8:	d140      	bne.n	8008c4c <_malloc_r+0xcc>
 8008bca:	6823      	ldr	r3, [r4, #0]
 8008bcc:	4631      	mov	r1, r6
 8008bce:	4638      	mov	r0, r7
 8008bd0:	eb04 0803 	add.w	r8, r4, r3
 8008bd4:	f000 ff50 	bl	8009a78 <_sbrk_r>
 8008bd8:	4580      	cmp	r8, r0
 8008bda:	d13a      	bne.n	8008c52 <_malloc_r+0xd2>
 8008bdc:	6821      	ldr	r1, [r4, #0]
 8008bde:	3503      	adds	r5, #3
 8008be0:	1a6d      	subs	r5, r5, r1
 8008be2:	f025 0503 	bic.w	r5, r5, #3
 8008be6:	3508      	adds	r5, #8
 8008be8:	2d0c      	cmp	r5, #12
 8008bea:	bf38      	it	cc
 8008bec:	250c      	movcc	r5, #12
 8008bee:	4629      	mov	r1, r5
 8008bf0:	4638      	mov	r0, r7
 8008bf2:	f7ff ffa5 	bl	8008b40 <sbrk_aligned>
 8008bf6:	3001      	adds	r0, #1
 8008bf8:	d02b      	beq.n	8008c52 <_malloc_r+0xd2>
 8008bfa:	6823      	ldr	r3, [r4, #0]
 8008bfc:	442b      	add	r3, r5
 8008bfe:	6023      	str	r3, [r4, #0]
 8008c00:	e00e      	b.n	8008c20 <_malloc_r+0xa0>
 8008c02:	6822      	ldr	r2, [r4, #0]
 8008c04:	1b52      	subs	r2, r2, r5
 8008c06:	d41e      	bmi.n	8008c46 <_malloc_r+0xc6>
 8008c08:	2a0b      	cmp	r2, #11
 8008c0a:	d916      	bls.n	8008c3a <_malloc_r+0xba>
 8008c0c:	1961      	adds	r1, r4, r5
 8008c0e:	42a3      	cmp	r3, r4
 8008c10:	6025      	str	r5, [r4, #0]
 8008c12:	bf18      	it	ne
 8008c14:	6059      	strne	r1, [r3, #4]
 8008c16:	6863      	ldr	r3, [r4, #4]
 8008c18:	bf08      	it	eq
 8008c1a:	6031      	streq	r1, [r6, #0]
 8008c1c:	5162      	str	r2, [r4, r5]
 8008c1e:	604b      	str	r3, [r1, #4]
 8008c20:	4638      	mov	r0, r7
 8008c22:	f104 060b 	add.w	r6, r4, #11
 8008c26:	f003 f9b1 	bl	800bf8c <__malloc_unlock>
 8008c2a:	f026 0607 	bic.w	r6, r6, #7
 8008c2e:	1d23      	adds	r3, r4, #4
 8008c30:	1af2      	subs	r2, r6, r3
 8008c32:	d0b6      	beq.n	8008ba2 <_malloc_r+0x22>
 8008c34:	1b9b      	subs	r3, r3, r6
 8008c36:	50a3      	str	r3, [r4, r2]
 8008c38:	e7b3      	b.n	8008ba2 <_malloc_r+0x22>
 8008c3a:	6862      	ldr	r2, [r4, #4]
 8008c3c:	42a3      	cmp	r3, r4
 8008c3e:	bf0c      	ite	eq
 8008c40:	6032      	streq	r2, [r6, #0]
 8008c42:	605a      	strne	r2, [r3, #4]
 8008c44:	e7ec      	b.n	8008c20 <_malloc_r+0xa0>
 8008c46:	4623      	mov	r3, r4
 8008c48:	6864      	ldr	r4, [r4, #4]
 8008c4a:	e7b2      	b.n	8008bb2 <_malloc_r+0x32>
 8008c4c:	4634      	mov	r4, r6
 8008c4e:	6876      	ldr	r6, [r6, #4]
 8008c50:	e7b9      	b.n	8008bc6 <_malloc_r+0x46>
 8008c52:	230c      	movs	r3, #12
 8008c54:	603b      	str	r3, [r7, #0]
 8008c56:	4638      	mov	r0, r7
 8008c58:	f003 f998 	bl	800bf8c <__malloc_unlock>
 8008c5c:	e7a1      	b.n	8008ba2 <_malloc_r+0x22>
 8008c5e:	6025      	str	r5, [r4, #0]
 8008c60:	e7de      	b.n	8008c20 <_malloc_r+0xa0>
 8008c62:	bf00      	nop
 8008c64:	2000cf48 	.word	0x2000cf48

08008c68 <__cvt>:
 8008c68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c6c:	ec55 4b10 	vmov	r4, r5, d0
 8008c70:	2d00      	cmp	r5, #0
 8008c72:	460e      	mov	r6, r1
 8008c74:	4619      	mov	r1, r3
 8008c76:	462b      	mov	r3, r5
 8008c78:	bfbb      	ittet	lt
 8008c7a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008c7e:	461d      	movlt	r5, r3
 8008c80:	2300      	movge	r3, #0
 8008c82:	232d      	movlt	r3, #45	; 0x2d
 8008c84:	700b      	strb	r3, [r1, #0]
 8008c86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c88:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008c8c:	4691      	mov	r9, r2
 8008c8e:	f023 0820 	bic.w	r8, r3, #32
 8008c92:	bfbc      	itt	lt
 8008c94:	4622      	movlt	r2, r4
 8008c96:	4614      	movlt	r4, r2
 8008c98:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008c9c:	d005      	beq.n	8008caa <__cvt+0x42>
 8008c9e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008ca2:	d100      	bne.n	8008ca6 <__cvt+0x3e>
 8008ca4:	3601      	adds	r6, #1
 8008ca6:	2102      	movs	r1, #2
 8008ca8:	e000      	b.n	8008cac <__cvt+0x44>
 8008caa:	2103      	movs	r1, #3
 8008cac:	ab03      	add	r3, sp, #12
 8008cae:	9301      	str	r3, [sp, #4]
 8008cb0:	ab02      	add	r3, sp, #8
 8008cb2:	9300      	str	r3, [sp, #0]
 8008cb4:	ec45 4b10 	vmov	d0, r4, r5
 8008cb8:	4653      	mov	r3, sl
 8008cba:	4632      	mov	r2, r6
 8008cbc:	f001 ff74 	bl	800aba8 <_dtoa_r>
 8008cc0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008cc4:	4607      	mov	r7, r0
 8008cc6:	d102      	bne.n	8008cce <__cvt+0x66>
 8008cc8:	f019 0f01 	tst.w	r9, #1
 8008ccc:	d022      	beq.n	8008d14 <__cvt+0xac>
 8008cce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008cd2:	eb07 0906 	add.w	r9, r7, r6
 8008cd6:	d110      	bne.n	8008cfa <__cvt+0x92>
 8008cd8:	783b      	ldrb	r3, [r7, #0]
 8008cda:	2b30      	cmp	r3, #48	; 0x30
 8008cdc:	d10a      	bne.n	8008cf4 <__cvt+0x8c>
 8008cde:	2200      	movs	r2, #0
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	4629      	mov	r1, r5
 8008ce6:	f7f7 feef 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cea:	b918      	cbnz	r0, 8008cf4 <__cvt+0x8c>
 8008cec:	f1c6 0601 	rsb	r6, r6, #1
 8008cf0:	f8ca 6000 	str.w	r6, [sl]
 8008cf4:	f8da 3000 	ldr.w	r3, [sl]
 8008cf8:	4499      	add	r9, r3
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	4620      	mov	r0, r4
 8008d00:	4629      	mov	r1, r5
 8008d02:	f7f7 fee1 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d06:	b108      	cbz	r0, 8008d0c <__cvt+0xa4>
 8008d08:	f8cd 900c 	str.w	r9, [sp, #12]
 8008d0c:	2230      	movs	r2, #48	; 0x30
 8008d0e:	9b03      	ldr	r3, [sp, #12]
 8008d10:	454b      	cmp	r3, r9
 8008d12:	d307      	bcc.n	8008d24 <__cvt+0xbc>
 8008d14:	9b03      	ldr	r3, [sp, #12]
 8008d16:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d18:	1bdb      	subs	r3, r3, r7
 8008d1a:	4638      	mov	r0, r7
 8008d1c:	6013      	str	r3, [r2, #0]
 8008d1e:	b004      	add	sp, #16
 8008d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d24:	1c59      	adds	r1, r3, #1
 8008d26:	9103      	str	r1, [sp, #12]
 8008d28:	701a      	strb	r2, [r3, #0]
 8008d2a:	e7f0      	b.n	8008d0e <__cvt+0xa6>

08008d2c <__exponent>:
 8008d2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2900      	cmp	r1, #0
 8008d32:	bfb8      	it	lt
 8008d34:	4249      	neglt	r1, r1
 8008d36:	f803 2b02 	strb.w	r2, [r3], #2
 8008d3a:	bfb4      	ite	lt
 8008d3c:	222d      	movlt	r2, #45	; 0x2d
 8008d3e:	222b      	movge	r2, #43	; 0x2b
 8008d40:	2909      	cmp	r1, #9
 8008d42:	7042      	strb	r2, [r0, #1]
 8008d44:	dd2a      	ble.n	8008d9c <__exponent+0x70>
 8008d46:	f10d 0407 	add.w	r4, sp, #7
 8008d4a:	46a4      	mov	ip, r4
 8008d4c:	270a      	movs	r7, #10
 8008d4e:	46a6      	mov	lr, r4
 8008d50:	460a      	mov	r2, r1
 8008d52:	fb91 f6f7 	sdiv	r6, r1, r7
 8008d56:	fb07 1516 	mls	r5, r7, r6, r1
 8008d5a:	3530      	adds	r5, #48	; 0x30
 8008d5c:	2a63      	cmp	r2, #99	; 0x63
 8008d5e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008d62:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008d66:	4631      	mov	r1, r6
 8008d68:	dcf1      	bgt.n	8008d4e <__exponent+0x22>
 8008d6a:	3130      	adds	r1, #48	; 0x30
 8008d6c:	f1ae 0502 	sub.w	r5, lr, #2
 8008d70:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008d74:	1c44      	adds	r4, r0, #1
 8008d76:	4629      	mov	r1, r5
 8008d78:	4561      	cmp	r1, ip
 8008d7a:	d30a      	bcc.n	8008d92 <__exponent+0x66>
 8008d7c:	f10d 0209 	add.w	r2, sp, #9
 8008d80:	eba2 020e 	sub.w	r2, r2, lr
 8008d84:	4565      	cmp	r5, ip
 8008d86:	bf88      	it	hi
 8008d88:	2200      	movhi	r2, #0
 8008d8a:	4413      	add	r3, r2
 8008d8c:	1a18      	subs	r0, r3, r0
 8008d8e:	b003      	add	sp, #12
 8008d90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d96:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008d9a:	e7ed      	b.n	8008d78 <__exponent+0x4c>
 8008d9c:	2330      	movs	r3, #48	; 0x30
 8008d9e:	3130      	adds	r1, #48	; 0x30
 8008da0:	7083      	strb	r3, [r0, #2]
 8008da2:	70c1      	strb	r1, [r0, #3]
 8008da4:	1d03      	adds	r3, r0, #4
 8008da6:	e7f1      	b.n	8008d8c <__exponent+0x60>

08008da8 <_printf_float>:
 8008da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dac:	ed2d 8b02 	vpush	{d8}
 8008db0:	b08d      	sub	sp, #52	; 0x34
 8008db2:	460c      	mov	r4, r1
 8008db4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008db8:	4616      	mov	r6, r2
 8008dba:	461f      	mov	r7, r3
 8008dbc:	4605      	mov	r5, r0
 8008dbe:	f003 f851 	bl	800be64 <_localeconv_r>
 8008dc2:	f8d0 a000 	ldr.w	sl, [r0]
 8008dc6:	4650      	mov	r0, sl
 8008dc8:	f7f7 fa02 	bl	80001d0 <strlen>
 8008dcc:	2300      	movs	r3, #0
 8008dce:	930a      	str	r3, [sp, #40]	; 0x28
 8008dd0:	6823      	ldr	r3, [r4, #0]
 8008dd2:	9305      	str	r3, [sp, #20]
 8008dd4:	f8d8 3000 	ldr.w	r3, [r8]
 8008dd8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008ddc:	3307      	adds	r3, #7
 8008dde:	f023 0307 	bic.w	r3, r3, #7
 8008de2:	f103 0208 	add.w	r2, r3, #8
 8008de6:	f8c8 2000 	str.w	r2, [r8]
 8008dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dee:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008df2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008df6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008dfa:	9307      	str	r3, [sp, #28]
 8008dfc:	f8cd 8018 	str.w	r8, [sp, #24]
 8008e00:	ee08 0a10 	vmov	s16, r0
 8008e04:	4b9f      	ldr	r3, [pc, #636]	; (8009084 <_printf_float+0x2dc>)
 8008e06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e0e:	f7f7 fe8d 	bl	8000b2c <__aeabi_dcmpun>
 8008e12:	bb88      	cbnz	r0, 8008e78 <_printf_float+0xd0>
 8008e14:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e18:	4b9a      	ldr	r3, [pc, #616]	; (8009084 <_printf_float+0x2dc>)
 8008e1a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e1e:	f7f7 fe67 	bl	8000af0 <__aeabi_dcmple>
 8008e22:	bb48      	cbnz	r0, 8008e78 <_printf_float+0xd0>
 8008e24:	2200      	movs	r2, #0
 8008e26:	2300      	movs	r3, #0
 8008e28:	4640      	mov	r0, r8
 8008e2a:	4649      	mov	r1, r9
 8008e2c:	f7f7 fe56 	bl	8000adc <__aeabi_dcmplt>
 8008e30:	b110      	cbz	r0, 8008e38 <_printf_float+0x90>
 8008e32:	232d      	movs	r3, #45	; 0x2d
 8008e34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e38:	4b93      	ldr	r3, [pc, #588]	; (8009088 <_printf_float+0x2e0>)
 8008e3a:	4894      	ldr	r0, [pc, #592]	; (800908c <_printf_float+0x2e4>)
 8008e3c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008e40:	bf94      	ite	ls
 8008e42:	4698      	movls	r8, r3
 8008e44:	4680      	movhi	r8, r0
 8008e46:	2303      	movs	r3, #3
 8008e48:	6123      	str	r3, [r4, #16]
 8008e4a:	9b05      	ldr	r3, [sp, #20]
 8008e4c:	f023 0204 	bic.w	r2, r3, #4
 8008e50:	6022      	str	r2, [r4, #0]
 8008e52:	f04f 0900 	mov.w	r9, #0
 8008e56:	9700      	str	r7, [sp, #0]
 8008e58:	4633      	mov	r3, r6
 8008e5a:	aa0b      	add	r2, sp, #44	; 0x2c
 8008e5c:	4621      	mov	r1, r4
 8008e5e:	4628      	mov	r0, r5
 8008e60:	f000 f9d8 	bl	8009214 <_printf_common>
 8008e64:	3001      	adds	r0, #1
 8008e66:	f040 8090 	bne.w	8008f8a <_printf_float+0x1e2>
 8008e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8008e6e:	b00d      	add	sp, #52	; 0x34
 8008e70:	ecbd 8b02 	vpop	{d8}
 8008e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e78:	4642      	mov	r2, r8
 8008e7a:	464b      	mov	r3, r9
 8008e7c:	4640      	mov	r0, r8
 8008e7e:	4649      	mov	r1, r9
 8008e80:	f7f7 fe54 	bl	8000b2c <__aeabi_dcmpun>
 8008e84:	b140      	cbz	r0, 8008e98 <_printf_float+0xf0>
 8008e86:	464b      	mov	r3, r9
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	bfbc      	itt	lt
 8008e8c:	232d      	movlt	r3, #45	; 0x2d
 8008e8e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008e92:	487f      	ldr	r0, [pc, #508]	; (8009090 <_printf_float+0x2e8>)
 8008e94:	4b7f      	ldr	r3, [pc, #508]	; (8009094 <_printf_float+0x2ec>)
 8008e96:	e7d1      	b.n	8008e3c <_printf_float+0x94>
 8008e98:	6863      	ldr	r3, [r4, #4]
 8008e9a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008e9e:	9206      	str	r2, [sp, #24]
 8008ea0:	1c5a      	adds	r2, r3, #1
 8008ea2:	d13f      	bne.n	8008f24 <_printf_float+0x17c>
 8008ea4:	2306      	movs	r3, #6
 8008ea6:	6063      	str	r3, [r4, #4]
 8008ea8:	9b05      	ldr	r3, [sp, #20]
 8008eaa:	6861      	ldr	r1, [r4, #4]
 8008eac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	9303      	str	r3, [sp, #12]
 8008eb4:	ab0a      	add	r3, sp, #40	; 0x28
 8008eb6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008eba:	ab09      	add	r3, sp, #36	; 0x24
 8008ebc:	ec49 8b10 	vmov	d0, r8, r9
 8008ec0:	9300      	str	r3, [sp, #0]
 8008ec2:	6022      	str	r2, [r4, #0]
 8008ec4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008ec8:	4628      	mov	r0, r5
 8008eca:	f7ff fecd 	bl	8008c68 <__cvt>
 8008ece:	9b06      	ldr	r3, [sp, #24]
 8008ed0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ed2:	2b47      	cmp	r3, #71	; 0x47
 8008ed4:	4680      	mov	r8, r0
 8008ed6:	d108      	bne.n	8008eea <_printf_float+0x142>
 8008ed8:	1cc8      	adds	r0, r1, #3
 8008eda:	db02      	blt.n	8008ee2 <_printf_float+0x13a>
 8008edc:	6863      	ldr	r3, [r4, #4]
 8008ede:	4299      	cmp	r1, r3
 8008ee0:	dd41      	ble.n	8008f66 <_printf_float+0x1be>
 8008ee2:	f1ab 0b02 	sub.w	fp, fp, #2
 8008ee6:	fa5f fb8b 	uxtb.w	fp, fp
 8008eea:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008eee:	d820      	bhi.n	8008f32 <_printf_float+0x18a>
 8008ef0:	3901      	subs	r1, #1
 8008ef2:	465a      	mov	r2, fp
 8008ef4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008ef8:	9109      	str	r1, [sp, #36]	; 0x24
 8008efa:	f7ff ff17 	bl	8008d2c <__exponent>
 8008efe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f00:	1813      	adds	r3, r2, r0
 8008f02:	2a01      	cmp	r2, #1
 8008f04:	4681      	mov	r9, r0
 8008f06:	6123      	str	r3, [r4, #16]
 8008f08:	dc02      	bgt.n	8008f10 <_printf_float+0x168>
 8008f0a:	6822      	ldr	r2, [r4, #0]
 8008f0c:	07d2      	lsls	r2, r2, #31
 8008f0e:	d501      	bpl.n	8008f14 <_printf_float+0x16c>
 8008f10:	3301      	adds	r3, #1
 8008f12:	6123      	str	r3, [r4, #16]
 8008f14:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d09c      	beq.n	8008e56 <_printf_float+0xae>
 8008f1c:	232d      	movs	r3, #45	; 0x2d
 8008f1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f22:	e798      	b.n	8008e56 <_printf_float+0xae>
 8008f24:	9a06      	ldr	r2, [sp, #24]
 8008f26:	2a47      	cmp	r2, #71	; 0x47
 8008f28:	d1be      	bne.n	8008ea8 <_printf_float+0x100>
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d1bc      	bne.n	8008ea8 <_printf_float+0x100>
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e7b9      	b.n	8008ea6 <_printf_float+0xfe>
 8008f32:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008f36:	d118      	bne.n	8008f6a <_printf_float+0x1c2>
 8008f38:	2900      	cmp	r1, #0
 8008f3a:	6863      	ldr	r3, [r4, #4]
 8008f3c:	dd0b      	ble.n	8008f56 <_printf_float+0x1ae>
 8008f3e:	6121      	str	r1, [r4, #16]
 8008f40:	b913      	cbnz	r3, 8008f48 <_printf_float+0x1a0>
 8008f42:	6822      	ldr	r2, [r4, #0]
 8008f44:	07d0      	lsls	r0, r2, #31
 8008f46:	d502      	bpl.n	8008f4e <_printf_float+0x1a6>
 8008f48:	3301      	adds	r3, #1
 8008f4a:	440b      	add	r3, r1
 8008f4c:	6123      	str	r3, [r4, #16]
 8008f4e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008f50:	f04f 0900 	mov.w	r9, #0
 8008f54:	e7de      	b.n	8008f14 <_printf_float+0x16c>
 8008f56:	b913      	cbnz	r3, 8008f5e <_printf_float+0x1b6>
 8008f58:	6822      	ldr	r2, [r4, #0]
 8008f5a:	07d2      	lsls	r2, r2, #31
 8008f5c:	d501      	bpl.n	8008f62 <_printf_float+0x1ba>
 8008f5e:	3302      	adds	r3, #2
 8008f60:	e7f4      	b.n	8008f4c <_printf_float+0x1a4>
 8008f62:	2301      	movs	r3, #1
 8008f64:	e7f2      	b.n	8008f4c <_printf_float+0x1a4>
 8008f66:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008f6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f6c:	4299      	cmp	r1, r3
 8008f6e:	db05      	blt.n	8008f7c <_printf_float+0x1d4>
 8008f70:	6823      	ldr	r3, [r4, #0]
 8008f72:	6121      	str	r1, [r4, #16]
 8008f74:	07d8      	lsls	r0, r3, #31
 8008f76:	d5ea      	bpl.n	8008f4e <_printf_float+0x1a6>
 8008f78:	1c4b      	adds	r3, r1, #1
 8008f7a:	e7e7      	b.n	8008f4c <_printf_float+0x1a4>
 8008f7c:	2900      	cmp	r1, #0
 8008f7e:	bfd4      	ite	le
 8008f80:	f1c1 0202 	rsble	r2, r1, #2
 8008f84:	2201      	movgt	r2, #1
 8008f86:	4413      	add	r3, r2
 8008f88:	e7e0      	b.n	8008f4c <_printf_float+0x1a4>
 8008f8a:	6823      	ldr	r3, [r4, #0]
 8008f8c:	055a      	lsls	r2, r3, #21
 8008f8e:	d407      	bmi.n	8008fa0 <_printf_float+0x1f8>
 8008f90:	6923      	ldr	r3, [r4, #16]
 8008f92:	4642      	mov	r2, r8
 8008f94:	4631      	mov	r1, r6
 8008f96:	4628      	mov	r0, r5
 8008f98:	47b8      	blx	r7
 8008f9a:	3001      	adds	r0, #1
 8008f9c:	d12c      	bne.n	8008ff8 <_printf_float+0x250>
 8008f9e:	e764      	b.n	8008e6a <_printf_float+0xc2>
 8008fa0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008fa4:	f240 80e0 	bls.w	8009168 <_printf_float+0x3c0>
 8008fa8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008fac:	2200      	movs	r2, #0
 8008fae:	2300      	movs	r3, #0
 8008fb0:	f7f7 fd8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	d034      	beq.n	8009022 <_printf_float+0x27a>
 8008fb8:	4a37      	ldr	r2, [pc, #220]	; (8009098 <_printf_float+0x2f0>)
 8008fba:	2301      	movs	r3, #1
 8008fbc:	4631      	mov	r1, r6
 8008fbe:	4628      	mov	r0, r5
 8008fc0:	47b8      	blx	r7
 8008fc2:	3001      	adds	r0, #1
 8008fc4:	f43f af51 	beq.w	8008e6a <_printf_float+0xc2>
 8008fc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008fcc:	429a      	cmp	r2, r3
 8008fce:	db02      	blt.n	8008fd6 <_printf_float+0x22e>
 8008fd0:	6823      	ldr	r3, [r4, #0]
 8008fd2:	07d8      	lsls	r0, r3, #31
 8008fd4:	d510      	bpl.n	8008ff8 <_printf_float+0x250>
 8008fd6:	ee18 3a10 	vmov	r3, s16
 8008fda:	4652      	mov	r2, sl
 8008fdc:	4631      	mov	r1, r6
 8008fde:	4628      	mov	r0, r5
 8008fe0:	47b8      	blx	r7
 8008fe2:	3001      	adds	r0, #1
 8008fe4:	f43f af41 	beq.w	8008e6a <_printf_float+0xc2>
 8008fe8:	f04f 0800 	mov.w	r8, #0
 8008fec:	f104 091a 	add.w	r9, r4, #26
 8008ff0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	4543      	cmp	r3, r8
 8008ff6:	dc09      	bgt.n	800900c <_printf_float+0x264>
 8008ff8:	6823      	ldr	r3, [r4, #0]
 8008ffa:	079b      	lsls	r3, r3, #30
 8008ffc:	f100 8105 	bmi.w	800920a <_printf_float+0x462>
 8009000:	68e0      	ldr	r0, [r4, #12]
 8009002:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009004:	4298      	cmp	r0, r3
 8009006:	bfb8      	it	lt
 8009008:	4618      	movlt	r0, r3
 800900a:	e730      	b.n	8008e6e <_printf_float+0xc6>
 800900c:	2301      	movs	r3, #1
 800900e:	464a      	mov	r2, r9
 8009010:	4631      	mov	r1, r6
 8009012:	4628      	mov	r0, r5
 8009014:	47b8      	blx	r7
 8009016:	3001      	adds	r0, #1
 8009018:	f43f af27 	beq.w	8008e6a <_printf_float+0xc2>
 800901c:	f108 0801 	add.w	r8, r8, #1
 8009020:	e7e6      	b.n	8008ff0 <_printf_float+0x248>
 8009022:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009024:	2b00      	cmp	r3, #0
 8009026:	dc39      	bgt.n	800909c <_printf_float+0x2f4>
 8009028:	4a1b      	ldr	r2, [pc, #108]	; (8009098 <_printf_float+0x2f0>)
 800902a:	2301      	movs	r3, #1
 800902c:	4631      	mov	r1, r6
 800902e:	4628      	mov	r0, r5
 8009030:	47b8      	blx	r7
 8009032:	3001      	adds	r0, #1
 8009034:	f43f af19 	beq.w	8008e6a <_printf_float+0xc2>
 8009038:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800903c:	4313      	orrs	r3, r2
 800903e:	d102      	bne.n	8009046 <_printf_float+0x29e>
 8009040:	6823      	ldr	r3, [r4, #0]
 8009042:	07d9      	lsls	r1, r3, #31
 8009044:	d5d8      	bpl.n	8008ff8 <_printf_float+0x250>
 8009046:	ee18 3a10 	vmov	r3, s16
 800904a:	4652      	mov	r2, sl
 800904c:	4631      	mov	r1, r6
 800904e:	4628      	mov	r0, r5
 8009050:	47b8      	blx	r7
 8009052:	3001      	adds	r0, #1
 8009054:	f43f af09 	beq.w	8008e6a <_printf_float+0xc2>
 8009058:	f04f 0900 	mov.w	r9, #0
 800905c:	f104 0a1a 	add.w	sl, r4, #26
 8009060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009062:	425b      	negs	r3, r3
 8009064:	454b      	cmp	r3, r9
 8009066:	dc01      	bgt.n	800906c <_printf_float+0x2c4>
 8009068:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800906a:	e792      	b.n	8008f92 <_printf_float+0x1ea>
 800906c:	2301      	movs	r3, #1
 800906e:	4652      	mov	r2, sl
 8009070:	4631      	mov	r1, r6
 8009072:	4628      	mov	r0, r5
 8009074:	47b8      	blx	r7
 8009076:	3001      	adds	r0, #1
 8009078:	f43f aef7 	beq.w	8008e6a <_printf_float+0xc2>
 800907c:	f109 0901 	add.w	r9, r9, #1
 8009080:	e7ee      	b.n	8009060 <_printf_float+0x2b8>
 8009082:	bf00      	nop
 8009084:	7fefffff 	.word	0x7fefffff
 8009088:	0800d3b4 	.word	0x0800d3b4
 800908c:	0800d3b8 	.word	0x0800d3b8
 8009090:	0800d3c0 	.word	0x0800d3c0
 8009094:	0800d3bc 	.word	0x0800d3bc
 8009098:	0800d3c4 	.word	0x0800d3c4
 800909c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800909e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80090a0:	429a      	cmp	r2, r3
 80090a2:	bfa8      	it	ge
 80090a4:	461a      	movge	r2, r3
 80090a6:	2a00      	cmp	r2, #0
 80090a8:	4691      	mov	r9, r2
 80090aa:	dc37      	bgt.n	800911c <_printf_float+0x374>
 80090ac:	f04f 0b00 	mov.w	fp, #0
 80090b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80090b4:	f104 021a 	add.w	r2, r4, #26
 80090b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80090ba:	9305      	str	r3, [sp, #20]
 80090bc:	eba3 0309 	sub.w	r3, r3, r9
 80090c0:	455b      	cmp	r3, fp
 80090c2:	dc33      	bgt.n	800912c <_printf_float+0x384>
 80090c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80090c8:	429a      	cmp	r2, r3
 80090ca:	db3b      	blt.n	8009144 <_printf_float+0x39c>
 80090cc:	6823      	ldr	r3, [r4, #0]
 80090ce:	07da      	lsls	r2, r3, #31
 80090d0:	d438      	bmi.n	8009144 <_printf_float+0x39c>
 80090d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090d4:	9a05      	ldr	r2, [sp, #20]
 80090d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80090d8:	1a9a      	subs	r2, r3, r2
 80090da:	eba3 0901 	sub.w	r9, r3, r1
 80090de:	4591      	cmp	r9, r2
 80090e0:	bfa8      	it	ge
 80090e2:	4691      	movge	r9, r2
 80090e4:	f1b9 0f00 	cmp.w	r9, #0
 80090e8:	dc35      	bgt.n	8009156 <_printf_float+0x3ae>
 80090ea:	f04f 0800 	mov.w	r8, #0
 80090ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80090f2:	f104 0a1a 	add.w	sl, r4, #26
 80090f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80090fa:	1a9b      	subs	r3, r3, r2
 80090fc:	eba3 0309 	sub.w	r3, r3, r9
 8009100:	4543      	cmp	r3, r8
 8009102:	f77f af79 	ble.w	8008ff8 <_printf_float+0x250>
 8009106:	2301      	movs	r3, #1
 8009108:	4652      	mov	r2, sl
 800910a:	4631      	mov	r1, r6
 800910c:	4628      	mov	r0, r5
 800910e:	47b8      	blx	r7
 8009110:	3001      	adds	r0, #1
 8009112:	f43f aeaa 	beq.w	8008e6a <_printf_float+0xc2>
 8009116:	f108 0801 	add.w	r8, r8, #1
 800911a:	e7ec      	b.n	80090f6 <_printf_float+0x34e>
 800911c:	4613      	mov	r3, r2
 800911e:	4631      	mov	r1, r6
 8009120:	4642      	mov	r2, r8
 8009122:	4628      	mov	r0, r5
 8009124:	47b8      	blx	r7
 8009126:	3001      	adds	r0, #1
 8009128:	d1c0      	bne.n	80090ac <_printf_float+0x304>
 800912a:	e69e      	b.n	8008e6a <_printf_float+0xc2>
 800912c:	2301      	movs	r3, #1
 800912e:	4631      	mov	r1, r6
 8009130:	4628      	mov	r0, r5
 8009132:	9205      	str	r2, [sp, #20]
 8009134:	47b8      	blx	r7
 8009136:	3001      	adds	r0, #1
 8009138:	f43f ae97 	beq.w	8008e6a <_printf_float+0xc2>
 800913c:	9a05      	ldr	r2, [sp, #20]
 800913e:	f10b 0b01 	add.w	fp, fp, #1
 8009142:	e7b9      	b.n	80090b8 <_printf_float+0x310>
 8009144:	ee18 3a10 	vmov	r3, s16
 8009148:	4652      	mov	r2, sl
 800914a:	4631      	mov	r1, r6
 800914c:	4628      	mov	r0, r5
 800914e:	47b8      	blx	r7
 8009150:	3001      	adds	r0, #1
 8009152:	d1be      	bne.n	80090d2 <_printf_float+0x32a>
 8009154:	e689      	b.n	8008e6a <_printf_float+0xc2>
 8009156:	9a05      	ldr	r2, [sp, #20]
 8009158:	464b      	mov	r3, r9
 800915a:	4442      	add	r2, r8
 800915c:	4631      	mov	r1, r6
 800915e:	4628      	mov	r0, r5
 8009160:	47b8      	blx	r7
 8009162:	3001      	adds	r0, #1
 8009164:	d1c1      	bne.n	80090ea <_printf_float+0x342>
 8009166:	e680      	b.n	8008e6a <_printf_float+0xc2>
 8009168:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800916a:	2a01      	cmp	r2, #1
 800916c:	dc01      	bgt.n	8009172 <_printf_float+0x3ca>
 800916e:	07db      	lsls	r3, r3, #31
 8009170:	d538      	bpl.n	80091e4 <_printf_float+0x43c>
 8009172:	2301      	movs	r3, #1
 8009174:	4642      	mov	r2, r8
 8009176:	4631      	mov	r1, r6
 8009178:	4628      	mov	r0, r5
 800917a:	47b8      	blx	r7
 800917c:	3001      	adds	r0, #1
 800917e:	f43f ae74 	beq.w	8008e6a <_printf_float+0xc2>
 8009182:	ee18 3a10 	vmov	r3, s16
 8009186:	4652      	mov	r2, sl
 8009188:	4631      	mov	r1, r6
 800918a:	4628      	mov	r0, r5
 800918c:	47b8      	blx	r7
 800918e:	3001      	adds	r0, #1
 8009190:	f43f ae6b 	beq.w	8008e6a <_printf_float+0xc2>
 8009194:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009198:	2200      	movs	r2, #0
 800919a:	2300      	movs	r3, #0
 800919c:	f7f7 fc94 	bl	8000ac8 <__aeabi_dcmpeq>
 80091a0:	b9d8      	cbnz	r0, 80091da <_printf_float+0x432>
 80091a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091a4:	f108 0201 	add.w	r2, r8, #1
 80091a8:	3b01      	subs	r3, #1
 80091aa:	4631      	mov	r1, r6
 80091ac:	4628      	mov	r0, r5
 80091ae:	47b8      	blx	r7
 80091b0:	3001      	adds	r0, #1
 80091b2:	d10e      	bne.n	80091d2 <_printf_float+0x42a>
 80091b4:	e659      	b.n	8008e6a <_printf_float+0xc2>
 80091b6:	2301      	movs	r3, #1
 80091b8:	4652      	mov	r2, sl
 80091ba:	4631      	mov	r1, r6
 80091bc:	4628      	mov	r0, r5
 80091be:	47b8      	blx	r7
 80091c0:	3001      	adds	r0, #1
 80091c2:	f43f ae52 	beq.w	8008e6a <_printf_float+0xc2>
 80091c6:	f108 0801 	add.w	r8, r8, #1
 80091ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091cc:	3b01      	subs	r3, #1
 80091ce:	4543      	cmp	r3, r8
 80091d0:	dcf1      	bgt.n	80091b6 <_printf_float+0x40e>
 80091d2:	464b      	mov	r3, r9
 80091d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80091d8:	e6dc      	b.n	8008f94 <_printf_float+0x1ec>
 80091da:	f04f 0800 	mov.w	r8, #0
 80091de:	f104 0a1a 	add.w	sl, r4, #26
 80091e2:	e7f2      	b.n	80091ca <_printf_float+0x422>
 80091e4:	2301      	movs	r3, #1
 80091e6:	4642      	mov	r2, r8
 80091e8:	e7df      	b.n	80091aa <_printf_float+0x402>
 80091ea:	2301      	movs	r3, #1
 80091ec:	464a      	mov	r2, r9
 80091ee:	4631      	mov	r1, r6
 80091f0:	4628      	mov	r0, r5
 80091f2:	47b8      	blx	r7
 80091f4:	3001      	adds	r0, #1
 80091f6:	f43f ae38 	beq.w	8008e6a <_printf_float+0xc2>
 80091fa:	f108 0801 	add.w	r8, r8, #1
 80091fe:	68e3      	ldr	r3, [r4, #12]
 8009200:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009202:	1a5b      	subs	r3, r3, r1
 8009204:	4543      	cmp	r3, r8
 8009206:	dcf0      	bgt.n	80091ea <_printf_float+0x442>
 8009208:	e6fa      	b.n	8009000 <_printf_float+0x258>
 800920a:	f04f 0800 	mov.w	r8, #0
 800920e:	f104 0919 	add.w	r9, r4, #25
 8009212:	e7f4      	b.n	80091fe <_printf_float+0x456>

08009214 <_printf_common>:
 8009214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009218:	4616      	mov	r6, r2
 800921a:	4699      	mov	r9, r3
 800921c:	688a      	ldr	r2, [r1, #8]
 800921e:	690b      	ldr	r3, [r1, #16]
 8009220:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009224:	4293      	cmp	r3, r2
 8009226:	bfb8      	it	lt
 8009228:	4613      	movlt	r3, r2
 800922a:	6033      	str	r3, [r6, #0]
 800922c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009230:	4607      	mov	r7, r0
 8009232:	460c      	mov	r4, r1
 8009234:	b10a      	cbz	r2, 800923a <_printf_common+0x26>
 8009236:	3301      	adds	r3, #1
 8009238:	6033      	str	r3, [r6, #0]
 800923a:	6823      	ldr	r3, [r4, #0]
 800923c:	0699      	lsls	r1, r3, #26
 800923e:	bf42      	ittt	mi
 8009240:	6833      	ldrmi	r3, [r6, #0]
 8009242:	3302      	addmi	r3, #2
 8009244:	6033      	strmi	r3, [r6, #0]
 8009246:	6825      	ldr	r5, [r4, #0]
 8009248:	f015 0506 	ands.w	r5, r5, #6
 800924c:	d106      	bne.n	800925c <_printf_common+0x48>
 800924e:	f104 0a19 	add.w	sl, r4, #25
 8009252:	68e3      	ldr	r3, [r4, #12]
 8009254:	6832      	ldr	r2, [r6, #0]
 8009256:	1a9b      	subs	r3, r3, r2
 8009258:	42ab      	cmp	r3, r5
 800925a:	dc26      	bgt.n	80092aa <_printf_common+0x96>
 800925c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009260:	1e13      	subs	r3, r2, #0
 8009262:	6822      	ldr	r2, [r4, #0]
 8009264:	bf18      	it	ne
 8009266:	2301      	movne	r3, #1
 8009268:	0692      	lsls	r2, r2, #26
 800926a:	d42b      	bmi.n	80092c4 <_printf_common+0xb0>
 800926c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009270:	4649      	mov	r1, r9
 8009272:	4638      	mov	r0, r7
 8009274:	47c0      	blx	r8
 8009276:	3001      	adds	r0, #1
 8009278:	d01e      	beq.n	80092b8 <_printf_common+0xa4>
 800927a:	6823      	ldr	r3, [r4, #0]
 800927c:	68e5      	ldr	r5, [r4, #12]
 800927e:	6832      	ldr	r2, [r6, #0]
 8009280:	f003 0306 	and.w	r3, r3, #6
 8009284:	2b04      	cmp	r3, #4
 8009286:	bf08      	it	eq
 8009288:	1aad      	subeq	r5, r5, r2
 800928a:	68a3      	ldr	r3, [r4, #8]
 800928c:	6922      	ldr	r2, [r4, #16]
 800928e:	bf0c      	ite	eq
 8009290:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009294:	2500      	movne	r5, #0
 8009296:	4293      	cmp	r3, r2
 8009298:	bfc4      	itt	gt
 800929a:	1a9b      	subgt	r3, r3, r2
 800929c:	18ed      	addgt	r5, r5, r3
 800929e:	2600      	movs	r6, #0
 80092a0:	341a      	adds	r4, #26
 80092a2:	42b5      	cmp	r5, r6
 80092a4:	d11a      	bne.n	80092dc <_printf_common+0xc8>
 80092a6:	2000      	movs	r0, #0
 80092a8:	e008      	b.n	80092bc <_printf_common+0xa8>
 80092aa:	2301      	movs	r3, #1
 80092ac:	4652      	mov	r2, sl
 80092ae:	4649      	mov	r1, r9
 80092b0:	4638      	mov	r0, r7
 80092b2:	47c0      	blx	r8
 80092b4:	3001      	adds	r0, #1
 80092b6:	d103      	bne.n	80092c0 <_printf_common+0xac>
 80092b8:	f04f 30ff 	mov.w	r0, #4294967295
 80092bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092c0:	3501      	adds	r5, #1
 80092c2:	e7c6      	b.n	8009252 <_printf_common+0x3e>
 80092c4:	18e1      	adds	r1, r4, r3
 80092c6:	1c5a      	adds	r2, r3, #1
 80092c8:	2030      	movs	r0, #48	; 0x30
 80092ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80092ce:	4422      	add	r2, r4
 80092d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80092d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80092d8:	3302      	adds	r3, #2
 80092da:	e7c7      	b.n	800926c <_printf_common+0x58>
 80092dc:	2301      	movs	r3, #1
 80092de:	4622      	mov	r2, r4
 80092e0:	4649      	mov	r1, r9
 80092e2:	4638      	mov	r0, r7
 80092e4:	47c0      	blx	r8
 80092e6:	3001      	adds	r0, #1
 80092e8:	d0e6      	beq.n	80092b8 <_printf_common+0xa4>
 80092ea:	3601      	adds	r6, #1
 80092ec:	e7d9      	b.n	80092a2 <_printf_common+0x8e>
	...

080092f0 <_printf_i>:
 80092f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092f4:	7e0f      	ldrb	r7, [r1, #24]
 80092f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80092f8:	2f78      	cmp	r7, #120	; 0x78
 80092fa:	4691      	mov	r9, r2
 80092fc:	4680      	mov	r8, r0
 80092fe:	460c      	mov	r4, r1
 8009300:	469a      	mov	sl, r3
 8009302:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009306:	d807      	bhi.n	8009318 <_printf_i+0x28>
 8009308:	2f62      	cmp	r7, #98	; 0x62
 800930a:	d80a      	bhi.n	8009322 <_printf_i+0x32>
 800930c:	2f00      	cmp	r7, #0
 800930e:	f000 80d8 	beq.w	80094c2 <_printf_i+0x1d2>
 8009312:	2f58      	cmp	r7, #88	; 0x58
 8009314:	f000 80a3 	beq.w	800945e <_printf_i+0x16e>
 8009318:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800931c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009320:	e03a      	b.n	8009398 <_printf_i+0xa8>
 8009322:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009326:	2b15      	cmp	r3, #21
 8009328:	d8f6      	bhi.n	8009318 <_printf_i+0x28>
 800932a:	a101      	add	r1, pc, #4	; (adr r1, 8009330 <_printf_i+0x40>)
 800932c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009330:	08009389 	.word	0x08009389
 8009334:	0800939d 	.word	0x0800939d
 8009338:	08009319 	.word	0x08009319
 800933c:	08009319 	.word	0x08009319
 8009340:	08009319 	.word	0x08009319
 8009344:	08009319 	.word	0x08009319
 8009348:	0800939d 	.word	0x0800939d
 800934c:	08009319 	.word	0x08009319
 8009350:	08009319 	.word	0x08009319
 8009354:	08009319 	.word	0x08009319
 8009358:	08009319 	.word	0x08009319
 800935c:	080094a9 	.word	0x080094a9
 8009360:	080093cd 	.word	0x080093cd
 8009364:	0800948b 	.word	0x0800948b
 8009368:	08009319 	.word	0x08009319
 800936c:	08009319 	.word	0x08009319
 8009370:	080094cb 	.word	0x080094cb
 8009374:	08009319 	.word	0x08009319
 8009378:	080093cd 	.word	0x080093cd
 800937c:	08009319 	.word	0x08009319
 8009380:	08009319 	.word	0x08009319
 8009384:	08009493 	.word	0x08009493
 8009388:	682b      	ldr	r3, [r5, #0]
 800938a:	1d1a      	adds	r2, r3, #4
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	602a      	str	r2, [r5, #0]
 8009390:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009394:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009398:	2301      	movs	r3, #1
 800939a:	e0a3      	b.n	80094e4 <_printf_i+0x1f4>
 800939c:	6820      	ldr	r0, [r4, #0]
 800939e:	6829      	ldr	r1, [r5, #0]
 80093a0:	0606      	lsls	r6, r0, #24
 80093a2:	f101 0304 	add.w	r3, r1, #4
 80093a6:	d50a      	bpl.n	80093be <_printf_i+0xce>
 80093a8:	680e      	ldr	r6, [r1, #0]
 80093aa:	602b      	str	r3, [r5, #0]
 80093ac:	2e00      	cmp	r6, #0
 80093ae:	da03      	bge.n	80093b8 <_printf_i+0xc8>
 80093b0:	232d      	movs	r3, #45	; 0x2d
 80093b2:	4276      	negs	r6, r6
 80093b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093b8:	485e      	ldr	r0, [pc, #376]	; (8009534 <_printf_i+0x244>)
 80093ba:	230a      	movs	r3, #10
 80093bc:	e019      	b.n	80093f2 <_printf_i+0x102>
 80093be:	680e      	ldr	r6, [r1, #0]
 80093c0:	602b      	str	r3, [r5, #0]
 80093c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80093c6:	bf18      	it	ne
 80093c8:	b236      	sxthne	r6, r6
 80093ca:	e7ef      	b.n	80093ac <_printf_i+0xbc>
 80093cc:	682b      	ldr	r3, [r5, #0]
 80093ce:	6820      	ldr	r0, [r4, #0]
 80093d0:	1d19      	adds	r1, r3, #4
 80093d2:	6029      	str	r1, [r5, #0]
 80093d4:	0601      	lsls	r1, r0, #24
 80093d6:	d501      	bpl.n	80093dc <_printf_i+0xec>
 80093d8:	681e      	ldr	r6, [r3, #0]
 80093da:	e002      	b.n	80093e2 <_printf_i+0xf2>
 80093dc:	0646      	lsls	r6, r0, #25
 80093de:	d5fb      	bpl.n	80093d8 <_printf_i+0xe8>
 80093e0:	881e      	ldrh	r6, [r3, #0]
 80093e2:	4854      	ldr	r0, [pc, #336]	; (8009534 <_printf_i+0x244>)
 80093e4:	2f6f      	cmp	r7, #111	; 0x6f
 80093e6:	bf0c      	ite	eq
 80093e8:	2308      	moveq	r3, #8
 80093ea:	230a      	movne	r3, #10
 80093ec:	2100      	movs	r1, #0
 80093ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80093f2:	6865      	ldr	r5, [r4, #4]
 80093f4:	60a5      	str	r5, [r4, #8]
 80093f6:	2d00      	cmp	r5, #0
 80093f8:	bfa2      	ittt	ge
 80093fa:	6821      	ldrge	r1, [r4, #0]
 80093fc:	f021 0104 	bicge.w	r1, r1, #4
 8009400:	6021      	strge	r1, [r4, #0]
 8009402:	b90e      	cbnz	r6, 8009408 <_printf_i+0x118>
 8009404:	2d00      	cmp	r5, #0
 8009406:	d04d      	beq.n	80094a4 <_printf_i+0x1b4>
 8009408:	4615      	mov	r5, r2
 800940a:	fbb6 f1f3 	udiv	r1, r6, r3
 800940e:	fb03 6711 	mls	r7, r3, r1, r6
 8009412:	5dc7      	ldrb	r7, [r0, r7]
 8009414:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009418:	4637      	mov	r7, r6
 800941a:	42bb      	cmp	r3, r7
 800941c:	460e      	mov	r6, r1
 800941e:	d9f4      	bls.n	800940a <_printf_i+0x11a>
 8009420:	2b08      	cmp	r3, #8
 8009422:	d10b      	bne.n	800943c <_printf_i+0x14c>
 8009424:	6823      	ldr	r3, [r4, #0]
 8009426:	07de      	lsls	r6, r3, #31
 8009428:	d508      	bpl.n	800943c <_printf_i+0x14c>
 800942a:	6923      	ldr	r3, [r4, #16]
 800942c:	6861      	ldr	r1, [r4, #4]
 800942e:	4299      	cmp	r1, r3
 8009430:	bfde      	ittt	le
 8009432:	2330      	movle	r3, #48	; 0x30
 8009434:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009438:	f105 35ff 	addle.w	r5, r5, #4294967295
 800943c:	1b52      	subs	r2, r2, r5
 800943e:	6122      	str	r2, [r4, #16]
 8009440:	f8cd a000 	str.w	sl, [sp]
 8009444:	464b      	mov	r3, r9
 8009446:	aa03      	add	r2, sp, #12
 8009448:	4621      	mov	r1, r4
 800944a:	4640      	mov	r0, r8
 800944c:	f7ff fee2 	bl	8009214 <_printf_common>
 8009450:	3001      	adds	r0, #1
 8009452:	d14c      	bne.n	80094ee <_printf_i+0x1fe>
 8009454:	f04f 30ff 	mov.w	r0, #4294967295
 8009458:	b004      	add	sp, #16
 800945a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800945e:	4835      	ldr	r0, [pc, #212]	; (8009534 <_printf_i+0x244>)
 8009460:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009464:	6829      	ldr	r1, [r5, #0]
 8009466:	6823      	ldr	r3, [r4, #0]
 8009468:	f851 6b04 	ldr.w	r6, [r1], #4
 800946c:	6029      	str	r1, [r5, #0]
 800946e:	061d      	lsls	r5, r3, #24
 8009470:	d514      	bpl.n	800949c <_printf_i+0x1ac>
 8009472:	07df      	lsls	r7, r3, #31
 8009474:	bf44      	itt	mi
 8009476:	f043 0320 	orrmi.w	r3, r3, #32
 800947a:	6023      	strmi	r3, [r4, #0]
 800947c:	b91e      	cbnz	r6, 8009486 <_printf_i+0x196>
 800947e:	6823      	ldr	r3, [r4, #0]
 8009480:	f023 0320 	bic.w	r3, r3, #32
 8009484:	6023      	str	r3, [r4, #0]
 8009486:	2310      	movs	r3, #16
 8009488:	e7b0      	b.n	80093ec <_printf_i+0xfc>
 800948a:	6823      	ldr	r3, [r4, #0]
 800948c:	f043 0320 	orr.w	r3, r3, #32
 8009490:	6023      	str	r3, [r4, #0]
 8009492:	2378      	movs	r3, #120	; 0x78
 8009494:	4828      	ldr	r0, [pc, #160]	; (8009538 <_printf_i+0x248>)
 8009496:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800949a:	e7e3      	b.n	8009464 <_printf_i+0x174>
 800949c:	0659      	lsls	r1, r3, #25
 800949e:	bf48      	it	mi
 80094a0:	b2b6      	uxthmi	r6, r6
 80094a2:	e7e6      	b.n	8009472 <_printf_i+0x182>
 80094a4:	4615      	mov	r5, r2
 80094a6:	e7bb      	b.n	8009420 <_printf_i+0x130>
 80094a8:	682b      	ldr	r3, [r5, #0]
 80094aa:	6826      	ldr	r6, [r4, #0]
 80094ac:	6961      	ldr	r1, [r4, #20]
 80094ae:	1d18      	adds	r0, r3, #4
 80094b0:	6028      	str	r0, [r5, #0]
 80094b2:	0635      	lsls	r5, r6, #24
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	d501      	bpl.n	80094bc <_printf_i+0x1cc>
 80094b8:	6019      	str	r1, [r3, #0]
 80094ba:	e002      	b.n	80094c2 <_printf_i+0x1d2>
 80094bc:	0670      	lsls	r0, r6, #25
 80094be:	d5fb      	bpl.n	80094b8 <_printf_i+0x1c8>
 80094c0:	8019      	strh	r1, [r3, #0]
 80094c2:	2300      	movs	r3, #0
 80094c4:	6123      	str	r3, [r4, #16]
 80094c6:	4615      	mov	r5, r2
 80094c8:	e7ba      	b.n	8009440 <_printf_i+0x150>
 80094ca:	682b      	ldr	r3, [r5, #0]
 80094cc:	1d1a      	adds	r2, r3, #4
 80094ce:	602a      	str	r2, [r5, #0]
 80094d0:	681d      	ldr	r5, [r3, #0]
 80094d2:	6862      	ldr	r2, [r4, #4]
 80094d4:	2100      	movs	r1, #0
 80094d6:	4628      	mov	r0, r5
 80094d8:	f7f6 fe82 	bl	80001e0 <memchr>
 80094dc:	b108      	cbz	r0, 80094e2 <_printf_i+0x1f2>
 80094de:	1b40      	subs	r0, r0, r5
 80094e0:	6060      	str	r0, [r4, #4]
 80094e2:	6863      	ldr	r3, [r4, #4]
 80094e4:	6123      	str	r3, [r4, #16]
 80094e6:	2300      	movs	r3, #0
 80094e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094ec:	e7a8      	b.n	8009440 <_printf_i+0x150>
 80094ee:	6923      	ldr	r3, [r4, #16]
 80094f0:	462a      	mov	r2, r5
 80094f2:	4649      	mov	r1, r9
 80094f4:	4640      	mov	r0, r8
 80094f6:	47d0      	blx	sl
 80094f8:	3001      	adds	r0, #1
 80094fa:	d0ab      	beq.n	8009454 <_printf_i+0x164>
 80094fc:	6823      	ldr	r3, [r4, #0]
 80094fe:	079b      	lsls	r3, r3, #30
 8009500:	d413      	bmi.n	800952a <_printf_i+0x23a>
 8009502:	68e0      	ldr	r0, [r4, #12]
 8009504:	9b03      	ldr	r3, [sp, #12]
 8009506:	4298      	cmp	r0, r3
 8009508:	bfb8      	it	lt
 800950a:	4618      	movlt	r0, r3
 800950c:	e7a4      	b.n	8009458 <_printf_i+0x168>
 800950e:	2301      	movs	r3, #1
 8009510:	4632      	mov	r2, r6
 8009512:	4649      	mov	r1, r9
 8009514:	4640      	mov	r0, r8
 8009516:	47d0      	blx	sl
 8009518:	3001      	adds	r0, #1
 800951a:	d09b      	beq.n	8009454 <_printf_i+0x164>
 800951c:	3501      	adds	r5, #1
 800951e:	68e3      	ldr	r3, [r4, #12]
 8009520:	9903      	ldr	r1, [sp, #12]
 8009522:	1a5b      	subs	r3, r3, r1
 8009524:	42ab      	cmp	r3, r5
 8009526:	dcf2      	bgt.n	800950e <_printf_i+0x21e>
 8009528:	e7eb      	b.n	8009502 <_printf_i+0x212>
 800952a:	2500      	movs	r5, #0
 800952c:	f104 0619 	add.w	r6, r4, #25
 8009530:	e7f5      	b.n	800951e <_printf_i+0x22e>
 8009532:	bf00      	nop
 8009534:	0800d3c6 	.word	0x0800d3c6
 8009538:	0800d3d7 	.word	0x0800d3d7

0800953c <_scanf_float>:
 800953c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009540:	b087      	sub	sp, #28
 8009542:	4617      	mov	r7, r2
 8009544:	9303      	str	r3, [sp, #12]
 8009546:	688b      	ldr	r3, [r1, #8]
 8009548:	1e5a      	subs	r2, r3, #1
 800954a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800954e:	bf83      	ittte	hi
 8009550:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009554:	195b      	addhi	r3, r3, r5
 8009556:	9302      	strhi	r3, [sp, #8]
 8009558:	2300      	movls	r3, #0
 800955a:	bf86      	itte	hi
 800955c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009560:	608b      	strhi	r3, [r1, #8]
 8009562:	9302      	strls	r3, [sp, #8]
 8009564:	680b      	ldr	r3, [r1, #0]
 8009566:	468b      	mov	fp, r1
 8009568:	2500      	movs	r5, #0
 800956a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800956e:	f84b 3b1c 	str.w	r3, [fp], #28
 8009572:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009576:	4680      	mov	r8, r0
 8009578:	460c      	mov	r4, r1
 800957a:	465e      	mov	r6, fp
 800957c:	46aa      	mov	sl, r5
 800957e:	46a9      	mov	r9, r5
 8009580:	9501      	str	r5, [sp, #4]
 8009582:	68a2      	ldr	r2, [r4, #8]
 8009584:	b152      	cbz	r2, 800959c <_scanf_float+0x60>
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	781b      	ldrb	r3, [r3, #0]
 800958a:	2b4e      	cmp	r3, #78	; 0x4e
 800958c:	d864      	bhi.n	8009658 <_scanf_float+0x11c>
 800958e:	2b40      	cmp	r3, #64	; 0x40
 8009590:	d83c      	bhi.n	800960c <_scanf_float+0xd0>
 8009592:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009596:	b2c8      	uxtb	r0, r1
 8009598:	280e      	cmp	r0, #14
 800959a:	d93a      	bls.n	8009612 <_scanf_float+0xd6>
 800959c:	f1b9 0f00 	cmp.w	r9, #0
 80095a0:	d003      	beq.n	80095aa <_scanf_float+0x6e>
 80095a2:	6823      	ldr	r3, [r4, #0]
 80095a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80095a8:	6023      	str	r3, [r4, #0]
 80095aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80095ae:	f1ba 0f01 	cmp.w	sl, #1
 80095b2:	f200 8113 	bhi.w	80097dc <_scanf_float+0x2a0>
 80095b6:	455e      	cmp	r6, fp
 80095b8:	f200 8105 	bhi.w	80097c6 <_scanf_float+0x28a>
 80095bc:	2501      	movs	r5, #1
 80095be:	4628      	mov	r0, r5
 80095c0:	b007      	add	sp, #28
 80095c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80095ca:	2a0d      	cmp	r2, #13
 80095cc:	d8e6      	bhi.n	800959c <_scanf_float+0x60>
 80095ce:	a101      	add	r1, pc, #4	; (adr r1, 80095d4 <_scanf_float+0x98>)
 80095d0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80095d4:	08009713 	.word	0x08009713
 80095d8:	0800959d 	.word	0x0800959d
 80095dc:	0800959d 	.word	0x0800959d
 80095e0:	0800959d 	.word	0x0800959d
 80095e4:	08009773 	.word	0x08009773
 80095e8:	0800974b 	.word	0x0800974b
 80095ec:	0800959d 	.word	0x0800959d
 80095f0:	0800959d 	.word	0x0800959d
 80095f4:	08009721 	.word	0x08009721
 80095f8:	0800959d 	.word	0x0800959d
 80095fc:	0800959d 	.word	0x0800959d
 8009600:	0800959d 	.word	0x0800959d
 8009604:	0800959d 	.word	0x0800959d
 8009608:	080096d9 	.word	0x080096d9
 800960c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009610:	e7db      	b.n	80095ca <_scanf_float+0x8e>
 8009612:	290e      	cmp	r1, #14
 8009614:	d8c2      	bhi.n	800959c <_scanf_float+0x60>
 8009616:	a001      	add	r0, pc, #4	; (adr r0, 800961c <_scanf_float+0xe0>)
 8009618:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800961c:	080096cb 	.word	0x080096cb
 8009620:	0800959d 	.word	0x0800959d
 8009624:	080096cb 	.word	0x080096cb
 8009628:	0800975f 	.word	0x0800975f
 800962c:	0800959d 	.word	0x0800959d
 8009630:	08009679 	.word	0x08009679
 8009634:	080096b5 	.word	0x080096b5
 8009638:	080096b5 	.word	0x080096b5
 800963c:	080096b5 	.word	0x080096b5
 8009640:	080096b5 	.word	0x080096b5
 8009644:	080096b5 	.word	0x080096b5
 8009648:	080096b5 	.word	0x080096b5
 800964c:	080096b5 	.word	0x080096b5
 8009650:	080096b5 	.word	0x080096b5
 8009654:	080096b5 	.word	0x080096b5
 8009658:	2b6e      	cmp	r3, #110	; 0x6e
 800965a:	d809      	bhi.n	8009670 <_scanf_float+0x134>
 800965c:	2b60      	cmp	r3, #96	; 0x60
 800965e:	d8b2      	bhi.n	80095c6 <_scanf_float+0x8a>
 8009660:	2b54      	cmp	r3, #84	; 0x54
 8009662:	d077      	beq.n	8009754 <_scanf_float+0x218>
 8009664:	2b59      	cmp	r3, #89	; 0x59
 8009666:	d199      	bne.n	800959c <_scanf_float+0x60>
 8009668:	2d07      	cmp	r5, #7
 800966a:	d197      	bne.n	800959c <_scanf_float+0x60>
 800966c:	2508      	movs	r5, #8
 800966e:	e029      	b.n	80096c4 <_scanf_float+0x188>
 8009670:	2b74      	cmp	r3, #116	; 0x74
 8009672:	d06f      	beq.n	8009754 <_scanf_float+0x218>
 8009674:	2b79      	cmp	r3, #121	; 0x79
 8009676:	e7f6      	b.n	8009666 <_scanf_float+0x12a>
 8009678:	6821      	ldr	r1, [r4, #0]
 800967a:	05c8      	lsls	r0, r1, #23
 800967c:	d51a      	bpl.n	80096b4 <_scanf_float+0x178>
 800967e:	9b02      	ldr	r3, [sp, #8]
 8009680:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009684:	6021      	str	r1, [r4, #0]
 8009686:	f109 0901 	add.w	r9, r9, #1
 800968a:	b11b      	cbz	r3, 8009694 <_scanf_float+0x158>
 800968c:	3b01      	subs	r3, #1
 800968e:	3201      	adds	r2, #1
 8009690:	9302      	str	r3, [sp, #8]
 8009692:	60a2      	str	r2, [r4, #8]
 8009694:	68a3      	ldr	r3, [r4, #8]
 8009696:	3b01      	subs	r3, #1
 8009698:	60a3      	str	r3, [r4, #8]
 800969a:	6923      	ldr	r3, [r4, #16]
 800969c:	3301      	adds	r3, #1
 800969e:	6123      	str	r3, [r4, #16]
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	3b01      	subs	r3, #1
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	607b      	str	r3, [r7, #4]
 80096a8:	f340 8084 	ble.w	80097b4 <_scanf_float+0x278>
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	3301      	adds	r3, #1
 80096b0:	603b      	str	r3, [r7, #0]
 80096b2:	e766      	b.n	8009582 <_scanf_float+0x46>
 80096b4:	eb1a 0f05 	cmn.w	sl, r5
 80096b8:	f47f af70 	bne.w	800959c <_scanf_float+0x60>
 80096bc:	6822      	ldr	r2, [r4, #0]
 80096be:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80096c2:	6022      	str	r2, [r4, #0]
 80096c4:	f806 3b01 	strb.w	r3, [r6], #1
 80096c8:	e7e4      	b.n	8009694 <_scanf_float+0x158>
 80096ca:	6822      	ldr	r2, [r4, #0]
 80096cc:	0610      	lsls	r0, r2, #24
 80096ce:	f57f af65 	bpl.w	800959c <_scanf_float+0x60>
 80096d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80096d6:	e7f4      	b.n	80096c2 <_scanf_float+0x186>
 80096d8:	f1ba 0f00 	cmp.w	sl, #0
 80096dc:	d10e      	bne.n	80096fc <_scanf_float+0x1c0>
 80096de:	f1b9 0f00 	cmp.w	r9, #0
 80096e2:	d10e      	bne.n	8009702 <_scanf_float+0x1c6>
 80096e4:	6822      	ldr	r2, [r4, #0]
 80096e6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80096ea:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80096ee:	d108      	bne.n	8009702 <_scanf_float+0x1c6>
 80096f0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80096f4:	6022      	str	r2, [r4, #0]
 80096f6:	f04f 0a01 	mov.w	sl, #1
 80096fa:	e7e3      	b.n	80096c4 <_scanf_float+0x188>
 80096fc:	f1ba 0f02 	cmp.w	sl, #2
 8009700:	d055      	beq.n	80097ae <_scanf_float+0x272>
 8009702:	2d01      	cmp	r5, #1
 8009704:	d002      	beq.n	800970c <_scanf_float+0x1d0>
 8009706:	2d04      	cmp	r5, #4
 8009708:	f47f af48 	bne.w	800959c <_scanf_float+0x60>
 800970c:	3501      	adds	r5, #1
 800970e:	b2ed      	uxtb	r5, r5
 8009710:	e7d8      	b.n	80096c4 <_scanf_float+0x188>
 8009712:	f1ba 0f01 	cmp.w	sl, #1
 8009716:	f47f af41 	bne.w	800959c <_scanf_float+0x60>
 800971a:	f04f 0a02 	mov.w	sl, #2
 800971e:	e7d1      	b.n	80096c4 <_scanf_float+0x188>
 8009720:	b97d      	cbnz	r5, 8009742 <_scanf_float+0x206>
 8009722:	f1b9 0f00 	cmp.w	r9, #0
 8009726:	f47f af3c 	bne.w	80095a2 <_scanf_float+0x66>
 800972a:	6822      	ldr	r2, [r4, #0]
 800972c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009730:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009734:	f47f af39 	bne.w	80095aa <_scanf_float+0x6e>
 8009738:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800973c:	6022      	str	r2, [r4, #0]
 800973e:	2501      	movs	r5, #1
 8009740:	e7c0      	b.n	80096c4 <_scanf_float+0x188>
 8009742:	2d03      	cmp	r5, #3
 8009744:	d0e2      	beq.n	800970c <_scanf_float+0x1d0>
 8009746:	2d05      	cmp	r5, #5
 8009748:	e7de      	b.n	8009708 <_scanf_float+0x1cc>
 800974a:	2d02      	cmp	r5, #2
 800974c:	f47f af26 	bne.w	800959c <_scanf_float+0x60>
 8009750:	2503      	movs	r5, #3
 8009752:	e7b7      	b.n	80096c4 <_scanf_float+0x188>
 8009754:	2d06      	cmp	r5, #6
 8009756:	f47f af21 	bne.w	800959c <_scanf_float+0x60>
 800975a:	2507      	movs	r5, #7
 800975c:	e7b2      	b.n	80096c4 <_scanf_float+0x188>
 800975e:	6822      	ldr	r2, [r4, #0]
 8009760:	0591      	lsls	r1, r2, #22
 8009762:	f57f af1b 	bpl.w	800959c <_scanf_float+0x60>
 8009766:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800976a:	6022      	str	r2, [r4, #0]
 800976c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009770:	e7a8      	b.n	80096c4 <_scanf_float+0x188>
 8009772:	6822      	ldr	r2, [r4, #0]
 8009774:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009778:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800977c:	d006      	beq.n	800978c <_scanf_float+0x250>
 800977e:	0550      	lsls	r0, r2, #21
 8009780:	f57f af0c 	bpl.w	800959c <_scanf_float+0x60>
 8009784:	f1b9 0f00 	cmp.w	r9, #0
 8009788:	f43f af0f 	beq.w	80095aa <_scanf_float+0x6e>
 800978c:	0591      	lsls	r1, r2, #22
 800978e:	bf58      	it	pl
 8009790:	9901      	ldrpl	r1, [sp, #4]
 8009792:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009796:	bf58      	it	pl
 8009798:	eba9 0101 	subpl.w	r1, r9, r1
 800979c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80097a0:	bf58      	it	pl
 80097a2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80097a6:	6022      	str	r2, [r4, #0]
 80097a8:	f04f 0900 	mov.w	r9, #0
 80097ac:	e78a      	b.n	80096c4 <_scanf_float+0x188>
 80097ae:	f04f 0a03 	mov.w	sl, #3
 80097b2:	e787      	b.n	80096c4 <_scanf_float+0x188>
 80097b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80097b8:	4639      	mov	r1, r7
 80097ba:	4640      	mov	r0, r8
 80097bc:	4798      	blx	r3
 80097be:	2800      	cmp	r0, #0
 80097c0:	f43f aedf 	beq.w	8009582 <_scanf_float+0x46>
 80097c4:	e6ea      	b.n	800959c <_scanf_float+0x60>
 80097c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80097ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80097ce:	463a      	mov	r2, r7
 80097d0:	4640      	mov	r0, r8
 80097d2:	4798      	blx	r3
 80097d4:	6923      	ldr	r3, [r4, #16]
 80097d6:	3b01      	subs	r3, #1
 80097d8:	6123      	str	r3, [r4, #16]
 80097da:	e6ec      	b.n	80095b6 <_scanf_float+0x7a>
 80097dc:	1e6b      	subs	r3, r5, #1
 80097de:	2b06      	cmp	r3, #6
 80097e0:	d825      	bhi.n	800982e <_scanf_float+0x2f2>
 80097e2:	2d02      	cmp	r5, #2
 80097e4:	d836      	bhi.n	8009854 <_scanf_float+0x318>
 80097e6:	455e      	cmp	r6, fp
 80097e8:	f67f aee8 	bls.w	80095bc <_scanf_float+0x80>
 80097ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80097f0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80097f4:	463a      	mov	r2, r7
 80097f6:	4640      	mov	r0, r8
 80097f8:	4798      	blx	r3
 80097fa:	6923      	ldr	r3, [r4, #16]
 80097fc:	3b01      	subs	r3, #1
 80097fe:	6123      	str	r3, [r4, #16]
 8009800:	e7f1      	b.n	80097e6 <_scanf_float+0x2aa>
 8009802:	9802      	ldr	r0, [sp, #8]
 8009804:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009808:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800980c:	9002      	str	r0, [sp, #8]
 800980e:	463a      	mov	r2, r7
 8009810:	4640      	mov	r0, r8
 8009812:	4798      	blx	r3
 8009814:	6923      	ldr	r3, [r4, #16]
 8009816:	3b01      	subs	r3, #1
 8009818:	6123      	str	r3, [r4, #16]
 800981a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800981e:	fa5f fa8a 	uxtb.w	sl, sl
 8009822:	f1ba 0f02 	cmp.w	sl, #2
 8009826:	d1ec      	bne.n	8009802 <_scanf_float+0x2c6>
 8009828:	3d03      	subs	r5, #3
 800982a:	b2ed      	uxtb	r5, r5
 800982c:	1b76      	subs	r6, r6, r5
 800982e:	6823      	ldr	r3, [r4, #0]
 8009830:	05da      	lsls	r2, r3, #23
 8009832:	d52f      	bpl.n	8009894 <_scanf_float+0x358>
 8009834:	055b      	lsls	r3, r3, #21
 8009836:	d510      	bpl.n	800985a <_scanf_float+0x31e>
 8009838:	455e      	cmp	r6, fp
 800983a:	f67f aebf 	bls.w	80095bc <_scanf_float+0x80>
 800983e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009842:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009846:	463a      	mov	r2, r7
 8009848:	4640      	mov	r0, r8
 800984a:	4798      	blx	r3
 800984c:	6923      	ldr	r3, [r4, #16]
 800984e:	3b01      	subs	r3, #1
 8009850:	6123      	str	r3, [r4, #16]
 8009852:	e7f1      	b.n	8009838 <_scanf_float+0x2fc>
 8009854:	46aa      	mov	sl, r5
 8009856:	9602      	str	r6, [sp, #8]
 8009858:	e7df      	b.n	800981a <_scanf_float+0x2de>
 800985a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800985e:	6923      	ldr	r3, [r4, #16]
 8009860:	2965      	cmp	r1, #101	; 0x65
 8009862:	f103 33ff 	add.w	r3, r3, #4294967295
 8009866:	f106 35ff 	add.w	r5, r6, #4294967295
 800986a:	6123      	str	r3, [r4, #16]
 800986c:	d00c      	beq.n	8009888 <_scanf_float+0x34c>
 800986e:	2945      	cmp	r1, #69	; 0x45
 8009870:	d00a      	beq.n	8009888 <_scanf_float+0x34c>
 8009872:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009876:	463a      	mov	r2, r7
 8009878:	4640      	mov	r0, r8
 800987a:	4798      	blx	r3
 800987c:	6923      	ldr	r3, [r4, #16]
 800987e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009882:	3b01      	subs	r3, #1
 8009884:	1eb5      	subs	r5, r6, #2
 8009886:	6123      	str	r3, [r4, #16]
 8009888:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800988c:	463a      	mov	r2, r7
 800988e:	4640      	mov	r0, r8
 8009890:	4798      	blx	r3
 8009892:	462e      	mov	r6, r5
 8009894:	6825      	ldr	r5, [r4, #0]
 8009896:	f015 0510 	ands.w	r5, r5, #16
 800989a:	d159      	bne.n	8009950 <_scanf_float+0x414>
 800989c:	7035      	strb	r5, [r6, #0]
 800989e:	6823      	ldr	r3, [r4, #0]
 80098a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80098a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098a8:	d11b      	bne.n	80098e2 <_scanf_float+0x3a6>
 80098aa:	9b01      	ldr	r3, [sp, #4]
 80098ac:	454b      	cmp	r3, r9
 80098ae:	eba3 0209 	sub.w	r2, r3, r9
 80098b2:	d123      	bne.n	80098fc <_scanf_float+0x3c0>
 80098b4:	2200      	movs	r2, #0
 80098b6:	4659      	mov	r1, fp
 80098b8:	4640      	mov	r0, r8
 80098ba:	f000 ff7b 	bl	800a7b4 <_strtod_r>
 80098be:	6822      	ldr	r2, [r4, #0]
 80098c0:	9b03      	ldr	r3, [sp, #12]
 80098c2:	f012 0f02 	tst.w	r2, #2
 80098c6:	ec57 6b10 	vmov	r6, r7, d0
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	d021      	beq.n	8009912 <_scanf_float+0x3d6>
 80098ce:	9903      	ldr	r1, [sp, #12]
 80098d0:	1d1a      	adds	r2, r3, #4
 80098d2:	600a      	str	r2, [r1, #0]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	e9c3 6700 	strd	r6, r7, [r3]
 80098da:	68e3      	ldr	r3, [r4, #12]
 80098dc:	3301      	adds	r3, #1
 80098de:	60e3      	str	r3, [r4, #12]
 80098e0:	e66d      	b.n	80095be <_scanf_float+0x82>
 80098e2:	9b04      	ldr	r3, [sp, #16]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d0e5      	beq.n	80098b4 <_scanf_float+0x378>
 80098e8:	9905      	ldr	r1, [sp, #20]
 80098ea:	230a      	movs	r3, #10
 80098ec:	462a      	mov	r2, r5
 80098ee:	3101      	adds	r1, #1
 80098f0:	4640      	mov	r0, r8
 80098f2:	f000 ffe7 	bl	800a8c4 <_strtol_r>
 80098f6:	9b04      	ldr	r3, [sp, #16]
 80098f8:	9e05      	ldr	r6, [sp, #20]
 80098fa:	1ac2      	subs	r2, r0, r3
 80098fc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009900:	429e      	cmp	r6, r3
 8009902:	bf28      	it	cs
 8009904:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009908:	4912      	ldr	r1, [pc, #72]	; (8009954 <_scanf_float+0x418>)
 800990a:	4630      	mov	r0, r6
 800990c:	f000 f8ca 	bl	8009aa4 <siprintf>
 8009910:	e7d0      	b.n	80098b4 <_scanf_float+0x378>
 8009912:	9903      	ldr	r1, [sp, #12]
 8009914:	f012 0f04 	tst.w	r2, #4
 8009918:	f103 0204 	add.w	r2, r3, #4
 800991c:	600a      	str	r2, [r1, #0]
 800991e:	d1d9      	bne.n	80098d4 <_scanf_float+0x398>
 8009920:	f8d3 8000 	ldr.w	r8, [r3]
 8009924:	ee10 2a10 	vmov	r2, s0
 8009928:	ee10 0a10 	vmov	r0, s0
 800992c:	463b      	mov	r3, r7
 800992e:	4639      	mov	r1, r7
 8009930:	f7f7 f8fc 	bl	8000b2c <__aeabi_dcmpun>
 8009934:	b128      	cbz	r0, 8009942 <_scanf_float+0x406>
 8009936:	4808      	ldr	r0, [pc, #32]	; (8009958 <_scanf_float+0x41c>)
 8009938:	f000 f8ae 	bl	8009a98 <nanf>
 800993c:	ed88 0a00 	vstr	s0, [r8]
 8009940:	e7cb      	b.n	80098da <_scanf_float+0x39e>
 8009942:	4630      	mov	r0, r6
 8009944:	4639      	mov	r1, r7
 8009946:	f7f7 f94f 	bl	8000be8 <__aeabi_d2f>
 800994a:	f8c8 0000 	str.w	r0, [r8]
 800994e:	e7c4      	b.n	80098da <_scanf_float+0x39e>
 8009950:	2500      	movs	r5, #0
 8009952:	e634      	b.n	80095be <_scanf_float+0x82>
 8009954:	0800d3e8 	.word	0x0800d3e8
 8009958:	0800d7f0 	.word	0x0800d7f0

0800995c <iprintf>:
 800995c:	b40f      	push	{r0, r1, r2, r3}
 800995e:	4b0a      	ldr	r3, [pc, #40]	; (8009988 <iprintf+0x2c>)
 8009960:	b513      	push	{r0, r1, r4, lr}
 8009962:	681c      	ldr	r4, [r3, #0]
 8009964:	b124      	cbz	r4, 8009970 <iprintf+0x14>
 8009966:	69a3      	ldr	r3, [r4, #24]
 8009968:	b913      	cbnz	r3, 8009970 <iprintf+0x14>
 800996a:	4620      	mov	r0, r4
 800996c:	f7fe ffb0 	bl	80088d0 <__sinit>
 8009970:	ab05      	add	r3, sp, #20
 8009972:	9a04      	ldr	r2, [sp, #16]
 8009974:	68a1      	ldr	r1, [r4, #8]
 8009976:	9301      	str	r3, [sp, #4]
 8009978:	4620      	mov	r0, r4
 800997a:	f003 f969 	bl	800cc50 <_vfiprintf_r>
 800997e:	b002      	add	sp, #8
 8009980:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009984:	b004      	add	sp, #16
 8009986:	4770      	bx	lr
 8009988:	20000010 	.word	0x20000010

0800998c <_puts_r>:
 800998c:	b570      	push	{r4, r5, r6, lr}
 800998e:	460e      	mov	r6, r1
 8009990:	4605      	mov	r5, r0
 8009992:	b118      	cbz	r0, 800999c <_puts_r+0x10>
 8009994:	6983      	ldr	r3, [r0, #24]
 8009996:	b90b      	cbnz	r3, 800999c <_puts_r+0x10>
 8009998:	f7fe ff9a 	bl	80088d0 <__sinit>
 800999c:	69ab      	ldr	r3, [r5, #24]
 800999e:	68ac      	ldr	r4, [r5, #8]
 80099a0:	b913      	cbnz	r3, 80099a8 <_puts_r+0x1c>
 80099a2:	4628      	mov	r0, r5
 80099a4:	f7fe ff94 	bl	80088d0 <__sinit>
 80099a8:	4b2c      	ldr	r3, [pc, #176]	; (8009a5c <_puts_r+0xd0>)
 80099aa:	429c      	cmp	r4, r3
 80099ac:	d120      	bne.n	80099f0 <_puts_r+0x64>
 80099ae:	686c      	ldr	r4, [r5, #4]
 80099b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099b2:	07db      	lsls	r3, r3, #31
 80099b4:	d405      	bmi.n	80099c2 <_puts_r+0x36>
 80099b6:	89a3      	ldrh	r3, [r4, #12]
 80099b8:	0598      	lsls	r0, r3, #22
 80099ba:	d402      	bmi.n	80099c2 <_puts_r+0x36>
 80099bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099be:	f7ff f84a 	bl	8008a56 <__retarget_lock_acquire_recursive>
 80099c2:	89a3      	ldrh	r3, [r4, #12]
 80099c4:	0719      	lsls	r1, r3, #28
 80099c6:	d51d      	bpl.n	8009a04 <_puts_r+0x78>
 80099c8:	6923      	ldr	r3, [r4, #16]
 80099ca:	b1db      	cbz	r3, 8009a04 <_puts_r+0x78>
 80099cc:	3e01      	subs	r6, #1
 80099ce:	68a3      	ldr	r3, [r4, #8]
 80099d0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80099d4:	3b01      	subs	r3, #1
 80099d6:	60a3      	str	r3, [r4, #8]
 80099d8:	bb39      	cbnz	r1, 8009a2a <_puts_r+0x9e>
 80099da:	2b00      	cmp	r3, #0
 80099dc:	da38      	bge.n	8009a50 <_puts_r+0xc4>
 80099de:	4622      	mov	r2, r4
 80099e0:	210a      	movs	r1, #10
 80099e2:	4628      	mov	r0, r5
 80099e4:	f000 ff70 	bl	800a8c8 <__swbuf_r>
 80099e8:	3001      	adds	r0, #1
 80099ea:	d011      	beq.n	8009a10 <_puts_r+0x84>
 80099ec:	250a      	movs	r5, #10
 80099ee:	e011      	b.n	8009a14 <_puts_r+0x88>
 80099f0:	4b1b      	ldr	r3, [pc, #108]	; (8009a60 <_puts_r+0xd4>)
 80099f2:	429c      	cmp	r4, r3
 80099f4:	d101      	bne.n	80099fa <_puts_r+0x6e>
 80099f6:	68ac      	ldr	r4, [r5, #8]
 80099f8:	e7da      	b.n	80099b0 <_puts_r+0x24>
 80099fa:	4b1a      	ldr	r3, [pc, #104]	; (8009a64 <_puts_r+0xd8>)
 80099fc:	429c      	cmp	r4, r3
 80099fe:	bf08      	it	eq
 8009a00:	68ec      	ldreq	r4, [r5, #12]
 8009a02:	e7d5      	b.n	80099b0 <_puts_r+0x24>
 8009a04:	4621      	mov	r1, r4
 8009a06:	4628      	mov	r0, r5
 8009a08:	f000 ffc2 	bl	800a990 <__swsetup_r>
 8009a0c:	2800      	cmp	r0, #0
 8009a0e:	d0dd      	beq.n	80099cc <_puts_r+0x40>
 8009a10:	f04f 35ff 	mov.w	r5, #4294967295
 8009a14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a16:	07da      	lsls	r2, r3, #31
 8009a18:	d405      	bmi.n	8009a26 <_puts_r+0x9a>
 8009a1a:	89a3      	ldrh	r3, [r4, #12]
 8009a1c:	059b      	lsls	r3, r3, #22
 8009a1e:	d402      	bmi.n	8009a26 <_puts_r+0x9a>
 8009a20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a22:	f7ff f819 	bl	8008a58 <__retarget_lock_release_recursive>
 8009a26:	4628      	mov	r0, r5
 8009a28:	bd70      	pop	{r4, r5, r6, pc}
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	da04      	bge.n	8009a38 <_puts_r+0xac>
 8009a2e:	69a2      	ldr	r2, [r4, #24]
 8009a30:	429a      	cmp	r2, r3
 8009a32:	dc06      	bgt.n	8009a42 <_puts_r+0xb6>
 8009a34:	290a      	cmp	r1, #10
 8009a36:	d004      	beq.n	8009a42 <_puts_r+0xb6>
 8009a38:	6823      	ldr	r3, [r4, #0]
 8009a3a:	1c5a      	adds	r2, r3, #1
 8009a3c:	6022      	str	r2, [r4, #0]
 8009a3e:	7019      	strb	r1, [r3, #0]
 8009a40:	e7c5      	b.n	80099ce <_puts_r+0x42>
 8009a42:	4622      	mov	r2, r4
 8009a44:	4628      	mov	r0, r5
 8009a46:	f000 ff3f 	bl	800a8c8 <__swbuf_r>
 8009a4a:	3001      	adds	r0, #1
 8009a4c:	d1bf      	bne.n	80099ce <_puts_r+0x42>
 8009a4e:	e7df      	b.n	8009a10 <_puts_r+0x84>
 8009a50:	6823      	ldr	r3, [r4, #0]
 8009a52:	250a      	movs	r5, #10
 8009a54:	1c5a      	adds	r2, r3, #1
 8009a56:	6022      	str	r2, [r4, #0]
 8009a58:	701d      	strb	r5, [r3, #0]
 8009a5a:	e7db      	b.n	8009a14 <_puts_r+0x88>
 8009a5c:	0800d370 	.word	0x0800d370
 8009a60:	0800d390 	.word	0x0800d390
 8009a64:	0800d350 	.word	0x0800d350

08009a68 <puts>:
 8009a68:	4b02      	ldr	r3, [pc, #8]	; (8009a74 <puts+0xc>)
 8009a6a:	4601      	mov	r1, r0
 8009a6c:	6818      	ldr	r0, [r3, #0]
 8009a6e:	f7ff bf8d 	b.w	800998c <_puts_r>
 8009a72:	bf00      	nop
 8009a74:	20000010 	.word	0x20000010

08009a78 <_sbrk_r>:
 8009a78:	b538      	push	{r3, r4, r5, lr}
 8009a7a:	4d06      	ldr	r5, [pc, #24]	; (8009a94 <_sbrk_r+0x1c>)
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	4604      	mov	r4, r0
 8009a80:	4608      	mov	r0, r1
 8009a82:	602b      	str	r3, [r5, #0]
 8009a84:	f7f8 ff90 	bl	80029a8 <_sbrk>
 8009a88:	1c43      	adds	r3, r0, #1
 8009a8a:	d102      	bne.n	8009a92 <_sbrk_r+0x1a>
 8009a8c:	682b      	ldr	r3, [r5, #0]
 8009a8e:	b103      	cbz	r3, 8009a92 <_sbrk_r+0x1a>
 8009a90:	6023      	str	r3, [r4, #0]
 8009a92:	bd38      	pop	{r3, r4, r5, pc}
 8009a94:	2000cf50 	.word	0x2000cf50

08009a98 <nanf>:
 8009a98:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009aa0 <nanf+0x8>
 8009a9c:	4770      	bx	lr
 8009a9e:	bf00      	nop
 8009aa0:	7fc00000 	.word	0x7fc00000

08009aa4 <siprintf>:
 8009aa4:	b40e      	push	{r1, r2, r3}
 8009aa6:	b500      	push	{lr}
 8009aa8:	b09c      	sub	sp, #112	; 0x70
 8009aaa:	ab1d      	add	r3, sp, #116	; 0x74
 8009aac:	9002      	str	r0, [sp, #8]
 8009aae:	9006      	str	r0, [sp, #24]
 8009ab0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009ab4:	4809      	ldr	r0, [pc, #36]	; (8009adc <siprintf+0x38>)
 8009ab6:	9107      	str	r1, [sp, #28]
 8009ab8:	9104      	str	r1, [sp, #16]
 8009aba:	4909      	ldr	r1, [pc, #36]	; (8009ae0 <siprintf+0x3c>)
 8009abc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ac0:	9105      	str	r1, [sp, #20]
 8009ac2:	6800      	ldr	r0, [r0, #0]
 8009ac4:	9301      	str	r3, [sp, #4]
 8009ac6:	a902      	add	r1, sp, #8
 8009ac8:	f002 ff98 	bl	800c9fc <_svfiprintf_r>
 8009acc:	9b02      	ldr	r3, [sp, #8]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	701a      	strb	r2, [r3, #0]
 8009ad2:	b01c      	add	sp, #112	; 0x70
 8009ad4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ad8:	b003      	add	sp, #12
 8009ada:	4770      	bx	lr
 8009adc:	20000010 	.word	0x20000010
 8009ae0:	ffff0208 	.word	0xffff0208

08009ae4 <__sread>:
 8009ae4:	b510      	push	{r4, lr}
 8009ae6:	460c      	mov	r4, r1
 8009ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009aec:	f003 f9e0 	bl	800ceb0 <_read_r>
 8009af0:	2800      	cmp	r0, #0
 8009af2:	bfab      	itete	ge
 8009af4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009af6:	89a3      	ldrhlt	r3, [r4, #12]
 8009af8:	181b      	addge	r3, r3, r0
 8009afa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009afe:	bfac      	ite	ge
 8009b00:	6563      	strge	r3, [r4, #84]	; 0x54
 8009b02:	81a3      	strhlt	r3, [r4, #12]
 8009b04:	bd10      	pop	{r4, pc}

08009b06 <__swrite>:
 8009b06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b0a:	461f      	mov	r7, r3
 8009b0c:	898b      	ldrh	r3, [r1, #12]
 8009b0e:	05db      	lsls	r3, r3, #23
 8009b10:	4605      	mov	r5, r0
 8009b12:	460c      	mov	r4, r1
 8009b14:	4616      	mov	r6, r2
 8009b16:	d505      	bpl.n	8009b24 <__swrite+0x1e>
 8009b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b1c:	2302      	movs	r3, #2
 8009b1e:	2200      	movs	r2, #0
 8009b20:	f002 f9a4 	bl	800be6c <_lseek_r>
 8009b24:	89a3      	ldrh	r3, [r4, #12]
 8009b26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b2e:	81a3      	strh	r3, [r4, #12]
 8009b30:	4632      	mov	r2, r6
 8009b32:	463b      	mov	r3, r7
 8009b34:	4628      	mov	r0, r5
 8009b36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b3a:	f000 bf17 	b.w	800a96c <_write_r>

08009b3e <__sseek>:
 8009b3e:	b510      	push	{r4, lr}
 8009b40:	460c      	mov	r4, r1
 8009b42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b46:	f002 f991 	bl	800be6c <_lseek_r>
 8009b4a:	1c43      	adds	r3, r0, #1
 8009b4c:	89a3      	ldrh	r3, [r4, #12]
 8009b4e:	bf15      	itete	ne
 8009b50:	6560      	strne	r0, [r4, #84]	; 0x54
 8009b52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009b56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009b5a:	81a3      	strheq	r3, [r4, #12]
 8009b5c:	bf18      	it	ne
 8009b5e:	81a3      	strhne	r3, [r4, #12]
 8009b60:	bd10      	pop	{r4, pc}

08009b62 <__sclose>:
 8009b62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b66:	f000 bf81 	b.w	800aa6c <_close_r>

08009b6a <sulp>:
 8009b6a:	b570      	push	{r4, r5, r6, lr}
 8009b6c:	4604      	mov	r4, r0
 8009b6e:	460d      	mov	r5, r1
 8009b70:	ec45 4b10 	vmov	d0, r4, r5
 8009b74:	4616      	mov	r6, r2
 8009b76:	f002 fd81 	bl	800c67c <__ulp>
 8009b7a:	ec51 0b10 	vmov	r0, r1, d0
 8009b7e:	b17e      	cbz	r6, 8009ba0 <sulp+0x36>
 8009b80:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009b84:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	dd09      	ble.n	8009ba0 <sulp+0x36>
 8009b8c:	051b      	lsls	r3, r3, #20
 8009b8e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009b92:	2400      	movs	r4, #0
 8009b94:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009b98:	4622      	mov	r2, r4
 8009b9a:	462b      	mov	r3, r5
 8009b9c:	f7f6 fd2c 	bl	80005f8 <__aeabi_dmul>
 8009ba0:	bd70      	pop	{r4, r5, r6, pc}
 8009ba2:	0000      	movs	r0, r0
 8009ba4:	0000      	movs	r0, r0
	...

08009ba8 <_strtod_l>:
 8009ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bac:	ed2d 8b02 	vpush	{d8}
 8009bb0:	b09d      	sub	sp, #116	; 0x74
 8009bb2:	461f      	mov	r7, r3
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	9318      	str	r3, [sp, #96]	; 0x60
 8009bb8:	4ba2      	ldr	r3, [pc, #648]	; (8009e44 <_strtod_l+0x29c>)
 8009bba:	9213      	str	r2, [sp, #76]	; 0x4c
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	9305      	str	r3, [sp, #20]
 8009bc0:	4604      	mov	r4, r0
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	4688      	mov	r8, r1
 8009bc6:	f7f6 fb03 	bl	80001d0 <strlen>
 8009bca:	f04f 0a00 	mov.w	sl, #0
 8009bce:	4605      	mov	r5, r0
 8009bd0:	f04f 0b00 	mov.w	fp, #0
 8009bd4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009bd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009bda:	781a      	ldrb	r2, [r3, #0]
 8009bdc:	2a2b      	cmp	r2, #43	; 0x2b
 8009bde:	d04e      	beq.n	8009c7e <_strtod_l+0xd6>
 8009be0:	d83b      	bhi.n	8009c5a <_strtod_l+0xb2>
 8009be2:	2a0d      	cmp	r2, #13
 8009be4:	d834      	bhi.n	8009c50 <_strtod_l+0xa8>
 8009be6:	2a08      	cmp	r2, #8
 8009be8:	d834      	bhi.n	8009c54 <_strtod_l+0xac>
 8009bea:	2a00      	cmp	r2, #0
 8009bec:	d03e      	beq.n	8009c6c <_strtod_l+0xc4>
 8009bee:	2300      	movs	r3, #0
 8009bf0:	930a      	str	r3, [sp, #40]	; 0x28
 8009bf2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009bf4:	7833      	ldrb	r3, [r6, #0]
 8009bf6:	2b30      	cmp	r3, #48	; 0x30
 8009bf8:	f040 80b0 	bne.w	8009d5c <_strtod_l+0x1b4>
 8009bfc:	7873      	ldrb	r3, [r6, #1]
 8009bfe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009c02:	2b58      	cmp	r3, #88	; 0x58
 8009c04:	d168      	bne.n	8009cd8 <_strtod_l+0x130>
 8009c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c08:	9301      	str	r3, [sp, #4]
 8009c0a:	ab18      	add	r3, sp, #96	; 0x60
 8009c0c:	9702      	str	r7, [sp, #8]
 8009c0e:	9300      	str	r3, [sp, #0]
 8009c10:	4a8d      	ldr	r2, [pc, #564]	; (8009e48 <_strtod_l+0x2a0>)
 8009c12:	ab19      	add	r3, sp, #100	; 0x64
 8009c14:	a917      	add	r1, sp, #92	; 0x5c
 8009c16:	4620      	mov	r0, r4
 8009c18:	f001 fe1c 	bl	800b854 <__gethex>
 8009c1c:	f010 0707 	ands.w	r7, r0, #7
 8009c20:	4605      	mov	r5, r0
 8009c22:	d005      	beq.n	8009c30 <_strtod_l+0x88>
 8009c24:	2f06      	cmp	r7, #6
 8009c26:	d12c      	bne.n	8009c82 <_strtod_l+0xda>
 8009c28:	3601      	adds	r6, #1
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	9617      	str	r6, [sp, #92]	; 0x5c
 8009c2e:	930a      	str	r3, [sp, #40]	; 0x28
 8009c30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	f040 8590 	bne.w	800a758 <_strtod_l+0xbb0>
 8009c38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c3a:	b1eb      	cbz	r3, 8009c78 <_strtod_l+0xd0>
 8009c3c:	4652      	mov	r2, sl
 8009c3e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009c42:	ec43 2b10 	vmov	d0, r2, r3
 8009c46:	b01d      	add	sp, #116	; 0x74
 8009c48:	ecbd 8b02 	vpop	{d8}
 8009c4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c50:	2a20      	cmp	r2, #32
 8009c52:	d1cc      	bne.n	8009bee <_strtod_l+0x46>
 8009c54:	3301      	adds	r3, #1
 8009c56:	9317      	str	r3, [sp, #92]	; 0x5c
 8009c58:	e7be      	b.n	8009bd8 <_strtod_l+0x30>
 8009c5a:	2a2d      	cmp	r2, #45	; 0x2d
 8009c5c:	d1c7      	bne.n	8009bee <_strtod_l+0x46>
 8009c5e:	2201      	movs	r2, #1
 8009c60:	920a      	str	r2, [sp, #40]	; 0x28
 8009c62:	1c5a      	adds	r2, r3, #1
 8009c64:	9217      	str	r2, [sp, #92]	; 0x5c
 8009c66:	785b      	ldrb	r3, [r3, #1]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d1c2      	bne.n	8009bf2 <_strtod_l+0x4a>
 8009c6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009c6e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	f040 856e 	bne.w	800a754 <_strtod_l+0xbac>
 8009c78:	4652      	mov	r2, sl
 8009c7a:	465b      	mov	r3, fp
 8009c7c:	e7e1      	b.n	8009c42 <_strtod_l+0x9a>
 8009c7e:	2200      	movs	r2, #0
 8009c80:	e7ee      	b.n	8009c60 <_strtod_l+0xb8>
 8009c82:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009c84:	b13a      	cbz	r2, 8009c96 <_strtod_l+0xee>
 8009c86:	2135      	movs	r1, #53	; 0x35
 8009c88:	a81a      	add	r0, sp, #104	; 0x68
 8009c8a:	f002 fe02 	bl	800c892 <__copybits>
 8009c8e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c90:	4620      	mov	r0, r4
 8009c92:	f002 f9c1 	bl	800c018 <_Bfree>
 8009c96:	3f01      	subs	r7, #1
 8009c98:	2f04      	cmp	r7, #4
 8009c9a:	d806      	bhi.n	8009caa <_strtod_l+0x102>
 8009c9c:	e8df f007 	tbb	[pc, r7]
 8009ca0:	1714030a 	.word	0x1714030a
 8009ca4:	0a          	.byte	0x0a
 8009ca5:	00          	.byte	0x00
 8009ca6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8009caa:	0728      	lsls	r0, r5, #28
 8009cac:	d5c0      	bpl.n	8009c30 <_strtod_l+0x88>
 8009cae:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009cb2:	e7bd      	b.n	8009c30 <_strtod_l+0x88>
 8009cb4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009cb8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009cba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009cbe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009cc2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009cc6:	e7f0      	b.n	8009caa <_strtod_l+0x102>
 8009cc8:	f8df b180 	ldr.w	fp, [pc, #384]	; 8009e4c <_strtod_l+0x2a4>
 8009ccc:	e7ed      	b.n	8009caa <_strtod_l+0x102>
 8009cce:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009cd2:	f04f 3aff 	mov.w	sl, #4294967295
 8009cd6:	e7e8      	b.n	8009caa <_strtod_l+0x102>
 8009cd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cda:	1c5a      	adds	r2, r3, #1
 8009cdc:	9217      	str	r2, [sp, #92]	; 0x5c
 8009cde:	785b      	ldrb	r3, [r3, #1]
 8009ce0:	2b30      	cmp	r3, #48	; 0x30
 8009ce2:	d0f9      	beq.n	8009cd8 <_strtod_l+0x130>
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d0a3      	beq.n	8009c30 <_strtod_l+0x88>
 8009ce8:	2301      	movs	r3, #1
 8009cea:	f04f 0900 	mov.w	r9, #0
 8009cee:	9304      	str	r3, [sp, #16]
 8009cf0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cf2:	9308      	str	r3, [sp, #32]
 8009cf4:	f8cd 901c 	str.w	r9, [sp, #28]
 8009cf8:	464f      	mov	r7, r9
 8009cfa:	220a      	movs	r2, #10
 8009cfc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009cfe:	7806      	ldrb	r6, [r0, #0]
 8009d00:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009d04:	b2d9      	uxtb	r1, r3
 8009d06:	2909      	cmp	r1, #9
 8009d08:	d92a      	bls.n	8009d60 <_strtod_l+0x1b8>
 8009d0a:	9905      	ldr	r1, [sp, #20]
 8009d0c:	462a      	mov	r2, r5
 8009d0e:	f003 f8eb 	bl	800cee8 <strncmp>
 8009d12:	b398      	cbz	r0, 8009d7c <_strtod_l+0x1d4>
 8009d14:	2000      	movs	r0, #0
 8009d16:	4632      	mov	r2, r6
 8009d18:	463d      	mov	r5, r7
 8009d1a:	9005      	str	r0, [sp, #20]
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	2a65      	cmp	r2, #101	; 0x65
 8009d20:	d001      	beq.n	8009d26 <_strtod_l+0x17e>
 8009d22:	2a45      	cmp	r2, #69	; 0x45
 8009d24:	d118      	bne.n	8009d58 <_strtod_l+0x1b0>
 8009d26:	b91d      	cbnz	r5, 8009d30 <_strtod_l+0x188>
 8009d28:	9a04      	ldr	r2, [sp, #16]
 8009d2a:	4302      	orrs	r2, r0
 8009d2c:	d09e      	beq.n	8009c6c <_strtod_l+0xc4>
 8009d2e:	2500      	movs	r5, #0
 8009d30:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8009d34:	f108 0201 	add.w	r2, r8, #1
 8009d38:	9217      	str	r2, [sp, #92]	; 0x5c
 8009d3a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8009d3e:	2a2b      	cmp	r2, #43	; 0x2b
 8009d40:	d075      	beq.n	8009e2e <_strtod_l+0x286>
 8009d42:	2a2d      	cmp	r2, #45	; 0x2d
 8009d44:	d07b      	beq.n	8009e3e <_strtod_l+0x296>
 8009d46:	f04f 0c00 	mov.w	ip, #0
 8009d4a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009d4e:	2909      	cmp	r1, #9
 8009d50:	f240 8082 	bls.w	8009e58 <_strtod_l+0x2b0>
 8009d54:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009d58:	2600      	movs	r6, #0
 8009d5a:	e09d      	b.n	8009e98 <_strtod_l+0x2f0>
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	e7c4      	b.n	8009cea <_strtod_l+0x142>
 8009d60:	2f08      	cmp	r7, #8
 8009d62:	bfd8      	it	le
 8009d64:	9907      	ldrle	r1, [sp, #28]
 8009d66:	f100 0001 	add.w	r0, r0, #1
 8009d6a:	bfda      	itte	le
 8009d6c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009d70:	9307      	strle	r3, [sp, #28]
 8009d72:	fb02 3909 	mlagt	r9, r2, r9, r3
 8009d76:	3701      	adds	r7, #1
 8009d78:	9017      	str	r0, [sp, #92]	; 0x5c
 8009d7a:	e7bf      	b.n	8009cfc <_strtod_l+0x154>
 8009d7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d7e:	195a      	adds	r2, r3, r5
 8009d80:	9217      	str	r2, [sp, #92]	; 0x5c
 8009d82:	5d5a      	ldrb	r2, [r3, r5]
 8009d84:	2f00      	cmp	r7, #0
 8009d86:	d037      	beq.n	8009df8 <_strtod_l+0x250>
 8009d88:	9005      	str	r0, [sp, #20]
 8009d8a:	463d      	mov	r5, r7
 8009d8c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009d90:	2b09      	cmp	r3, #9
 8009d92:	d912      	bls.n	8009dba <_strtod_l+0x212>
 8009d94:	2301      	movs	r3, #1
 8009d96:	e7c2      	b.n	8009d1e <_strtod_l+0x176>
 8009d98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d9a:	1c5a      	adds	r2, r3, #1
 8009d9c:	9217      	str	r2, [sp, #92]	; 0x5c
 8009d9e:	785a      	ldrb	r2, [r3, #1]
 8009da0:	3001      	adds	r0, #1
 8009da2:	2a30      	cmp	r2, #48	; 0x30
 8009da4:	d0f8      	beq.n	8009d98 <_strtod_l+0x1f0>
 8009da6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009daa:	2b08      	cmp	r3, #8
 8009dac:	f200 84d9 	bhi.w	800a762 <_strtod_l+0xbba>
 8009db0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009db2:	9005      	str	r0, [sp, #20]
 8009db4:	2000      	movs	r0, #0
 8009db6:	9308      	str	r3, [sp, #32]
 8009db8:	4605      	mov	r5, r0
 8009dba:	3a30      	subs	r2, #48	; 0x30
 8009dbc:	f100 0301 	add.w	r3, r0, #1
 8009dc0:	d014      	beq.n	8009dec <_strtod_l+0x244>
 8009dc2:	9905      	ldr	r1, [sp, #20]
 8009dc4:	4419      	add	r1, r3
 8009dc6:	9105      	str	r1, [sp, #20]
 8009dc8:	462b      	mov	r3, r5
 8009dca:	eb00 0e05 	add.w	lr, r0, r5
 8009dce:	210a      	movs	r1, #10
 8009dd0:	4573      	cmp	r3, lr
 8009dd2:	d113      	bne.n	8009dfc <_strtod_l+0x254>
 8009dd4:	182b      	adds	r3, r5, r0
 8009dd6:	2b08      	cmp	r3, #8
 8009dd8:	f105 0501 	add.w	r5, r5, #1
 8009ddc:	4405      	add	r5, r0
 8009dde:	dc1c      	bgt.n	8009e1a <_strtod_l+0x272>
 8009de0:	9907      	ldr	r1, [sp, #28]
 8009de2:	230a      	movs	r3, #10
 8009de4:	fb03 2301 	mla	r3, r3, r1, r2
 8009de8:	9307      	str	r3, [sp, #28]
 8009dea:	2300      	movs	r3, #0
 8009dec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009dee:	1c51      	adds	r1, r2, #1
 8009df0:	9117      	str	r1, [sp, #92]	; 0x5c
 8009df2:	7852      	ldrb	r2, [r2, #1]
 8009df4:	4618      	mov	r0, r3
 8009df6:	e7c9      	b.n	8009d8c <_strtod_l+0x1e4>
 8009df8:	4638      	mov	r0, r7
 8009dfa:	e7d2      	b.n	8009da2 <_strtod_l+0x1fa>
 8009dfc:	2b08      	cmp	r3, #8
 8009dfe:	dc04      	bgt.n	8009e0a <_strtod_l+0x262>
 8009e00:	9e07      	ldr	r6, [sp, #28]
 8009e02:	434e      	muls	r6, r1
 8009e04:	9607      	str	r6, [sp, #28]
 8009e06:	3301      	adds	r3, #1
 8009e08:	e7e2      	b.n	8009dd0 <_strtod_l+0x228>
 8009e0a:	f103 0c01 	add.w	ip, r3, #1
 8009e0e:	f1bc 0f10 	cmp.w	ip, #16
 8009e12:	bfd8      	it	le
 8009e14:	fb01 f909 	mulle.w	r9, r1, r9
 8009e18:	e7f5      	b.n	8009e06 <_strtod_l+0x25e>
 8009e1a:	2d10      	cmp	r5, #16
 8009e1c:	bfdc      	itt	le
 8009e1e:	230a      	movle	r3, #10
 8009e20:	fb03 2909 	mlale	r9, r3, r9, r2
 8009e24:	e7e1      	b.n	8009dea <_strtod_l+0x242>
 8009e26:	2300      	movs	r3, #0
 8009e28:	9305      	str	r3, [sp, #20]
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	e77c      	b.n	8009d28 <_strtod_l+0x180>
 8009e2e:	f04f 0c00 	mov.w	ip, #0
 8009e32:	f108 0202 	add.w	r2, r8, #2
 8009e36:	9217      	str	r2, [sp, #92]	; 0x5c
 8009e38:	f898 2002 	ldrb.w	r2, [r8, #2]
 8009e3c:	e785      	b.n	8009d4a <_strtod_l+0x1a2>
 8009e3e:	f04f 0c01 	mov.w	ip, #1
 8009e42:	e7f6      	b.n	8009e32 <_strtod_l+0x28a>
 8009e44:	0800d638 	.word	0x0800d638
 8009e48:	0800d3f0 	.word	0x0800d3f0
 8009e4c:	7ff00000 	.word	0x7ff00000
 8009e50:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009e52:	1c51      	adds	r1, r2, #1
 8009e54:	9117      	str	r1, [sp, #92]	; 0x5c
 8009e56:	7852      	ldrb	r2, [r2, #1]
 8009e58:	2a30      	cmp	r2, #48	; 0x30
 8009e5a:	d0f9      	beq.n	8009e50 <_strtod_l+0x2a8>
 8009e5c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009e60:	2908      	cmp	r1, #8
 8009e62:	f63f af79 	bhi.w	8009d58 <_strtod_l+0x1b0>
 8009e66:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009e6a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009e6c:	9206      	str	r2, [sp, #24]
 8009e6e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009e70:	1c51      	adds	r1, r2, #1
 8009e72:	9117      	str	r1, [sp, #92]	; 0x5c
 8009e74:	7852      	ldrb	r2, [r2, #1]
 8009e76:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8009e7a:	2e09      	cmp	r6, #9
 8009e7c:	d937      	bls.n	8009eee <_strtod_l+0x346>
 8009e7e:	9e06      	ldr	r6, [sp, #24]
 8009e80:	1b89      	subs	r1, r1, r6
 8009e82:	2908      	cmp	r1, #8
 8009e84:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009e88:	dc02      	bgt.n	8009e90 <_strtod_l+0x2e8>
 8009e8a:	4576      	cmp	r6, lr
 8009e8c:	bfa8      	it	ge
 8009e8e:	4676      	movge	r6, lr
 8009e90:	f1bc 0f00 	cmp.w	ip, #0
 8009e94:	d000      	beq.n	8009e98 <_strtod_l+0x2f0>
 8009e96:	4276      	negs	r6, r6
 8009e98:	2d00      	cmp	r5, #0
 8009e9a:	d14d      	bne.n	8009f38 <_strtod_l+0x390>
 8009e9c:	9904      	ldr	r1, [sp, #16]
 8009e9e:	4301      	orrs	r1, r0
 8009ea0:	f47f aec6 	bne.w	8009c30 <_strtod_l+0x88>
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	f47f aee1 	bne.w	8009c6c <_strtod_l+0xc4>
 8009eaa:	2a69      	cmp	r2, #105	; 0x69
 8009eac:	d027      	beq.n	8009efe <_strtod_l+0x356>
 8009eae:	dc24      	bgt.n	8009efa <_strtod_l+0x352>
 8009eb0:	2a49      	cmp	r2, #73	; 0x49
 8009eb2:	d024      	beq.n	8009efe <_strtod_l+0x356>
 8009eb4:	2a4e      	cmp	r2, #78	; 0x4e
 8009eb6:	f47f aed9 	bne.w	8009c6c <_strtod_l+0xc4>
 8009eba:	499f      	ldr	r1, [pc, #636]	; (800a138 <_strtod_l+0x590>)
 8009ebc:	a817      	add	r0, sp, #92	; 0x5c
 8009ebe:	f001 ff21 	bl	800bd04 <__match>
 8009ec2:	2800      	cmp	r0, #0
 8009ec4:	f43f aed2 	beq.w	8009c6c <_strtod_l+0xc4>
 8009ec8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	2b28      	cmp	r3, #40	; 0x28
 8009ece:	d12d      	bne.n	8009f2c <_strtod_l+0x384>
 8009ed0:	499a      	ldr	r1, [pc, #616]	; (800a13c <_strtod_l+0x594>)
 8009ed2:	aa1a      	add	r2, sp, #104	; 0x68
 8009ed4:	a817      	add	r0, sp, #92	; 0x5c
 8009ed6:	f001 ff29 	bl	800bd2c <__hexnan>
 8009eda:	2805      	cmp	r0, #5
 8009edc:	d126      	bne.n	8009f2c <_strtod_l+0x384>
 8009ede:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009ee0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009ee4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009ee8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009eec:	e6a0      	b.n	8009c30 <_strtod_l+0x88>
 8009eee:	210a      	movs	r1, #10
 8009ef0:	fb01 2e0e 	mla	lr, r1, lr, r2
 8009ef4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009ef8:	e7b9      	b.n	8009e6e <_strtod_l+0x2c6>
 8009efa:	2a6e      	cmp	r2, #110	; 0x6e
 8009efc:	e7db      	b.n	8009eb6 <_strtod_l+0x30e>
 8009efe:	4990      	ldr	r1, [pc, #576]	; (800a140 <_strtod_l+0x598>)
 8009f00:	a817      	add	r0, sp, #92	; 0x5c
 8009f02:	f001 feff 	bl	800bd04 <__match>
 8009f06:	2800      	cmp	r0, #0
 8009f08:	f43f aeb0 	beq.w	8009c6c <_strtod_l+0xc4>
 8009f0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009f0e:	498d      	ldr	r1, [pc, #564]	; (800a144 <_strtod_l+0x59c>)
 8009f10:	3b01      	subs	r3, #1
 8009f12:	a817      	add	r0, sp, #92	; 0x5c
 8009f14:	9317      	str	r3, [sp, #92]	; 0x5c
 8009f16:	f001 fef5 	bl	800bd04 <__match>
 8009f1a:	b910      	cbnz	r0, 8009f22 <_strtod_l+0x37a>
 8009f1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009f1e:	3301      	adds	r3, #1
 8009f20:	9317      	str	r3, [sp, #92]	; 0x5c
 8009f22:	f8df b230 	ldr.w	fp, [pc, #560]	; 800a154 <_strtod_l+0x5ac>
 8009f26:	f04f 0a00 	mov.w	sl, #0
 8009f2a:	e681      	b.n	8009c30 <_strtod_l+0x88>
 8009f2c:	4886      	ldr	r0, [pc, #536]	; (800a148 <_strtod_l+0x5a0>)
 8009f2e:	f002 ffd3 	bl	800ced8 <nan>
 8009f32:	ec5b ab10 	vmov	sl, fp, d0
 8009f36:	e67b      	b.n	8009c30 <_strtod_l+0x88>
 8009f38:	9b05      	ldr	r3, [sp, #20]
 8009f3a:	9807      	ldr	r0, [sp, #28]
 8009f3c:	1af3      	subs	r3, r6, r3
 8009f3e:	2f00      	cmp	r7, #0
 8009f40:	bf08      	it	eq
 8009f42:	462f      	moveq	r7, r5
 8009f44:	2d10      	cmp	r5, #16
 8009f46:	9306      	str	r3, [sp, #24]
 8009f48:	46a8      	mov	r8, r5
 8009f4a:	bfa8      	it	ge
 8009f4c:	f04f 0810 	movge.w	r8, #16
 8009f50:	f7f6 fad8 	bl	8000504 <__aeabi_ui2d>
 8009f54:	2d09      	cmp	r5, #9
 8009f56:	4682      	mov	sl, r0
 8009f58:	468b      	mov	fp, r1
 8009f5a:	dd13      	ble.n	8009f84 <_strtod_l+0x3dc>
 8009f5c:	4b7b      	ldr	r3, [pc, #492]	; (800a14c <_strtod_l+0x5a4>)
 8009f5e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009f62:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009f66:	f7f6 fb47 	bl	80005f8 <__aeabi_dmul>
 8009f6a:	4682      	mov	sl, r0
 8009f6c:	4648      	mov	r0, r9
 8009f6e:	468b      	mov	fp, r1
 8009f70:	f7f6 fac8 	bl	8000504 <__aeabi_ui2d>
 8009f74:	4602      	mov	r2, r0
 8009f76:	460b      	mov	r3, r1
 8009f78:	4650      	mov	r0, sl
 8009f7a:	4659      	mov	r1, fp
 8009f7c:	f7f6 f986 	bl	800028c <__adddf3>
 8009f80:	4682      	mov	sl, r0
 8009f82:	468b      	mov	fp, r1
 8009f84:	2d0f      	cmp	r5, #15
 8009f86:	dc38      	bgt.n	8009ffa <_strtod_l+0x452>
 8009f88:	9b06      	ldr	r3, [sp, #24]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	f43f ae50 	beq.w	8009c30 <_strtod_l+0x88>
 8009f90:	dd24      	ble.n	8009fdc <_strtod_l+0x434>
 8009f92:	2b16      	cmp	r3, #22
 8009f94:	dc0b      	bgt.n	8009fae <_strtod_l+0x406>
 8009f96:	496d      	ldr	r1, [pc, #436]	; (800a14c <_strtod_l+0x5a4>)
 8009f98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009f9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fa0:	4652      	mov	r2, sl
 8009fa2:	465b      	mov	r3, fp
 8009fa4:	f7f6 fb28 	bl	80005f8 <__aeabi_dmul>
 8009fa8:	4682      	mov	sl, r0
 8009faa:	468b      	mov	fp, r1
 8009fac:	e640      	b.n	8009c30 <_strtod_l+0x88>
 8009fae:	9a06      	ldr	r2, [sp, #24]
 8009fb0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009fb4:	4293      	cmp	r3, r2
 8009fb6:	db20      	blt.n	8009ffa <_strtod_l+0x452>
 8009fb8:	4c64      	ldr	r4, [pc, #400]	; (800a14c <_strtod_l+0x5a4>)
 8009fba:	f1c5 050f 	rsb	r5, r5, #15
 8009fbe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009fc2:	4652      	mov	r2, sl
 8009fc4:	465b      	mov	r3, fp
 8009fc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fca:	f7f6 fb15 	bl	80005f8 <__aeabi_dmul>
 8009fce:	9b06      	ldr	r3, [sp, #24]
 8009fd0:	1b5d      	subs	r5, r3, r5
 8009fd2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009fd6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009fda:	e7e3      	b.n	8009fa4 <_strtod_l+0x3fc>
 8009fdc:	9b06      	ldr	r3, [sp, #24]
 8009fde:	3316      	adds	r3, #22
 8009fe0:	db0b      	blt.n	8009ffa <_strtod_l+0x452>
 8009fe2:	9b05      	ldr	r3, [sp, #20]
 8009fe4:	1b9e      	subs	r6, r3, r6
 8009fe6:	4b59      	ldr	r3, [pc, #356]	; (800a14c <_strtod_l+0x5a4>)
 8009fe8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009fec:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009ff0:	4650      	mov	r0, sl
 8009ff2:	4659      	mov	r1, fp
 8009ff4:	f7f6 fc2a 	bl	800084c <__aeabi_ddiv>
 8009ff8:	e7d6      	b.n	8009fa8 <_strtod_l+0x400>
 8009ffa:	9b06      	ldr	r3, [sp, #24]
 8009ffc:	eba5 0808 	sub.w	r8, r5, r8
 800a000:	4498      	add	r8, r3
 800a002:	f1b8 0f00 	cmp.w	r8, #0
 800a006:	dd74      	ble.n	800a0f2 <_strtod_l+0x54a>
 800a008:	f018 030f 	ands.w	r3, r8, #15
 800a00c:	d00a      	beq.n	800a024 <_strtod_l+0x47c>
 800a00e:	494f      	ldr	r1, [pc, #316]	; (800a14c <_strtod_l+0x5a4>)
 800a010:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a014:	4652      	mov	r2, sl
 800a016:	465b      	mov	r3, fp
 800a018:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a01c:	f7f6 faec 	bl	80005f8 <__aeabi_dmul>
 800a020:	4682      	mov	sl, r0
 800a022:	468b      	mov	fp, r1
 800a024:	f038 080f 	bics.w	r8, r8, #15
 800a028:	d04f      	beq.n	800a0ca <_strtod_l+0x522>
 800a02a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a02e:	dd22      	ble.n	800a076 <_strtod_l+0x4ce>
 800a030:	2500      	movs	r5, #0
 800a032:	462e      	mov	r6, r5
 800a034:	9507      	str	r5, [sp, #28]
 800a036:	9505      	str	r5, [sp, #20]
 800a038:	2322      	movs	r3, #34	; 0x22
 800a03a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800a154 <_strtod_l+0x5ac>
 800a03e:	6023      	str	r3, [r4, #0]
 800a040:	f04f 0a00 	mov.w	sl, #0
 800a044:	9b07      	ldr	r3, [sp, #28]
 800a046:	2b00      	cmp	r3, #0
 800a048:	f43f adf2 	beq.w	8009c30 <_strtod_l+0x88>
 800a04c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a04e:	4620      	mov	r0, r4
 800a050:	f001 ffe2 	bl	800c018 <_Bfree>
 800a054:	9905      	ldr	r1, [sp, #20]
 800a056:	4620      	mov	r0, r4
 800a058:	f001 ffde 	bl	800c018 <_Bfree>
 800a05c:	4631      	mov	r1, r6
 800a05e:	4620      	mov	r0, r4
 800a060:	f001 ffda 	bl	800c018 <_Bfree>
 800a064:	9907      	ldr	r1, [sp, #28]
 800a066:	4620      	mov	r0, r4
 800a068:	f001 ffd6 	bl	800c018 <_Bfree>
 800a06c:	4629      	mov	r1, r5
 800a06e:	4620      	mov	r0, r4
 800a070:	f001 ffd2 	bl	800c018 <_Bfree>
 800a074:	e5dc      	b.n	8009c30 <_strtod_l+0x88>
 800a076:	4b36      	ldr	r3, [pc, #216]	; (800a150 <_strtod_l+0x5a8>)
 800a078:	9304      	str	r3, [sp, #16]
 800a07a:	2300      	movs	r3, #0
 800a07c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a080:	4650      	mov	r0, sl
 800a082:	4659      	mov	r1, fp
 800a084:	4699      	mov	r9, r3
 800a086:	f1b8 0f01 	cmp.w	r8, #1
 800a08a:	dc21      	bgt.n	800a0d0 <_strtod_l+0x528>
 800a08c:	b10b      	cbz	r3, 800a092 <_strtod_l+0x4ea>
 800a08e:	4682      	mov	sl, r0
 800a090:	468b      	mov	fp, r1
 800a092:	4b2f      	ldr	r3, [pc, #188]	; (800a150 <_strtod_l+0x5a8>)
 800a094:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a098:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a09c:	4652      	mov	r2, sl
 800a09e:	465b      	mov	r3, fp
 800a0a0:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a0a4:	f7f6 faa8 	bl	80005f8 <__aeabi_dmul>
 800a0a8:	4b2a      	ldr	r3, [pc, #168]	; (800a154 <_strtod_l+0x5ac>)
 800a0aa:	460a      	mov	r2, r1
 800a0ac:	400b      	ands	r3, r1
 800a0ae:	492a      	ldr	r1, [pc, #168]	; (800a158 <_strtod_l+0x5b0>)
 800a0b0:	428b      	cmp	r3, r1
 800a0b2:	4682      	mov	sl, r0
 800a0b4:	d8bc      	bhi.n	800a030 <_strtod_l+0x488>
 800a0b6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a0ba:	428b      	cmp	r3, r1
 800a0bc:	bf86      	itte	hi
 800a0be:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800a15c <_strtod_l+0x5b4>
 800a0c2:	f04f 3aff 	movhi.w	sl, #4294967295
 800a0c6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	9304      	str	r3, [sp, #16]
 800a0ce:	e084      	b.n	800a1da <_strtod_l+0x632>
 800a0d0:	f018 0f01 	tst.w	r8, #1
 800a0d4:	d005      	beq.n	800a0e2 <_strtod_l+0x53a>
 800a0d6:	9b04      	ldr	r3, [sp, #16]
 800a0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0dc:	f7f6 fa8c 	bl	80005f8 <__aeabi_dmul>
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	9a04      	ldr	r2, [sp, #16]
 800a0e4:	3208      	adds	r2, #8
 800a0e6:	f109 0901 	add.w	r9, r9, #1
 800a0ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a0ee:	9204      	str	r2, [sp, #16]
 800a0f0:	e7c9      	b.n	800a086 <_strtod_l+0x4de>
 800a0f2:	d0ea      	beq.n	800a0ca <_strtod_l+0x522>
 800a0f4:	f1c8 0800 	rsb	r8, r8, #0
 800a0f8:	f018 020f 	ands.w	r2, r8, #15
 800a0fc:	d00a      	beq.n	800a114 <_strtod_l+0x56c>
 800a0fe:	4b13      	ldr	r3, [pc, #76]	; (800a14c <_strtod_l+0x5a4>)
 800a100:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a104:	4650      	mov	r0, sl
 800a106:	4659      	mov	r1, fp
 800a108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a10c:	f7f6 fb9e 	bl	800084c <__aeabi_ddiv>
 800a110:	4682      	mov	sl, r0
 800a112:	468b      	mov	fp, r1
 800a114:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a118:	d0d7      	beq.n	800a0ca <_strtod_l+0x522>
 800a11a:	f1b8 0f1f 	cmp.w	r8, #31
 800a11e:	dd1f      	ble.n	800a160 <_strtod_l+0x5b8>
 800a120:	2500      	movs	r5, #0
 800a122:	462e      	mov	r6, r5
 800a124:	9507      	str	r5, [sp, #28]
 800a126:	9505      	str	r5, [sp, #20]
 800a128:	2322      	movs	r3, #34	; 0x22
 800a12a:	f04f 0a00 	mov.w	sl, #0
 800a12e:	f04f 0b00 	mov.w	fp, #0
 800a132:	6023      	str	r3, [r4, #0]
 800a134:	e786      	b.n	800a044 <_strtod_l+0x49c>
 800a136:	bf00      	nop
 800a138:	0800d3c1 	.word	0x0800d3c1
 800a13c:	0800d404 	.word	0x0800d404
 800a140:	0800d3b9 	.word	0x0800d3b9
 800a144:	0800d544 	.word	0x0800d544
 800a148:	0800d7f0 	.word	0x0800d7f0
 800a14c:	0800d6d0 	.word	0x0800d6d0
 800a150:	0800d6a8 	.word	0x0800d6a8
 800a154:	7ff00000 	.word	0x7ff00000
 800a158:	7ca00000 	.word	0x7ca00000
 800a15c:	7fefffff 	.word	0x7fefffff
 800a160:	f018 0310 	ands.w	r3, r8, #16
 800a164:	bf18      	it	ne
 800a166:	236a      	movne	r3, #106	; 0x6a
 800a168:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800a518 <_strtod_l+0x970>
 800a16c:	9304      	str	r3, [sp, #16]
 800a16e:	4650      	mov	r0, sl
 800a170:	4659      	mov	r1, fp
 800a172:	2300      	movs	r3, #0
 800a174:	f018 0f01 	tst.w	r8, #1
 800a178:	d004      	beq.n	800a184 <_strtod_l+0x5dc>
 800a17a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a17e:	f7f6 fa3b 	bl	80005f8 <__aeabi_dmul>
 800a182:	2301      	movs	r3, #1
 800a184:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a188:	f109 0908 	add.w	r9, r9, #8
 800a18c:	d1f2      	bne.n	800a174 <_strtod_l+0x5cc>
 800a18e:	b10b      	cbz	r3, 800a194 <_strtod_l+0x5ec>
 800a190:	4682      	mov	sl, r0
 800a192:	468b      	mov	fp, r1
 800a194:	9b04      	ldr	r3, [sp, #16]
 800a196:	b1c3      	cbz	r3, 800a1ca <_strtod_l+0x622>
 800a198:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a19c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	4659      	mov	r1, fp
 800a1a4:	dd11      	ble.n	800a1ca <_strtod_l+0x622>
 800a1a6:	2b1f      	cmp	r3, #31
 800a1a8:	f340 8124 	ble.w	800a3f4 <_strtod_l+0x84c>
 800a1ac:	2b34      	cmp	r3, #52	; 0x34
 800a1ae:	bfde      	ittt	le
 800a1b0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a1b4:	f04f 33ff 	movle.w	r3, #4294967295
 800a1b8:	fa03 f202 	lslle.w	r2, r3, r2
 800a1bc:	f04f 0a00 	mov.w	sl, #0
 800a1c0:	bfcc      	ite	gt
 800a1c2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a1c6:	ea02 0b01 	andle.w	fp, r2, r1
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	4650      	mov	r0, sl
 800a1d0:	4659      	mov	r1, fp
 800a1d2:	f7f6 fc79 	bl	8000ac8 <__aeabi_dcmpeq>
 800a1d6:	2800      	cmp	r0, #0
 800a1d8:	d1a2      	bne.n	800a120 <_strtod_l+0x578>
 800a1da:	9b07      	ldr	r3, [sp, #28]
 800a1dc:	9300      	str	r3, [sp, #0]
 800a1de:	9908      	ldr	r1, [sp, #32]
 800a1e0:	462b      	mov	r3, r5
 800a1e2:	463a      	mov	r2, r7
 800a1e4:	4620      	mov	r0, r4
 800a1e6:	f001 ff7f 	bl	800c0e8 <__s2b>
 800a1ea:	9007      	str	r0, [sp, #28]
 800a1ec:	2800      	cmp	r0, #0
 800a1ee:	f43f af1f 	beq.w	800a030 <_strtod_l+0x488>
 800a1f2:	9b05      	ldr	r3, [sp, #20]
 800a1f4:	1b9e      	subs	r6, r3, r6
 800a1f6:	9b06      	ldr	r3, [sp, #24]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	bfb4      	ite	lt
 800a1fc:	4633      	movlt	r3, r6
 800a1fe:	2300      	movge	r3, #0
 800a200:	930c      	str	r3, [sp, #48]	; 0x30
 800a202:	9b06      	ldr	r3, [sp, #24]
 800a204:	2500      	movs	r5, #0
 800a206:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a20a:	9312      	str	r3, [sp, #72]	; 0x48
 800a20c:	462e      	mov	r6, r5
 800a20e:	9b07      	ldr	r3, [sp, #28]
 800a210:	4620      	mov	r0, r4
 800a212:	6859      	ldr	r1, [r3, #4]
 800a214:	f001 fec0 	bl	800bf98 <_Balloc>
 800a218:	9005      	str	r0, [sp, #20]
 800a21a:	2800      	cmp	r0, #0
 800a21c:	f43f af0c 	beq.w	800a038 <_strtod_l+0x490>
 800a220:	9b07      	ldr	r3, [sp, #28]
 800a222:	691a      	ldr	r2, [r3, #16]
 800a224:	3202      	adds	r2, #2
 800a226:	f103 010c 	add.w	r1, r3, #12
 800a22a:	0092      	lsls	r2, r2, #2
 800a22c:	300c      	adds	r0, #12
 800a22e:	f7fe fc25 	bl	8008a7c <memcpy>
 800a232:	ec4b ab10 	vmov	d0, sl, fp
 800a236:	aa1a      	add	r2, sp, #104	; 0x68
 800a238:	a919      	add	r1, sp, #100	; 0x64
 800a23a:	4620      	mov	r0, r4
 800a23c:	f002 fa9a 	bl	800c774 <__d2b>
 800a240:	ec4b ab18 	vmov	d8, sl, fp
 800a244:	9018      	str	r0, [sp, #96]	; 0x60
 800a246:	2800      	cmp	r0, #0
 800a248:	f43f aef6 	beq.w	800a038 <_strtod_l+0x490>
 800a24c:	2101      	movs	r1, #1
 800a24e:	4620      	mov	r0, r4
 800a250:	f001 ffe4 	bl	800c21c <__i2b>
 800a254:	4606      	mov	r6, r0
 800a256:	2800      	cmp	r0, #0
 800a258:	f43f aeee 	beq.w	800a038 <_strtod_l+0x490>
 800a25c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a25e:	9904      	ldr	r1, [sp, #16]
 800a260:	2b00      	cmp	r3, #0
 800a262:	bfab      	itete	ge
 800a264:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800a266:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800a268:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a26a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800a26e:	bfac      	ite	ge
 800a270:	eb03 0902 	addge.w	r9, r3, r2
 800a274:	1ad7      	sublt	r7, r2, r3
 800a276:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a278:	eba3 0801 	sub.w	r8, r3, r1
 800a27c:	4490      	add	r8, r2
 800a27e:	4ba1      	ldr	r3, [pc, #644]	; (800a504 <_strtod_l+0x95c>)
 800a280:	f108 38ff 	add.w	r8, r8, #4294967295
 800a284:	4598      	cmp	r8, r3
 800a286:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a28a:	f280 80c7 	bge.w	800a41c <_strtod_l+0x874>
 800a28e:	eba3 0308 	sub.w	r3, r3, r8
 800a292:	2b1f      	cmp	r3, #31
 800a294:	eba2 0203 	sub.w	r2, r2, r3
 800a298:	f04f 0101 	mov.w	r1, #1
 800a29c:	f300 80b1 	bgt.w	800a402 <_strtod_l+0x85a>
 800a2a0:	fa01 f303 	lsl.w	r3, r1, r3
 800a2a4:	930d      	str	r3, [sp, #52]	; 0x34
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	9308      	str	r3, [sp, #32]
 800a2aa:	eb09 0802 	add.w	r8, r9, r2
 800a2ae:	9b04      	ldr	r3, [sp, #16]
 800a2b0:	45c1      	cmp	r9, r8
 800a2b2:	4417      	add	r7, r2
 800a2b4:	441f      	add	r7, r3
 800a2b6:	464b      	mov	r3, r9
 800a2b8:	bfa8      	it	ge
 800a2ba:	4643      	movge	r3, r8
 800a2bc:	42bb      	cmp	r3, r7
 800a2be:	bfa8      	it	ge
 800a2c0:	463b      	movge	r3, r7
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	bfc2      	ittt	gt
 800a2c6:	eba8 0803 	subgt.w	r8, r8, r3
 800a2ca:	1aff      	subgt	r7, r7, r3
 800a2cc:	eba9 0903 	subgt.w	r9, r9, r3
 800a2d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	dd17      	ble.n	800a306 <_strtod_l+0x75e>
 800a2d6:	4631      	mov	r1, r6
 800a2d8:	461a      	mov	r2, r3
 800a2da:	4620      	mov	r0, r4
 800a2dc:	f002 f85e 	bl	800c39c <__pow5mult>
 800a2e0:	4606      	mov	r6, r0
 800a2e2:	2800      	cmp	r0, #0
 800a2e4:	f43f aea8 	beq.w	800a038 <_strtod_l+0x490>
 800a2e8:	4601      	mov	r1, r0
 800a2ea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a2ec:	4620      	mov	r0, r4
 800a2ee:	f001 ffab 	bl	800c248 <__multiply>
 800a2f2:	900b      	str	r0, [sp, #44]	; 0x2c
 800a2f4:	2800      	cmp	r0, #0
 800a2f6:	f43f ae9f 	beq.w	800a038 <_strtod_l+0x490>
 800a2fa:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a2fc:	4620      	mov	r0, r4
 800a2fe:	f001 fe8b 	bl	800c018 <_Bfree>
 800a302:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a304:	9318      	str	r3, [sp, #96]	; 0x60
 800a306:	f1b8 0f00 	cmp.w	r8, #0
 800a30a:	f300 808c 	bgt.w	800a426 <_strtod_l+0x87e>
 800a30e:	9b06      	ldr	r3, [sp, #24]
 800a310:	2b00      	cmp	r3, #0
 800a312:	dd08      	ble.n	800a326 <_strtod_l+0x77e>
 800a314:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a316:	9905      	ldr	r1, [sp, #20]
 800a318:	4620      	mov	r0, r4
 800a31a:	f002 f83f 	bl	800c39c <__pow5mult>
 800a31e:	9005      	str	r0, [sp, #20]
 800a320:	2800      	cmp	r0, #0
 800a322:	f43f ae89 	beq.w	800a038 <_strtod_l+0x490>
 800a326:	2f00      	cmp	r7, #0
 800a328:	dd08      	ble.n	800a33c <_strtod_l+0x794>
 800a32a:	9905      	ldr	r1, [sp, #20]
 800a32c:	463a      	mov	r2, r7
 800a32e:	4620      	mov	r0, r4
 800a330:	f002 f88e 	bl	800c450 <__lshift>
 800a334:	9005      	str	r0, [sp, #20]
 800a336:	2800      	cmp	r0, #0
 800a338:	f43f ae7e 	beq.w	800a038 <_strtod_l+0x490>
 800a33c:	f1b9 0f00 	cmp.w	r9, #0
 800a340:	dd08      	ble.n	800a354 <_strtod_l+0x7ac>
 800a342:	4631      	mov	r1, r6
 800a344:	464a      	mov	r2, r9
 800a346:	4620      	mov	r0, r4
 800a348:	f002 f882 	bl	800c450 <__lshift>
 800a34c:	4606      	mov	r6, r0
 800a34e:	2800      	cmp	r0, #0
 800a350:	f43f ae72 	beq.w	800a038 <_strtod_l+0x490>
 800a354:	9a05      	ldr	r2, [sp, #20]
 800a356:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a358:	4620      	mov	r0, r4
 800a35a:	f002 f905 	bl	800c568 <__mdiff>
 800a35e:	4605      	mov	r5, r0
 800a360:	2800      	cmp	r0, #0
 800a362:	f43f ae69 	beq.w	800a038 <_strtod_l+0x490>
 800a366:	68c3      	ldr	r3, [r0, #12]
 800a368:	930b      	str	r3, [sp, #44]	; 0x2c
 800a36a:	2300      	movs	r3, #0
 800a36c:	60c3      	str	r3, [r0, #12]
 800a36e:	4631      	mov	r1, r6
 800a370:	f002 f8de 	bl	800c530 <__mcmp>
 800a374:	2800      	cmp	r0, #0
 800a376:	da60      	bge.n	800a43a <_strtod_l+0x892>
 800a378:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a37a:	ea53 030a 	orrs.w	r3, r3, sl
 800a37e:	f040 8082 	bne.w	800a486 <_strtod_l+0x8de>
 800a382:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a386:	2b00      	cmp	r3, #0
 800a388:	d17d      	bne.n	800a486 <_strtod_l+0x8de>
 800a38a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a38e:	0d1b      	lsrs	r3, r3, #20
 800a390:	051b      	lsls	r3, r3, #20
 800a392:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a396:	d976      	bls.n	800a486 <_strtod_l+0x8de>
 800a398:	696b      	ldr	r3, [r5, #20]
 800a39a:	b913      	cbnz	r3, 800a3a2 <_strtod_l+0x7fa>
 800a39c:	692b      	ldr	r3, [r5, #16]
 800a39e:	2b01      	cmp	r3, #1
 800a3a0:	dd71      	ble.n	800a486 <_strtod_l+0x8de>
 800a3a2:	4629      	mov	r1, r5
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	4620      	mov	r0, r4
 800a3a8:	f002 f852 	bl	800c450 <__lshift>
 800a3ac:	4631      	mov	r1, r6
 800a3ae:	4605      	mov	r5, r0
 800a3b0:	f002 f8be 	bl	800c530 <__mcmp>
 800a3b4:	2800      	cmp	r0, #0
 800a3b6:	dd66      	ble.n	800a486 <_strtod_l+0x8de>
 800a3b8:	9904      	ldr	r1, [sp, #16]
 800a3ba:	4a53      	ldr	r2, [pc, #332]	; (800a508 <_strtod_l+0x960>)
 800a3bc:	465b      	mov	r3, fp
 800a3be:	2900      	cmp	r1, #0
 800a3c0:	f000 8081 	beq.w	800a4c6 <_strtod_l+0x91e>
 800a3c4:	ea02 010b 	and.w	r1, r2, fp
 800a3c8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a3cc:	dc7b      	bgt.n	800a4c6 <_strtod_l+0x91e>
 800a3ce:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a3d2:	f77f aea9 	ble.w	800a128 <_strtod_l+0x580>
 800a3d6:	4b4d      	ldr	r3, [pc, #308]	; (800a50c <_strtod_l+0x964>)
 800a3d8:	4650      	mov	r0, sl
 800a3da:	4659      	mov	r1, fp
 800a3dc:	2200      	movs	r2, #0
 800a3de:	f7f6 f90b 	bl	80005f8 <__aeabi_dmul>
 800a3e2:	460b      	mov	r3, r1
 800a3e4:	4303      	orrs	r3, r0
 800a3e6:	bf08      	it	eq
 800a3e8:	2322      	moveq	r3, #34	; 0x22
 800a3ea:	4682      	mov	sl, r0
 800a3ec:	468b      	mov	fp, r1
 800a3ee:	bf08      	it	eq
 800a3f0:	6023      	streq	r3, [r4, #0]
 800a3f2:	e62b      	b.n	800a04c <_strtod_l+0x4a4>
 800a3f4:	f04f 32ff 	mov.w	r2, #4294967295
 800a3f8:	fa02 f303 	lsl.w	r3, r2, r3
 800a3fc:	ea03 0a0a 	and.w	sl, r3, sl
 800a400:	e6e3      	b.n	800a1ca <_strtod_l+0x622>
 800a402:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a406:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a40a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a40e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a412:	fa01 f308 	lsl.w	r3, r1, r8
 800a416:	9308      	str	r3, [sp, #32]
 800a418:	910d      	str	r1, [sp, #52]	; 0x34
 800a41a:	e746      	b.n	800a2aa <_strtod_l+0x702>
 800a41c:	2300      	movs	r3, #0
 800a41e:	9308      	str	r3, [sp, #32]
 800a420:	2301      	movs	r3, #1
 800a422:	930d      	str	r3, [sp, #52]	; 0x34
 800a424:	e741      	b.n	800a2aa <_strtod_l+0x702>
 800a426:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a428:	4642      	mov	r2, r8
 800a42a:	4620      	mov	r0, r4
 800a42c:	f002 f810 	bl	800c450 <__lshift>
 800a430:	9018      	str	r0, [sp, #96]	; 0x60
 800a432:	2800      	cmp	r0, #0
 800a434:	f47f af6b 	bne.w	800a30e <_strtod_l+0x766>
 800a438:	e5fe      	b.n	800a038 <_strtod_l+0x490>
 800a43a:	465f      	mov	r7, fp
 800a43c:	d16e      	bne.n	800a51c <_strtod_l+0x974>
 800a43e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a440:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a444:	b342      	cbz	r2, 800a498 <_strtod_l+0x8f0>
 800a446:	4a32      	ldr	r2, [pc, #200]	; (800a510 <_strtod_l+0x968>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d128      	bne.n	800a49e <_strtod_l+0x8f6>
 800a44c:	9b04      	ldr	r3, [sp, #16]
 800a44e:	4651      	mov	r1, sl
 800a450:	b1eb      	cbz	r3, 800a48e <_strtod_l+0x8e6>
 800a452:	4b2d      	ldr	r3, [pc, #180]	; (800a508 <_strtod_l+0x960>)
 800a454:	403b      	ands	r3, r7
 800a456:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a45a:	f04f 32ff 	mov.w	r2, #4294967295
 800a45e:	d819      	bhi.n	800a494 <_strtod_l+0x8ec>
 800a460:	0d1b      	lsrs	r3, r3, #20
 800a462:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a466:	fa02 f303 	lsl.w	r3, r2, r3
 800a46a:	4299      	cmp	r1, r3
 800a46c:	d117      	bne.n	800a49e <_strtod_l+0x8f6>
 800a46e:	4b29      	ldr	r3, [pc, #164]	; (800a514 <_strtod_l+0x96c>)
 800a470:	429f      	cmp	r7, r3
 800a472:	d102      	bne.n	800a47a <_strtod_l+0x8d2>
 800a474:	3101      	adds	r1, #1
 800a476:	f43f addf 	beq.w	800a038 <_strtod_l+0x490>
 800a47a:	4b23      	ldr	r3, [pc, #140]	; (800a508 <_strtod_l+0x960>)
 800a47c:	403b      	ands	r3, r7
 800a47e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a482:	f04f 0a00 	mov.w	sl, #0
 800a486:	9b04      	ldr	r3, [sp, #16]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d1a4      	bne.n	800a3d6 <_strtod_l+0x82e>
 800a48c:	e5de      	b.n	800a04c <_strtod_l+0x4a4>
 800a48e:	f04f 33ff 	mov.w	r3, #4294967295
 800a492:	e7ea      	b.n	800a46a <_strtod_l+0x8c2>
 800a494:	4613      	mov	r3, r2
 800a496:	e7e8      	b.n	800a46a <_strtod_l+0x8c2>
 800a498:	ea53 030a 	orrs.w	r3, r3, sl
 800a49c:	d08c      	beq.n	800a3b8 <_strtod_l+0x810>
 800a49e:	9b08      	ldr	r3, [sp, #32]
 800a4a0:	b1db      	cbz	r3, 800a4da <_strtod_l+0x932>
 800a4a2:	423b      	tst	r3, r7
 800a4a4:	d0ef      	beq.n	800a486 <_strtod_l+0x8de>
 800a4a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4a8:	9a04      	ldr	r2, [sp, #16]
 800a4aa:	4650      	mov	r0, sl
 800a4ac:	4659      	mov	r1, fp
 800a4ae:	b1c3      	cbz	r3, 800a4e2 <_strtod_l+0x93a>
 800a4b0:	f7ff fb5b 	bl	8009b6a <sulp>
 800a4b4:	4602      	mov	r2, r0
 800a4b6:	460b      	mov	r3, r1
 800a4b8:	ec51 0b18 	vmov	r0, r1, d8
 800a4bc:	f7f5 fee6 	bl	800028c <__adddf3>
 800a4c0:	4682      	mov	sl, r0
 800a4c2:	468b      	mov	fp, r1
 800a4c4:	e7df      	b.n	800a486 <_strtod_l+0x8de>
 800a4c6:	4013      	ands	r3, r2
 800a4c8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a4cc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a4d0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a4d4:	f04f 3aff 	mov.w	sl, #4294967295
 800a4d8:	e7d5      	b.n	800a486 <_strtod_l+0x8de>
 800a4da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4dc:	ea13 0f0a 	tst.w	r3, sl
 800a4e0:	e7e0      	b.n	800a4a4 <_strtod_l+0x8fc>
 800a4e2:	f7ff fb42 	bl	8009b6a <sulp>
 800a4e6:	4602      	mov	r2, r0
 800a4e8:	460b      	mov	r3, r1
 800a4ea:	ec51 0b18 	vmov	r0, r1, d8
 800a4ee:	f7f5 fecb 	bl	8000288 <__aeabi_dsub>
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	4682      	mov	sl, r0
 800a4f8:	468b      	mov	fp, r1
 800a4fa:	f7f6 fae5 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4fe:	2800      	cmp	r0, #0
 800a500:	d0c1      	beq.n	800a486 <_strtod_l+0x8de>
 800a502:	e611      	b.n	800a128 <_strtod_l+0x580>
 800a504:	fffffc02 	.word	0xfffffc02
 800a508:	7ff00000 	.word	0x7ff00000
 800a50c:	39500000 	.word	0x39500000
 800a510:	000fffff 	.word	0x000fffff
 800a514:	7fefffff 	.word	0x7fefffff
 800a518:	0800d418 	.word	0x0800d418
 800a51c:	4631      	mov	r1, r6
 800a51e:	4628      	mov	r0, r5
 800a520:	f002 f984 	bl	800c82c <__ratio>
 800a524:	ec59 8b10 	vmov	r8, r9, d0
 800a528:	ee10 0a10 	vmov	r0, s0
 800a52c:	2200      	movs	r2, #0
 800a52e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a532:	4649      	mov	r1, r9
 800a534:	f7f6 fadc 	bl	8000af0 <__aeabi_dcmple>
 800a538:	2800      	cmp	r0, #0
 800a53a:	d07a      	beq.n	800a632 <_strtod_l+0xa8a>
 800a53c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d04a      	beq.n	800a5d8 <_strtod_l+0xa30>
 800a542:	4b95      	ldr	r3, [pc, #596]	; (800a798 <_strtod_l+0xbf0>)
 800a544:	2200      	movs	r2, #0
 800a546:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a54a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800a798 <_strtod_l+0xbf0>
 800a54e:	f04f 0800 	mov.w	r8, #0
 800a552:	4b92      	ldr	r3, [pc, #584]	; (800a79c <_strtod_l+0xbf4>)
 800a554:	403b      	ands	r3, r7
 800a556:	930d      	str	r3, [sp, #52]	; 0x34
 800a558:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a55a:	4b91      	ldr	r3, [pc, #580]	; (800a7a0 <_strtod_l+0xbf8>)
 800a55c:	429a      	cmp	r2, r3
 800a55e:	f040 80b0 	bne.w	800a6c2 <_strtod_l+0xb1a>
 800a562:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a566:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a56a:	ec4b ab10 	vmov	d0, sl, fp
 800a56e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a572:	f002 f883 	bl	800c67c <__ulp>
 800a576:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a57a:	ec53 2b10 	vmov	r2, r3, d0
 800a57e:	f7f6 f83b 	bl	80005f8 <__aeabi_dmul>
 800a582:	4652      	mov	r2, sl
 800a584:	465b      	mov	r3, fp
 800a586:	f7f5 fe81 	bl	800028c <__adddf3>
 800a58a:	460b      	mov	r3, r1
 800a58c:	4983      	ldr	r1, [pc, #524]	; (800a79c <_strtod_l+0xbf4>)
 800a58e:	4a85      	ldr	r2, [pc, #532]	; (800a7a4 <_strtod_l+0xbfc>)
 800a590:	4019      	ands	r1, r3
 800a592:	4291      	cmp	r1, r2
 800a594:	4682      	mov	sl, r0
 800a596:	d960      	bls.n	800a65a <_strtod_l+0xab2>
 800a598:	ee18 3a90 	vmov	r3, s17
 800a59c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d104      	bne.n	800a5ae <_strtod_l+0xa06>
 800a5a4:	ee18 3a10 	vmov	r3, s16
 800a5a8:	3301      	adds	r3, #1
 800a5aa:	f43f ad45 	beq.w	800a038 <_strtod_l+0x490>
 800a5ae:	f8df b200 	ldr.w	fp, [pc, #512]	; 800a7b0 <_strtod_l+0xc08>
 800a5b2:	f04f 3aff 	mov.w	sl, #4294967295
 800a5b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a5b8:	4620      	mov	r0, r4
 800a5ba:	f001 fd2d 	bl	800c018 <_Bfree>
 800a5be:	9905      	ldr	r1, [sp, #20]
 800a5c0:	4620      	mov	r0, r4
 800a5c2:	f001 fd29 	bl	800c018 <_Bfree>
 800a5c6:	4631      	mov	r1, r6
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	f001 fd25 	bl	800c018 <_Bfree>
 800a5ce:	4629      	mov	r1, r5
 800a5d0:	4620      	mov	r0, r4
 800a5d2:	f001 fd21 	bl	800c018 <_Bfree>
 800a5d6:	e61a      	b.n	800a20e <_strtod_l+0x666>
 800a5d8:	f1ba 0f00 	cmp.w	sl, #0
 800a5dc:	d11b      	bne.n	800a616 <_strtod_l+0xa6e>
 800a5de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a5e2:	b9f3      	cbnz	r3, 800a622 <_strtod_l+0xa7a>
 800a5e4:	4b6c      	ldr	r3, [pc, #432]	; (800a798 <_strtod_l+0xbf0>)
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	4640      	mov	r0, r8
 800a5ea:	4649      	mov	r1, r9
 800a5ec:	f7f6 fa76 	bl	8000adc <__aeabi_dcmplt>
 800a5f0:	b9d0      	cbnz	r0, 800a628 <_strtod_l+0xa80>
 800a5f2:	4640      	mov	r0, r8
 800a5f4:	4649      	mov	r1, r9
 800a5f6:	4b6c      	ldr	r3, [pc, #432]	; (800a7a8 <_strtod_l+0xc00>)
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f7f5 fffd 	bl	80005f8 <__aeabi_dmul>
 800a5fe:	4680      	mov	r8, r0
 800a600:	4689      	mov	r9, r1
 800a602:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a606:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800a60a:	9315      	str	r3, [sp, #84]	; 0x54
 800a60c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a610:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a614:	e79d      	b.n	800a552 <_strtod_l+0x9aa>
 800a616:	f1ba 0f01 	cmp.w	sl, #1
 800a61a:	d102      	bne.n	800a622 <_strtod_l+0xa7a>
 800a61c:	2f00      	cmp	r7, #0
 800a61e:	f43f ad83 	beq.w	800a128 <_strtod_l+0x580>
 800a622:	4b62      	ldr	r3, [pc, #392]	; (800a7ac <_strtod_l+0xc04>)
 800a624:	2200      	movs	r2, #0
 800a626:	e78e      	b.n	800a546 <_strtod_l+0x99e>
 800a628:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800a7a8 <_strtod_l+0xc00>
 800a62c:	f04f 0800 	mov.w	r8, #0
 800a630:	e7e7      	b.n	800a602 <_strtod_l+0xa5a>
 800a632:	4b5d      	ldr	r3, [pc, #372]	; (800a7a8 <_strtod_l+0xc00>)
 800a634:	4640      	mov	r0, r8
 800a636:	4649      	mov	r1, r9
 800a638:	2200      	movs	r2, #0
 800a63a:	f7f5 ffdd 	bl	80005f8 <__aeabi_dmul>
 800a63e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a640:	4680      	mov	r8, r0
 800a642:	4689      	mov	r9, r1
 800a644:	b933      	cbnz	r3, 800a654 <_strtod_l+0xaac>
 800a646:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a64a:	900e      	str	r0, [sp, #56]	; 0x38
 800a64c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a64e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a652:	e7dd      	b.n	800a610 <_strtod_l+0xa68>
 800a654:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800a658:	e7f9      	b.n	800a64e <_strtod_l+0xaa6>
 800a65a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a65e:	9b04      	ldr	r3, [sp, #16]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d1a8      	bne.n	800a5b6 <_strtod_l+0xa0e>
 800a664:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a668:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a66a:	0d1b      	lsrs	r3, r3, #20
 800a66c:	051b      	lsls	r3, r3, #20
 800a66e:	429a      	cmp	r2, r3
 800a670:	d1a1      	bne.n	800a5b6 <_strtod_l+0xa0e>
 800a672:	4640      	mov	r0, r8
 800a674:	4649      	mov	r1, r9
 800a676:	f7f6 fb1f 	bl	8000cb8 <__aeabi_d2lz>
 800a67a:	f7f5 ff8f 	bl	800059c <__aeabi_l2d>
 800a67e:	4602      	mov	r2, r0
 800a680:	460b      	mov	r3, r1
 800a682:	4640      	mov	r0, r8
 800a684:	4649      	mov	r1, r9
 800a686:	f7f5 fdff 	bl	8000288 <__aeabi_dsub>
 800a68a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a68c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a690:	ea43 030a 	orr.w	r3, r3, sl
 800a694:	4313      	orrs	r3, r2
 800a696:	4680      	mov	r8, r0
 800a698:	4689      	mov	r9, r1
 800a69a:	d055      	beq.n	800a748 <_strtod_l+0xba0>
 800a69c:	a336      	add	r3, pc, #216	; (adr r3, 800a778 <_strtod_l+0xbd0>)
 800a69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a2:	f7f6 fa1b 	bl	8000adc <__aeabi_dcmplt>
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	f47f acd0 	bne.w	800a04c <_strtod_l+0x4a4>
 800a6ac:	a334      	add	r3, pc, #208	; (adr r3, 800a780 <_strtod_l+0xbd8>)
 800a6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b2:	4640      	mov	r0, r8
 800a6b4:	4649      	mov	r1, r9
 800a6b6:	f7f6 fa2f 	bl	8000b18 <__aeabi_dcmpgt>
 800a6ba:	2800      	cmp	r0, #0
 800a6bc:	f43f af7b 	beq.w	800a5b6 <_strtod_l+0xa0e>
 800a6c0:	e4c4      	b.n	800a04c <_strtod_l+0x4a4>
 800a6c2:	9b04      	ldr	r3, [sp, #16]
 800a6c4:	b333      	cbz	r3, 800a714 <_strtod_l+0xb6c>
 800a6c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a6c8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a6cc:	d822      	bhi.n	800a714 <_strtod_l+0xb6c>
 800a6ce:	a32e      	add	r3, pc, #184	; (adr r3, 800a788 <_strtod_l+0xbe0>)
 800a6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d4:	4640      	mov	r0, r8
 800a6d6:	4649      	mov	r1, r9
 800a6d8:	f7f6 fa0a 	bl	8000af0 <__aeabi_dcmple>
 800a6dc:	b1a0      	cbz	r0, 800a708 <_strtod_l+0xb60>
 800a6de:	4649      	mov	r1, r9
 800a6e0:	4640      	mov	r0, r8
 800a6e2:	f7f6 fa61 	bl	8000ba8 <__aeabi_d2uiz>
 800a6e6:	2801      	cmp	r0, #1
 800a6e8:	bf38      	it	cc
 800a6ea:	2001      	movcc	r0, #1
 800a6ec:	f7f5 ff0a 	bl	8000504 <__aeabi_ui2d>
 800a6f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6f2:	4680      	mov	r8, r0
 800a6f4:	4689      	mov	r9, r1
 800a6f6:	bb23      	cbnz	r3, 800a742 <_strtod_l+0xb9a>
 800a6f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a6fc:	9010      	str	r0, [sp, #64]	; 0x40
 800a6fe:	9311      	str	r3, [sp, #68]	; 0x44
 800a700:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a704:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a70a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a70c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a710:	1a9b      	subs	r3, r3, r2
 800a712:	9309      	str	r3, [sp, #36]	; 0x24
 800a714:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a718:	eeb0 0a48 	vmov.f32	s0, s16
 800a71c:	eef0 0a68 	vmov.f32	s1, s17
 800a720:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a724:	f001 ffaa 	bl	800c67c <__ulp>
 800a728:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a72c:	ec53 2b10 	vmov	r2, r3, d0
 800a730:	f7f5 ff62 	bl	80005f8 <__aeabi_dmul>
 800a734:	ec53 2b18 	vmov	r2, r3, d8
 800a738:	f7f5 fda8 	bl	800028c <__adddf3>
 800a73c:	4682      	mov	sl, r0
 800a73e:	468b      	mov	fp, r1
 800a740:	e78d      	b.n	800a65e <_strtod_l+0xab6>
 800a742:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800a746:	e7db      	b.n	800a700 <_strtod_l+0xb58>
 800a748:	a311      	add	r3, pc, #68	; (adr r3, 800a790 <_strtod_l+0xbe8>)
 800a74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a74e:	f7f6 f9c5 	bl	8000adc <__aeabi_dcmplt>
 800a752:	e7b2      	b.n	800a6ba <_strtod_l+0xb12>
 800a754:	2300      	movs	r3, #0
 800a756:	930a      	str	r3, [sp, #40]	; 0x28
 800a758:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a75a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a75c:	6013      	str	r3, [r2, #0]
 800a75e:	f7ff ba6b 	b.w	8009c38 <_strtod_l+0x90>
 800a762:	2a65      	cmp	r2, #101	; 0x65
 800a764:	f43f ab5f 	beq.w	8009e26 <_strtod_l+0x27e>
 800a768:	2a45      	cmp	r2, #69	; 0x45
 800a76a:	f43f ab5c 	beq.w	8009e26 <_strtod_l+0x27e>
 800a76e:	2301      	movs	r3, #1
 800a770:	f7ff bb94 	b.w	8009e9c <_strtod_l+0x2f4>
 800a774:	f3af 8000 	nop.w
 800a778:	94a03595 	.word	0x94a03595
 800a77c:	3fdfffff 	.word	0x3fdfffff
 800a780:	35afe535 	.word	0x35afe535
 800a784:	3fe00000 	.word	0x3fe00000
 800a788:	ffc00000 	.word	0xffc00000
 800a78c:	41dfffff 	.word	0x41dfffff
 800a790:	94a03595 	.word	0x94a03595
 800a794:	3fcfffff 	.word	0x3fcfffff
 800a798:	3ff00000 	.word	0x3ff00000
 800a79c:	7ff00000 	.word	0x7ff00000
 800a7a0:	7fe00000 	.word	0x7fe00000
 800a7a4:	7c9fffff 	.word	0x7c9fffff
 800a7a8:	3fe00000 	.word	0x3fe00000
 800a7ac:	bff00000 	.word	0xbff00000
 800a7b0:	7fefffff 	.word	0x7fefffff

0800a7b4 <_strtod_r>:
 800a7b4:	4b01      	ldr	r3, [pc, #4]	; (800a7bc <_strtod_r+0x8>)
 800a7b6:	f7ff b9f7 	b.w	8009ba8 <_strtod_l>
 800a7ba:	bf00      	nop
 800a7bc:	20000078 	.word	0x20000078

0800a7c0 <_strtol_l.constprop.0>:
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7c6:	d001      	beq.n	800a7cc <_strtol_l.constprop.0+0xc>
 800a7c8:	2b24      	cmp	r3, #36	; 0x24
 800a7ca:	d906      	bls.n	800a7da <_strtol_l.constprop.0+0x1a>
 800a7cc:	f7fd ff4e 	bl	800866c <__errno>
 800a7d0:	2316      	movs	r3, #22
 800a7d2:	6003      	str	r3, [r0, #0]
 800a7d4:	2000      	movs	r0, #0
 800a7d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7da:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a8c0 <_strtol_l.constprop.0+0x100>
 800a7de:	460d      	mov	r5, r1
 800a7e0:	462e      	mov	r6, r5
 800a7e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a7e6:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a7ea:	f017 0708 	ands.w	r7, r7, #8
 800a7ee:	d1f7      	bne.n	800a7e0 <_strtol_l.constprop.0+0x20>
 800a7f0:	2c2d      	cmp	r4, #45	; 0x2d
 800a7f2:	d132      	bne.n	800a85a <_strtol_l.constprop.0+0x9a>
 800a7f4:	782c      	ldrb	r4, [r5, #0]
 800a7f6:	2701      	movs	r7, #1
 800a7f8:	1cb5      	adds	r5, r6, #2
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d05b      	beq.n	800a8b6 <_strtol_l.constprop.0+0xf6>
 800a7fe:	2b10      	cmp	r3, #16
 800a800:	d109      	bne.n	800a816 <_strtol_l.constprop.0+0x56>
 800a802:	2c30      	cmp	r4, #48	; 0x30
 800a804:	d107      	bne.n	800a816 <_strtol_l.constprop.0+0x56>
 800a806:	782c      	ldrb	r4, [r5, #0]
 800a808:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a80c:	2c58      	cmp	r4, #88	; 0x58
 800a80e:	d14d      	bne.n	800a8ac <_strtol_l.constprop.0+0xec>
 800a810:	786c      	ldrb	r4, [r5, #1]
 800a812:	2310      	movs	r3, #16
 800a814:	3502      	adds	r5, #2
 800a816:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a81a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a81e:	f04f 0c00 	mov.w	ip, #0
 800a822:	fbb8 f9f3 	udiv	r9, r8, r3
 800a826:	4666      	mov	r6, ip
 800a828:	fb03 8a19 	mls	sl, r3, r9, r8
 800a82c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a830:	f1be 0f09 	cmp.w	lr, #9
 800a834:	d816      	bhi.n	800a864 <_strtol_l.constprop.0+0xa4>
 800a836:	4674      	mov	r4, lr
 800a838:	42a3      	cmp	r3, r4
 800a83a:	dd24      	ble.n	800a886 <_strtol_l.constprop.0+0xc6>
 800a83c:	f1bc 0f00 	cmp.w	ip, #0
 800a840:	db1e      	blt.n	800a880 <_strtol_l.constprop.0+0xc0>
 800a842:	45b1      	cmp	r9, r6
 800a844:	d31c      	bcc.n	800a880 <_strtol_l.constprop.0+0xc0>
 800a846:	d101      	bne.n	800a84c <_strtol_l.constprop.0+0x8c>
 800a848:	45a2      	cmp	sl, r4
 800a84a:	db19      	blt.n	800a880 <_strtol_l.constprop.0+0xc0>
 800a84c:	fb06 4603 	mla	r6, r6, r3, r4
 800a850:	f04f 0c01 	mov.w	ip, #1
 800a854:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a858:	e7e8      	b.n	800a82c <_strtol_l.constprop.0+0x6c>
 800a85a:	2c2b      	cmp	r4, #43	; 0x2b
 800a85c:	bf04      	itt	eq
 800a85e:	782c      	ldrbeq	r4, [r5, #0]
 800a860:	1cb5      	addeq	r5, r6, #2
 800a862:	e7ca      	b.n	800a7fa <_strtol_l.constprop.0+0x3a>
 800a864:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a868:	f1be 0f19 	cmp.w	lr, #25
 800a86c:	d801      	bhi.n	800a872 <_strtol_l.constprop.0+0xb2>
 800a86e:	3c37      	subs	r4, #55	; 0x37
 800a870:	e7e2      	b.n	800a838 <_strtol_l.constprop.0+0x78>
 800a872:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a876:	f1be 0f19 	cmp.w	lr, #25
 800a87a:	d804      	bhi.n	800a886 <_strtol_l.constprop.0+0xc6>
 800a87c:	3c57      	subs	r4, #87	; 0x57
 800a87e:	e7db      	b.n	800a838 <_strtol_l.constprop.0+0x78>
 800a880:	f04f 3cff 	mov.w	ip, #4294967295
 800a884:	e7e6      	b.n	800a854 <_strtol_l.constprop.0+0x94>
 800a886:	f1bc 0f00 	cmp.w	ip, #0
 800a88a:	da05      	bge.n	800a898 <_strtol_l.constprop.0+0xd8>
 800a88c:	2322      	movs	r3, #34	; 0x22
 800a88e:	6003      	str	r3, [r0, #0]
 800a890:	4646      	mov	r6, r8
 800a892:	b942      	cbnz	r2, 800a8a6 <_strtol_l.constprop.0+0xe6>
 800a894:	4630      	mov	r0, r6
 800a896:	e79e      	b.n	800a7d6 <_strtol_l.constprop.0+0x16>
 800a898:	b107      	cbz	r7, 800a89c <_strtol_l.constprop.0+0xdc>
 800a89a:	4276      	negs	r6, r6
 800a89c:	2a00      	cmp	r2, #0
 800a89e:	d0f9      	beq.n	800a894 <_strtol_l.constprop.0+0xd4>
 800a8a0:	f1bc 0f00 	cmp.w	ip, #0
 800a8a4:	d000      	beq.n	800a8a8 <_strtol_l.constprop.0+0xe8>
 800a8a6:	1e69      	subs	r1, r5, #1
 800a8a8:	6011      	str	r1, [r2, #0]
 800a8aa:	e7f3      	b.n	800a894 <_strtol_l.constprop.0+0xd4>
 800a8ac:	2430      	movs	r4, #48	; 0x30
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d1b1      	bne.n	800a816 <_strtol_l.constprop.0+0x56>
 800a8b2:	2308      	movs	r3, #8
 800a8b4:	e7af      	b.n	800a816 <_strtol_l.constprop.0+0x56>
 800a8b6:	2c30      	cmp	r4, #48	; 0x30
 800a8b8:	d0a5      	beq.n	800a806 <_strtol_l.constprop.0+0x46>
 800a8ba:	230a      	movs	r3, #10
 800a8bc:	e7ab      	b.n	800a816 <_strtol_l.constprop.0+0x56>
 800a8be:	bf00      	nop
 800a8c0:	0800d441 	.word	0x0800d441

0800a8c4 <_strtol_r>:
 800a8c4:	f7ff bf7c 	b.w	800a7c0 <_strtol_l.constprop.0>

0800a8c8 <__swbuf_r>:
 800a8c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ca:	460e      	mov	r6, r1
 800a8cc:	4614      	mov	r4, r2
 800a8ce:	4605      	mov	r5, r0
 800a8d0:	b118      	cbz	r0, 800a8da <__swbuf_r+0x12>
 800a8d2:	6983      	ldr	r3, [r0, #24]
 800a8d4:	b90b      	cbnz	r3, 800a8da <__swbuf_r+0x12>
 800a8d6:	f7fd fffb 	bl	80088d0 <__sinit>
 800a8da:	4b21      	ldr	r3, [pc, #132]	; (800a960 <__swbuf_r+0x98>)
 800a8dc:	429c      	cmp	r4, r3
 800a8de:	d12b      	bne.n	800a938 <__swbuf_r+0x70>
 800a8e0:	686c      	ldr	r4, [r5, #4]
 800a8e2:	69a3      	ldr	r3, [r4, #24]
 800a8e4:	60a3      	str	r3, [r4, #8]
 800a8e6:	89a3      	ldrh	r3, [r4, #12]
 800a8e8:	071a      	lsls	r2, r3, #28
 800a8ea:	d52f      	bpl.n	800a94c <__swbuf_r+0x84>
 800a8ec:	6923      	ldr	r3, [r4, #16]
 800a8ee:	b36b      	cbz	r3, 800a94c <__swbuf_r+0x84>
 800a8f0:	6923      	ldr	r3, [r4, #16]
 800a8f2:	6820      	ldr	r0, [r4, #0]
 800a8f4:	1ac0      	subs	r0, r0, r3
 800a8f6:	6963      	ldr	r3, [r4, #20]
 800a8f8:	b2f6      	uxtb	r6, r6
 800a8fa:	4283      	cmp	r3, r0
 800a8fc:	4637      	mov	r7, r6
 800a8fe:	dc04      	bgt.n	800a90a <__swbuf_r+0x42>
 800a900:	4621      	mov	r1, r4
 800a902:	4628      	mov	r0, r5
 800a904:	f7fd ff3e 	bl	8008784 <_fflush_r>
 800a908:	bb30      	cbnz	r0, 800a958 <__swbuf_r+0x90>
 800a90a:	68a3      	ldr	r3, [r4, #8]
 800a90c:	3b01      	subs	r3, #1
 800a90e:	60a3      	str	r3, [r4, #8]
 800a910:	6823      	ldr	r3, [r4, #0]
 800a912:	1c5a      	adds	r2, r3, #1
 800a914:	6022      	str	r2, [r4, #0]
 800a916:	701e      	strb	r6, [r3, #0]
 800a918:	6963      	ldr	r3, [r4, #20]
 800a91a:	3001      	adds	r0, #1
 800a91c:	4283      	cmp	r3, r0
 800a91e:	d004      	beq.n	800a92a <__swbuf_r+0x62>
 800a920:	89a3      	ldrh	r3, [r4, #12]
 800a922:	07db      	lsls	r3, r3, #31
 800a924:	d506      	bpl.n	800a934 <__swbuf_r+0x6c>
 800a926:	2e0a      	cmp	r6, #10
 800a928:	d104      	bne.n	800a934 <__swbuf_r+0x6c>
 800a92a:	4621      	mov	r1, r4
 800a92c:	4628      	mov	r0, r5
 800a92e:	f7fd ff29 	bl	8008784 <_fflush_r>
 800a932:	b988      	cbnz	r0, 800a958 <__swbuf_r+0x90>
 800a934:	4638      	mov	r0, r7
 800a936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a938:	4b0a      	ldr	r3, [pc, #40]	; (800a964 <__swbuf_r+0x9c>)
 800a93a:	429c      	cmp	r4, r3
 800a93c:	d101      	bne.n	800a942 <__swbuf_r+0x7a>
 800a93e:	68ac      	ldr	r4, [r5, #8]
 800a940:	e7cf      	b.n	800a8e2 <__swbuf_r+0x1a>
 800a942:	4b09      	ldr	r3, [pc, #36]	; (800a968 <__swbuf_r+0xa0>)
 800a944:	429c      	cmp	r4, r3
 800a946:	bf08      	it	eq
 800a948:	68ec      	ldreq	r4, [r5, #12]
 800a94a:	e7ca      	b.n	800a8e2 <__swbuf_r+0x1a>
 800a94c:	4621      	mov	r1, r4
 800a94e:	4628      	mov	r0, r5
 800a950:	f000 f81e 	bl	800a990 <__swsetup_r>
 800a954:	2800      	cmp	r0, #0
 800a956:	d0cb      	beq.n	800a8f0 <__swbuf_r+0x28>
 800a958:	f04f 37ff 	mov.w	r7, #4294967295
 800a95c:	e7ea      	b.n	800a934 <__swbuf_r+0x6c>
 800a95e:	bf00      	nop
 800a960:	0800d370 	.word	0x0800d370
 800a964:	0800d390 	.word	0x0800d390
 800a968:	0800d350 	.word	0x0800d350

0800a96c <_write_r>:
 800a96c:	b538      	push	{r3, r4, r5, lr}
 800a96e:	4d07      	ldr	r5, [pc, #28]	; (800a98c <_write_r+0x20>)
 800a970:	4604      	mov	r4, r0
 800a972:	4608      	mov	r0, r1
 800a974:	4611      	mov	r1, r2
 800a976:	2200      	movs	r2, #0
 800a978:	602a      	str	r2, [r5, #0]
 800a97a:	461a      	mov	r2, r3
 800a97c:	f7f7 ffc3 	bl	8002906 <_write>
 800a980:	1c43      	adds	r3, r0, #1
 800a982:	d102      	bne.n	800a98a <_write_r+0x1e>
 800a984:	682b      	ldr	r3, [r5, #0]
 800a986:	b103      	cbz	r3, 800a98a <_write_r+0x1e>
 800a988:	6023      	str	r3, [r4, #0]
 800a98a:	bd38      	pop	{r3, r4, r5, pc}
 800a98c:	2000cf50 	.word	0x2000cf50

0800a990 <__swsetup_r>:
 800a990:	4b32      	ldr	r3, [pc, #200]	; (800aa5c <__swsetup_r+0xcc>)
 800a992:	b570      	push	{r4, r5, r6, lr}
 800a994:	681d      	ldr	r5, [r3, #0]
 800a996:	4606      	mov	r6, r0
 800a998:	460c      	mov	r4, r1
 800a99a:	b125      	cbz	r5, 800a9a6 <__swsetup_r+0x16>
 800a99c:	69ab      	ldr	r3, [r5, #24]
 800a99e:	b913      	cbnz	r3, 800a9a6 <__swsetup_r+0x16>
 800a9a0:	4628      	mov	r0, r5
 800a9a2:	f7fd ff95 	bl	80088d0 <__sinit>
 800a9a6:	4b2e      	ldr	r3, [pc, #184]	; (800aa60 <__swsetup_r+0xd0>)
 800a9a8:	429c      	cmp	r4, r3
 800a9aa:	d10f      	bne.n	800a9cc <__swsetup_r+0x3c>
 800a9ac:	686c      	ldr	r4, [r5, #4]
 800a9ae:	89a3      	ldrh	r3, [r4, #12]
 800a9b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a9b4:	0719      	lsls	r1, r3, #28
 800a9b6:	d42c      	bmi.n	800aa12 <__swsetup_r+0x82>
 800a9b8:	06dd      	lsls	r5, r3, #27
 800a9ba:	d411      	bmi.n	800a9e0 <__swsetup_r+0x50>
 800a9bc:	2309      	movs	r3, #9
 800a9be:	6033      	str	r3, [r6, #0]
 800a9c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a9c4:	81a3      	strh	r3, [r4, #12]
 800a9c6:	f04f 30ff 	mov.w	r0, #4294967295
 800a9ca:	e03e      	b.n	800aa4a <__swsetup_r+0xba>
 800a9cc:	4b25      	ldr	r3, [pc, #148]	; (800aa64 <__swsetup_r+0xd4>)
 800a9ce:	429c      	cmp	r4, r3
 800a9d0:	d101      	bne.n	800a9d6 <__swsetup_r+0x46>
 800a9d2:	68ac      	ldr	r4, [r5, #8]
 800a9d4:	e7eb      	b.n	800a9ae <__swsetup_r+0x1e>
 800a9d6:	4b24      	ldr	r3, [pc, #144]	; (800aa68 <__swsetup_r+0xd8>)
 800a9d8:	429c      	cmp	r4, r3
 800a9da:	bf08      	it	eq
 800a9dc:	68ec      	ldreq	r4, [r5, #12]
 800a9de:	e7e6      	b.n	800a9ae <__swsetup_r+0x1e>
 800a9e0:	0758      	lsls	r0, r3, #29
 800a9e2:	d512      	bpl.n	800aa0a <__swsetup_r+0x7a>
 800a9e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a9e6:	b141      	cbz	r1, 800a9fa <__swsetup_r+0x6a>
 800a9e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a9ec:	4299      	cmp	r1, r3
 800a9ee:	d002      	beq.n	800a9f6 <__swsetup_r+0x66>
 800a9f0:	4630      	mov	r0, r6
 800a9f2:	f7fe f859 	bl	8008aa8 <_free_r>
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	6363      	str	r3, [r4, #52]	; 0x34
 800a9fa:	89a3      	ldrh	r3, [r4, #12]
 800a9fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aa00:	81a3      	strh	r3, [r4, #12]
 800aa02:	2300      	movs	r3, #0
 800aa04:	6063      	str	r3, [r4, #4]
 800aa06:	6923      	ldr	r3, [r4, #16]
 800aa08:	6023      	str	r3, [r4, #0]
 800aa0a:	89a3      	ldrh	r3, [r4, #12]
 800aa0c:	f043 0308 	orr.w	r3, r3, #8
 800aa10:	81a3      	strh	r3, [r4, #12]
 800aa12:	6923      	ldr	r3, [r4, #16]
 800aa14:	b94b      	cbnz	r3, 800aa2a <__swsetup_r+0x9a>
 800aa16:	89a3      	ldrh	r3, [r4, #12]
 800aa18:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aa1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa20:	d003      	beq.n	800aa2a <__swsetup_r+0x9a>
 800aa22:	4621      	mov	r1, r4
 800aa24:	4630      	mov	r0, r6
 800aa26:	f001 fa59 	bl	800bedc <__smakebuf_r>
 800aa2a:	89a0      	ldrh	r0, [r4, #12]
 800aa2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aa30:	f010 0301 	ands.w	r3, r0, #1
 800aa34:	d00a      	beq.n	800aa4c <__swsetup_r+0xbc>
 800aa36:	2300      	movs	r3, #0
 800aa38:	60a3      	str	r3, [r4, #8]
 800aa3a:	6963      	ldr	r3, [r4, #20]
 800aa3c:	425b      	negs	r3, r3
 800aa3e:	61a3      	str	r3, [r4, #24]
 800aa40:	6923      	ldr	r3, [r4, #16]
 800aa42:	b943      	cbnz	r3, 800aa56 <__swsetup_r+0xc6>
 800aa44:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800aa48:	d1ba      	bne.n	800a9c0 <__swsetup_r+0x30>
 800aa4a:	bd70      	pop	{r4, r5, r6, pc}
 800aa4c:	0781      	lsls	r1, r0, #30
 800aa4e:	bf58      	it	pl
 800aa50:	6963      	ldrpl	r3, [r4, #20]
 800aa52:	60a3      	str	r3, [r4, #8]
 800aa54:	e7f4      	b.n	800aa40 <__swsetup_r+0xb0>
 800aa56:	2000      	movs	r0, #0
 800aa58:	e7f7      	b.n	800aa4a <__swsetup_r+0xba>
 800aa5a:	bf00      	nop
 800aa5c:	20000010 	.word	0x20000010
 800aa60:	0800d370 	.word	0x0800d370
 800aa64:	0800d390 	.word	0x0800d390
 800aa68:	0800d350 	.word	0x0800d350

0800aa6c <_close_r>:
 800aa6c:	b538      	push	{r3, r4, r5, lr}
 800aa6e:	4d06      	ldr	r5, [pc, #24]	; (800aa88 <_close_r+0x1c>)
 800aa70:	2300      	movs	r3, #0
 800aa72:	4604      	mov	r4, r0
 800aa74:	4608      	mov	r0, r1
 800aa76:	602b      	str	r3, [r5, #0]
 800aa78:	f7f7 ff61 	bl	800293e <_close>
 800aa7c:	1c43      	adds	r3, r0, #1
 800aa7e:	d102      	bne.n	800aa86 <_close_r+0x1a>
 800aa80:	682b      	ldr	r3, [r5, #0]
 800aa82:	b103      	cbz	r3, 800aa86 <_close_r+0x1a>
 800aa84:	6023      	str	r3, [r4, #0]
 800aa86:	bd38      	pop	{r3, r4, r5, pc}
 800aa88:	2000cf50 	.word	0x2000cf50

0800aa8c <quorem>:
 800aa8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa90:	6903      	ldr	r3, [r0, #16]
 800aa92:	690c      	ldr	r4, [r1, #16]
 800aa94:	42a3      	cmp	r3, r4
 800aa96:	4607      	mov	r7, r0
 800aa98:	f2c0 8081 	blt.w	800ab9e <quorem+0x112>
 800aa9c:	3c01      	subs	r4, #1
 800aa9e:	f101 0814 	add.w	r8, r1, #20
 800aaa2:	f100 0514 	add.w	r5, r0, #20
 800aaa6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aaaa:	9301      	str	r3, [sp, #4]
 800aaac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aab0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aab4:	3301      	adds	r3, #1
 800aab6:	429a      	cmp	r2, r3
 800aab8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800aabc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aac0:	fbb2 f6f3 	udiv	r6, r2, r3
 800aac4:	d331      	bcc.n	800ab2a <quorem+0x9e>
 800aac6:	f04f 0e00 	mov.w	lr, #0
 800aaca:	4640      	mov	r0, r8
 800aacc:	46ac      	mov	ip, r5
 800aace:	46f2      	mov	sl, lr
 800aad0:	f850 2b04 	ldr.w	r2, [r0], #4
 800aad4:	b293      	uxth	r3, r2
 800aad6:	fb06 e303 	mla	r3, r6, r3, lr
 800aada:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800aade:	b29b      	uxth	r3, r3
 800aae0:	ebaa 0303 	sub.w	r3, sl, r3
 800aae4:	f8dc a000 	ldr.w	sl, [ip]
 800aae8:	0c12      	lsrs	r2, r2, #16
 800aaea:	fa13 f38a 	uxtah	r3, r3, sl
 800aaee:	fb06 e202 	mla	r2, r6, r2, lr
 800aaf2:	9300      	str	r3, [sp, #0]
 800aaf4:	9b00      	ldr	r3, [sp, #0]
 800aaf6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800aafa:	b292      	uxth	r2, r2
 800aafc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ab00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab04:	f8bd 3000 	ldrh.w	r3, [sp]
 800ab08:	4581      	cmp	r9, r0
 800ab0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab0e:	f84c 3b04 	str.w	r3, [ip], #4
 800ab12:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ab16:	d2db      	bcs.n	800aad0 <quorem+0x44>
 800ab18:	f855 300b 	ldr.w	r3, [r5, fp]
 800ab1c:	b92b      	cbnz	r3, 800ab2a <quorem+0x9e>
 800ab1e:	9b01      	ldr	r3, [sp, #4]
 800ab20:	3b04      	subs	r3, #4
 800ab22:	429d      	cmp	r5, r3
 800ab24:	461a      	mov	r2, r3
 800ab26:	d32e      	bcc.n	800ab86 <quorem+0xfa>
 800ab28:	613c      	str	r4, [r7, #16]
 800ab2a:	4638      	mov	r0, r7
 800ab2c:	f001 fd00 	bl	800c530 <__mcmp>
 800ab30:	2800      	cmp	r0, #0
 800ab32:	db24      	blt.n	800ab7e <quorem+0xf2>
 800ab34:	3601      	adds	r6, #1
 800ab36:	4628      	mov	r0, r5
 800ab38:	f04f 0c00 	mov.w	ip, #0
 800ab3c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ab40:	f8d0 e000 	ldr.w	lr, [r0]
 800ab44:	b293      	uxth	r3, r2
 800ab46:	ebac 0303 	sub.w	r3, ip, r3
 800ab4a:	0c12      	lsrs	r2, r2, #16
 800ab4c:	fa13 f38e 	uxtah	r3, r3, lr
 800ab50:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ab54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab58:	b29b      	uxth	r3, r3
 800ab5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab5e:	45c1      	cmp	r9, r8
 800ab60:	f840 3b04 	str.w	r3, [r0], #4
 800ab64:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ab68:	d2e8      	bcs.n	800ab3c <quorem+0xb0>
 800ab6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab72:	b922      	cbnz	r2, 800ab7e <quorem+0xf2>
 800ab74:	3b04      	subs	r3, #4
 800ab76:	429d      	cmp	r5, r3
 800ab78:	461a      	mov	r2, r3
 800ab7a:	d30a      	bcc.n	800ab92 <quorem+0x106>
 800ab7c:	613c      	str	r4, [r7, #16]
 800ab7e:	4630      	mov	r0, r6
 800ab80:	b003      	add	sp, #12
 800ab82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab86:	6812      	ldr	r2, [r2, #0]
 800ab88:	3b04      	subs	r3, #4
 800ab8a:	2a00      	cmp	r2, #0
 800ab8c:	d1cc      	bne.n	800ab28 <quorem+0x9c>
 800ab8e:	3c01      	subs	r4, #1
 800ab90:	e7c7      	b.n	800ab22 <quorem+0x96>
 800ab92:	6812      	ldr	r2, [r2, #0]
 800ab94:	3b04      	subs	r3, #4
 800ab96:	2a00      	cmp	r2, #0
 800ab98:	d1f0      	bne.n	800ab7c <quorem+0xf0>
 800ab9a:	3c01      	subs	r4, #1
 800ab9c:	e7eb      	b.n	800ab76 <quorem+0xea>
 800ab9e:	2000      	movs	r0, #0
 800aba0:	e7ee      	b.n	800ab80 <quorem+0xf4>
 800aba2:	0000      	movs	r0, r0
 800aba4:	0000      	movs	r0, r0
	...

0800aba8 <_dtoa_r>:
 800aba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abac:	ed2d 8b04 	vpush	{d8-d9}
 800abb0:	ec57 6b10 	vmov	r6, r7, d0
 800abb4:	b093      	sub	sp, #76	; 0x4c
 800abb6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800abb8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800abbc:	9106      	str	r1, [sp, #24]
 800abbe:	ee10 aa10 	vmov	sl, s0
 800abc2:	4604      	mov	r4, r0
 800abc4:	9209      	str	r2, [sp, #36]	; 0x24
 800abc6:	930c      	str	r3, [sp, #48]	; 0x30
 800abc8:	46bb      	mov	fp, r7
 800abca:	b975      	cbnz	r5, 800abea <_dtoa_r+0x42>
 800abcc:	2010      	movs	r0, #16
 800abce:	f7fd ff45 	bl	8008a5c <malloc>
 800abd2:	4602      	mov	r2, r0
 800abd4:	6260      	str	r0, [r4, #36]	; 0x24
 800abd6:	b920      	cbnz	r0, 800abe2 <_dtoa_r+0x3a>
 800abd8:	4ba7      	ldr	r3, [pc, #668]	; (800ae78 <_dtoa_r+0x2d0>)
 800abda:	21ea      	movs	r1, #234	; 0xea
 800abdc:	48a7      	ldr	r0, [pc, #668]	; (800ae7c <_dtoa_r+0x2d4>)
 800abde:	f002 f9a5 	bl	800cf2c <__assert_func>
 800abe2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800abe6:	6005      	str	r5, [r0, #0]
 800abe8:	60c5      	str	r5, [r0, #12]
 800abea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800abec:	6819      	ldr	r1, [r3, #0]
 800abee:	b151      	cbz	r1, 800ac06 <_dtoa_r+0x5e>
 800abf0:	685a      	ldr	r2, [r3, #4]
 800abf2:	604a      	str	r2, [r1, #4]
 800abf4:	2301      	movs	r3, #1
 800abf6:	4093      	lsls	r3, r2
 800abf8:	608b      	str	r3, [r1, #8]
 800abfa:	4620      	mov	r0, r4
 800abfc:	f001 fa0c 	bl	800c018 <_Bfree>
 800ac00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac02:	2200      	movs	r2, #0
 800ac04:	601a      	str	r2, [r3, #0]
 800ac06:	1e3b      	subs	r3, r7, #0
 800ac08:	bfaa      	itet	ge
 800ac0a:	2300      	movge	r3, #0
 800ac0c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800ac10:	f8c8 3000 	strge.w	r3, [r8]
 800ac14:	4b9a      	ldr	r3, [pc, #616]	; (800ae80 <_dtoa_r+0x2d8>)
 800ac16:	bfbc      	itt	lt
 800ac18:	2201      	movlt	r2, #1
 800ac1a:	f8c8 2000 	strlt.w	r2, [r8]
 800ac1e:	ea33 030b 	bics.w	r3, r3, fp
 800ac22:	d11b      	bne.n	800ac5c <_dtoa_r+0xb4>
 800ac24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ac26:	f242 730f 	movw	r3, #9999	; 0x270f
 800ac2a:	6013      	str	r3, [r2, #0]
 800ac2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac30:	4333      	orrs	r3, r6
 800ac32:	f000 8592 	beq.w	800b75a <_dtoa_r+0xbb2>
 800ac36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac38:	b963      	cbnz	r3, 800ac54 <_dtoa_r+0xac>
 800ac3a:	4b92      	ldr	r3, [pc, #584]	; (800ae84 <_dtoa_r+0x2dc>)
 800ac3c:	e022      	b.n	800ac84 <_dtoa_r+0xdc>
 800ac3e:	4b92      	ldr	r3, [pc, #584]	; (800ae88 <_dtoa_r+0x2e0>)
 800ac40:	9301      	str	r3, [sp, #4]
 800ac42:	3308      	adds	r3, #8
 800ac44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ac46:	6013      	str	r3, [r2, #0]
 800ac48:	9801      	ldr	r0, [sp, #4]
 800ac4a:	b013      	add	sp, #76	; 0x4c
 800ac4c:	ecbd 8b04 	vpop	{d8-d9}
 800ac50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac54:	4b8b      	ldr	r3, [pc, #556]	; (800ae84 <_dtoa_r+0x2dc>)
 800ac56:	9301      	str	r3, [sp, #4]
 800ac58:	3303      	adds	r3, #3
 800ac5a:	e7f3      	b.n	800ac44 <_dtoa_r+0x9c>
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	2300      	movs	r3, #0
 800ac60:	4650      	mov	r0, sl
 800ac62:	4659      	mov	r1, fp
 800ac64:	f7f5 ff30 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac68:	ec4b ab19 	vmov	d9, sl, fp
 800ac6c:	4680      	mov	r8, r0
 800ac6e:	b158      	cbz	r0, 800ac88 <_dtoa_r+0xe0>
 800ac70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ac72:	2301      	movs	r3, #1
 800ac74:	6013      	str	r3, [r2, #0]
 800ac76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	f000 856b 	beq.w	800b754 <_dtoa_r+0xbac>
 800ac7e:	4883      	ldr	r0, [pc, #524]	; (800ae8c <_dtoa_r+0x2e4>)
 800ac80:	6018      	str	r0, [r3, #0]
 800ac82:	1e43      	subs	r3, r0, #1
 800ac84:	9301      	str	r3, [sp, #4]
 800ac86:	e7df      	b.n	800ac48 <_dtoa_r+0xa0>
 800ac88:	ec4b ab10 	vmov	d0, sl, fp
 800ac8c:	aa10      	add	r2, sp, #64	; 0x40
 800ac8e:	a911      	add	r1, sp, #68	; 0x44
 800ac90:	4620      	mov	r0, r4
 800ac92:	f001 fd6f 	bl	800c774 <__d2b>
 800ac96:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ac9a:	ee08 0a10 	vmov	s16, r0
 800ac9e:	2d00      	cmp	r5, #0
 800aca0:	f000 8084 	beq.w	800adac <_dtoa_r+0x204>
 800aca4:	ee19 3a90 	vmov	r3, s19
 800aca8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800acac:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800acb0:	4656      	mov	r6, sl
 800acb2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800acb6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800acba:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800acbe:	4b74      	ldr	r3, [pc, #464]	; (800ae90 <_dtoa_r+0x2e8>)
 800acc0:	2200      	movs	r2, #0
 800acc2:	4630      	mov	r0, r6
 800acc4:	4639      	mov	r1, r7
 800acc6:	f7f5 fadf 	bl	8000288 <__aeabi_dsub>
 800acca:	a365      	add	r3, pc, #404	; (adr r3, 800ae60 <_dtoa_r+0x2b8>)
 800accc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd0:	f7f5 fc92 	bl	80005f8 <__aeabi_dmul>
 800acd4:	a364      	add	r3, pc, #400	; (adr r3, 800ae68 <_dtoa_r+0x2c0>)
 800acd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acda:	f7f5 fad7 	bl	800028c <__adddf3>
 800acde:	4606      	mov	r6, r0
 800ace0:	4628      	mov	r0, r5
 800ace2:	460f      	mov	r7, r1
 800ace4:	f7f5 fc1e 	bl	8000524 <__aeabi_i2d>
 800ace8:	a361      	add	r3, pc, #388	; (adr r3, 800ae70 <_dtoa_r+0x2c8>)
 800acea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acee:	f7f5 fc83 	bl	80005f8 <__aeabi_dmul>
 800acf2:	4602      	mov	r2, r0
 800acf4:	460b      	mov	r3, r1
 800acf6:	4630      	mov	r0, r6
 800acf8:	4639      	mov	r1, r7
 800acfa:	f7f5 fac7 	bl	800028c <__adddf3>
 800acfe:	4606      	mov	r6, r0
 800ad00:	460f      	mov	r7, r1
 800ad02:	f7f5 ff29 	bl	8000b58 <__aeabi_d2iz>
 800ad06:	2200      	movs	r2, #0
 800ad08:	9000      	str	r0, [sp, #0]
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	4630      	mov	r0, r6
 800ad0e:	4639      	mov	r1, r7
 800ad10:	f7f5 fee4 	bl	8000adc <__aeabi_dcmplt>
 800ad14:	b150      	cbz	r0, 800ad2c <_dtoa_r+0x184>
 800ad16:	9800      	ldr	r0, [sp, #0]
 800ad18:	f7f5 fc04 	bl	8000524 <__aeabi_i2d>
 800ad1c:	4632      	mov	r2, r6
 800ad1e:	463b      	mov	r3, r7
 800ad20:	f7f5 fed2 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad24:	b910      	cbnz	r0, 800ad2c <_dtoa_r+0x184>
 800ad26:	9b00      	ldr	r3, [sp, #0]
 800ad28:	3b01      	subs	r3, #1
 800ad2a:	9300      	str	r3, [sp, #0]
 800ad2c:	9b00      	ldr	r3, [sp, #0]
 800ad2e:	2b16      	cmp	r3, #22
 800ad30:	d85a      	bhi.n	800ade8 <_dtoa_r+0x240>
 800ad32:	9a00      	ldr	r2, [sp, #0]
 800ad34:	4b57      	ldr	r3, [pc, #348]	; (800ae94 <_dtoa_r+0x2ec>)
 800ad36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad3e:	ec51 0b19 	vmov	r0, r1, d9
 800ad42:	f7f5 fecb 	bl	8000adc <__aeabi_dcmplt>
 800ad46:	2800      	cmp	r0, #0
 800ad48:	d050      	beq.n	800adec <_dtoa_r+0x244>
 800ad4a:	9b00      	ldr	r3, [sp, #0]
 800ad4c:	3b01      	subs	r3, #1
 800ad4e:	9300      	str	r3, [sp, #0]
 800ad50:	2300      	movs	r3, #0
 800ad52:	930b      	str	r3, [sp, #44]	; 0x2c
 800ad54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad56:	1b5d      	subs	r5, r3, r5
 800ad58:	1e6b      	subs	r3, r5, #1
 800ad5a:	9305      	str	r3, [sp, #20]
 800ad5c:	bf45      	ittet	mi
 800ad5e:	f1c5 0301 	rsbmi	r3, r5, #1
 800ad62:	9304      	strmi	r3, [sp, #16]
 800ad64:	2300      	movpl	r3, #0
 800ad66:	2300      	movmi	r3, #0
 800ad68:	bf4c      	ite	mi
 800ad6a:	9305      	strmi	r3, [sp, #20]
 800ad6c:	9304      	strpl	r3, [sp, #16]
 800ad6e:	9b00      	ldr	r3, [sp, #0]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	db3d      	blt.n	800adf0 <_dtoa_r+0x248>
 800ad74:	9b05      	ldr	r3, [sp, #20]
 800ad76:	9a00      	ldr	r2, [sp, #0]
 800ad78:	920a      	str	r2, [sp, #40]	; 0x28
 800ad7a:	4413      	add	r3, r2
 800ad7c:	9305      	str	r3, [sp, #20]
 800ad7e:	2300      	movs	r3, #0
 800ad80:	9307      	str	r3, [sp, #28]
 800ad82:	9b06      	ldr	r3, [sp, #24]
 800ad84:	2b09      	cmp	r3, #9
 800ad86:	f200 8089 	bhi.w	800ae9c <_dtoa_r+0x2f4>
 800ad8a:	2b05      	cmp	r3, #5
 800ad8c:	bfc4      	itt	gt
 800ad8e:	3b04      	subgt	r3, #4
 800ad90:	9306      	strgt	r3, [sp, #24]
 800ad92:	9b06      	ldr	r3, [sp, #24]
 800ad94:	f1a3 0302 	sub.w	r3, r3, #2
 800ad98:	bfcc      	ite	gt
 800ad9a:	2500      	movgt	r5, #0
 800ad9c:	2501      	movle	r5, #1
 800ad9e:	2b03      	cmp	r3, #3
 800ada0:	f200 8087 	bhi.w	800aeb2 <_dtoa_r+0x30a>
 800ada4:	e8df f003 	tbb	[pc, r3]
 800ada8:	59383a2d 	.word	0x59383a2d
 800adac:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800adb0:	441d      	add	r5, r3
 800adb2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800adb6:	2b20      	cmp	r3, #32
 800adb8:	bfc1      	itttt	gt
 800adba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800adbe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800adc2:	fa0b f303 	lslgt.w	r3, fp, r3
 800adc6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800adca:	bfda      	itte	le
 800adcc:	f1c3 0320 	rsble	r3, r3, #32
 800add0:	fa06 f003 	lslle.w	r0, r6, r3
 800add4:	4318      	orrgt	r0, r3
 800add6:	f7f5 fb95 	bl	8000504 <__aeabi_ui2d>
 800adda:	2301      	movs	r3, #1
 800addc:	4606      	mov	r6, r0
 800adde:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ade2:	3d01      	subs	r5, #1
 800ade4:	930e      	str	r3, [sp, #56]	; 0x38
 800ade6:	e76a      	b.n	800acbe <_dtoa_r+0x116>
 800ade8:	2301      	movs	r3, #1
 800adea:	e7b2      	b.n	800ad52 <_dtoa_r+0x1aa>
 800adec:	900b      	str	r0, [sp, #44]	; 0x2c
 800adee:	e7b1      	b.n	800ad54 <_dtoa_r+0x1ac>
 800adf0:	9b04      	ldr	r3, [sp, #16]
 800adf2:	9a00      	ldr	r2, [sp, #0]
 800adf4:	1a9b      	subs	r3, r3, r2
 800adf6:	9304      	str	r3, [sp, #16]
 800adf8:	4253      	negs	r3, r2
 800adfa:	9307      	str	r3, [sp, #28]
 800adfc:	2300      	movs	r3, #0
 800adfe:	930a      	str	r3, [sp, #40]	; 0x28
 800ae00:	e7bf      	b.n	800ad82 <_dtoa_r+0x1da>
 800ae02:	2300      	movs	r3, #0
 800ae04:	9308      	str	r3, [sp, #32]
 800ae06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	dc55      	bgt.n	800aeb8 <_dtoa_r+0x310>
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ae12:	461a      	mov	r2, r3
 800ae14:	9209      	str	r2, [sp, #36]	; 0x24
 800ae16:	e00c      	b.n	800ae32 <_dtoa_r+0x28a>
 800ae18:	2301      	movs	r3, #1
 800ae1a:	e7f3      	b.n	800ae04 <_dtoa_r+0x25c>
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae20:	9308      	str	r3, [sp, #32]
 800ae22:	9b00      	ldr	r3, [sp, #0]
 800ae24:	4413      	add	r3, r2
 800ae26:	9302      	str	r3, [sp, #8]
 800ae28:	3301      	adds	r3, #1
 800ae2a:	2b01      	cmp	r3, #1
 800ae2c:	9303      	str	r3, [sp, #12]
 800ae2e:	bfb8      	it	lt
 800ae30:	2301      	movlt	r3, #1
 800ae32:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ae34:	2200      	movs	r2, #0
 800ae36:	6042      	str	r2, [r0, #4]
 800ae38:	2204      	movs	r2, #4
 800ae3a:	f102 0614 	add.w	r6, r2, #20
 800ae3e:	429e      	cmp	r6, r3
 800ae40:	6841      	ldr	r1, [r0, #4]
 800ae42:	d93d      	bls.n	800aec0 <_dtoa_r+0x318>
 800ae44:	4620      	mov	r0, r4
 800ae46:	f001 f8a7 	bl	800bf98 <_Balloc>
 800ae4a:	9001      	str	r0, [sp, #4]
 800ae4c:	2800      	cmp	r0, #0
 800ae4e:	d13b      	bne.n	800aec8 <_dtoa_r+0x320>
 800ae50:	4b11      	ldr	r3, [pc, #68]	; (800ae98 <_dtoa_r+0x2f0>)
 800ae52:	4602      	mov	r2, r0
 800ae54:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ae58:	e6c0      	b.n	800abdc <_dtoa_r+0x34>
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	e7df      	b.n	800ae1e <_dtoa_r+0x276>
 800ae5e:	bf00      	nop
 800ae60:	636f4361 	.word	0x636f4361
 800ae64:	3fd287a7 	.word	0x3fd287a7
 800ae68:	8b60c8b3 	.word	0x8b60c8b3
 800ae6c:	3fc68a28 	.word	0x3fc68a28
 800ae70:	509f79fb 	.word	0x509f79fb
 800ae74:	3fd34413 	.word	0x3fd34413
 800ae78:	0800d54e 	.word	0x0800d54e
 800ae7c:	0800d565 	.word	0x0800d565
 800ae80:	7ff00000 	.word	0x7ff00000
 800ae84:	0800d54a 	.word	0x0800d54a
 800ae88:	0800d541 	.word	0x0800d541
 800ae8c:	0800d3c5 	.word	0x0800d3c5
 800ae90:	3ff80000 	.word	0x3ff80000
 800ae94:	0800d6d0 	.word	0x0800d6d0
 800ae98:	0800d5c0 	.word	0x0800d5c0
 800ae9c:	2501      	movs	r5, #1
 800ae9e:	2300      	movs	r3, #0
 800aea0:	9306      	str	r3, [sp, #24]
 800aea2:	9508      	str	r5, [sp, #32]
 800aea4:	f04f 33ff 	mov.w	r3, #4294967295
 800aea8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800aeac:	2200      	movs	r2, #0
 800aeae:	2312      	movs	r3, #18
 800aeb0:	e7b0      	b.n	800ae14 <_dtoa_r+0x26c>
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	9308      	str	r3, [sp, #32]
 800aeb6:	e7f5      	b.n	800aea4 <_dtoa_r+0x2fc>
 800aeb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeba:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800aebe:	e7b8      	b.n	800ae32 <_dtoa_r+0x28a>
 800aec0:	3101      	adds	r1, #1
 800aec2:	6041      	str	r1, [r0, #4]
 800aec4:	0052      	lsls	r2, r2, #1
 800aec6:	e7b8      	b.n	800ae3a <_dtoa_r+0x292>
 800aec8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aeca:	9a01      	ldr	r2, [sp, #4]
 800aecc:	601a      	str	r2, [r3, #0]
 800aece:	9b03      	ldr	r3, [sp, #12]
 800aed0:	2b0e      	cmp	r3, #14
 800aed2:	f200 809d 	bhi.w	800b010 <_dtoa_r+0x468>
 800aed6:	2d00      	cmp	r5, #0
 800aed8:	f000 809a 	beq.w	800b010 <_dtoa_r+0x468>
 800aedc:	9b00      	ldr	r3, [sp, #0]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	dd32      	ble.n	800af48 <_dtoa_r+0x3a0>
 800aee2:	4ab7      	ldr	r2, [pc, #732]	; (800b1c0 <_dtoa_r+0x618>)
 800aee4:	f003 030f 	and.w	r3, r3, #15
 800aee8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800aeec:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aef0:	9b00      	ldr	r3, [sp, #0]
 800aef2:	05d8      	lsls	r0, r3, #23
 800aef4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800aef8:	d516      	bpl.n	800af28 <_dtoa_r+0x380>
 800aefa:	4bb2      	ldr	r3, [pc, #712]	; (800b1c4 <_dtoa_r+0x61c>)
 800aefc:	ec51 0b19 	vmov	r0, r1, d9
 800af00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800af04:	f7f5 fca2 	bl	800084c <__aeabi_ddiv>
 800af08:	f007 070f 	and.w	r7, r7, #15
 800af0c:	4682      	mov	sl, r0
 800af0e:	468b      	mov	fp, r1
 800af10:	2503      	movs	r5, #3
 800af12:	4eac      	ldr	r6, [pc, #688]	; (800b1c4 <_dtoa_r+0x61c>)
 800af14:	b957      	cbnz	r7, 800af2c <_dtoa_r+0x384>
 800af16:	4642      	mov	r2, r8
 800af18:	464b      	mov	r3, r9
 800af1a:	4650      	mov	r0, sl
 800af1c:	4659      	mov	r1, fp
 800af1e:	f7f5 fc95 	bl	800084c <__aeabi_ddiv>
 800af22:	4682      	mov	sl, r0
 800af24:	468b      	mov	fp, r1
 800af26:	e028      	b.n	800af7a <_dtoa_r+0x3d2>
 800af28:	2502      	movs	r5, #2
 800af2a:	e7f2      	b.n	800af12 <_dtoa_r+0x36a>
 800af2c:	07f9      	lsls	r1, r7, #31
 800af2e:	d508      	bpl.n	800af42 <_dtoa_r+0x39a>
 800af30:	4640      	mov	r0, r8
 800af32:	4649      	mov	r1, r9
 800af34:	e9d6 2300 	ldrd	r2, r3, [r6]
 800af38:	f7f5 fb5e 	bl	80005f8 <__aeabi_dmul>
 800af3c:	3501      	adds	r5, #1
 800af3e:	4680      	mov	r8, r0
 800af40:	4689      	mov	r9, r1
 800af42:	107f      	asrs	r7, r7, #1
 800af44:	3608      	adds	r6, #8
 800af46:	e7e5      	b.n	800af14 <_dtoa_r+0x36c>
 800af48:	f000 809b 	beq.w	800b082 <_dtoa_r+0x4da>
 800af4c:	9b00      	ldr	r3, [sp, #0]
 800af4e:	4f9d      	ldr	r7, [pc, #628]	; (800b1c4 <_dtoa_r+0x61c>)
 800af50:	425e      	negs	r6, r3
 800af52:	4b9b      	ldr	r3, [pc, #620]	; (800b1c0 <_dtoa_r+0x618>)
 800af54:	f006 020f 	and.w	r2, r6, #15
 800af58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af60:	ec51 0b19 	vmov	r0, r1, d9
 800af64:	f7f5 fb48 	bl	80005f8 <__aeabi_dmul>
 800af68:	1136      	asrs	r6, r6, #4
 800af6a:	4682      	mov	sl, r0
 800af6c:	468b      	mov	fp, r1
 800af6e:	2300      	movs	r3, #0
 800af70:	2502      	movs	r5, #2
 800af72:	2e00      	cmp	r6, #0
 800af74:	d17a      	bne.n	800b06c <_dtoa_r+0x4c4>
 800af76:	2b00      	cmp	r3, #0
 800af78:	d1d3      	bne.n	800af22 <_dtoa_r+0x37a>
 800af7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	f000 8082 	beq.w	800b086 <_dtoa_r+0x4de>
 800af82:	4b91      	ldr	r3, [pc, #580]	; (800b1c8 <_dtoa_r+0x620>)
 800af84:	2200      	movs	r2, #0
 800af86:	4650      	mov	r0, sl
 800af88:	4659      	mov	r1, fp
 800af8a:	f7f5 fda7 	bl	8000adc <__aeabi_dcmplt>
 800af8e:	2800      	cmp	r0, #0
 800af90:	d079      	beq.n	800b086 <_dtoa_r+0x4de>
 800af92:	9b03      	ldr	r3, [sp, #12]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d076      	beq.n	800b086 <_dtoa_r+0x4de>
 800af98:	9b02      	ldr	r3, [sp, #8]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	dd36      	ble.n	800b00c <_dtoa_r+0x464>
 800af9e:	9b00      	ldr	r3, [sp, #0]
 800afa0:	4650      	mov	r0, sl
 800afa2:	4659      	mov	r1, fp
 800afa4:	1e5f      	subs	r7, r3, #1
 800afa6:	2200      	movs	r2, #0
 800afa8:	4b88      	ldr	r3, [pc, #544]	; (800b1cc <_dtoa_r+0x624>)
 800afaa:	f7f5 fb25 	bl	80005f8 <__aeabi_dmul>
 800afae:	9e02      	ldr	r6, [sp, #8]
 800afb0:	4682      	mov	sl, r0
 800afb2:	468b      	mov	fp, r1
 800afb4:	3501      	adds	r5, #1
 800afb6:	4628      	mov	r0, r5
 800afb8:	f7f5 fab4 	bl	8000524 <__aeabi_i2d>
 800afbc:	4652      	mov	r2, sl
 800afbe:	465b      	mov	r3, fp
 800afc0:	f7f5 fb1a 	bl	80005f8 <__aeabi_dmul>
 800afc4:	4b82      	ldr	r3, [pc, #520]	; (800b1d0 <_dtoa_r+0x628>)
 800afc6:	2200      	movs	r2, #0
 800afc8:	f7f5 f960 	bl	800028c <__adddf3>
 800afcc:	46d0      	mov	r8, sl
 800afce:	46d9      	mov	r9, fp
 800afd0:	4682      	mov	sl, r0
 800afd2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800afd6:	2e00      	cmp	r6, #0
 800afd8:	d158      	bne.n	800b08c <_dtoa_r+0x4e4>
 800afda:	4b7e      	ldr	r3, [pc, #504]	; (800b1d4 <_dtoa_r+0x62c>)
 800afdc:	2200      	movs	r2, #0
 800afde:	4640      	mov	r0, r8
 800afe0:	4649      	mov	r1, r9
 800afe2:	f7f5 f951 	bl	8000288 <__aeabi_dsub>
 800afe6:	4652      	mov	r2, sl
 800afe8:	465b      	mov	r3, fp
 800afea:	4680      	mov	r8, r0
 800afec:	4689      	mov	r9, r1
 800afee:	f7f5 fd93 	bl	8000b18 <__aeabi_dcmpgt>
 800aff2:	2800      	cmp	r0, #0
 800aff4:	f040 8295 	bne.w	800b522 <_dtoa_r+0x97a>
 800aff8:	4652      	mov	r2, sl
 800affa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800affe:	4640      	mov	r0, r8
 800b000:	4649      	mov	r1, r9
 800b002:	f7f5 fd6b 	bl	8000adc <__aeabi_dcmplt>
 800b006:	2800      	cmp	r0, #0
 800b008:	f040 8289 	bne.w	800b51e <_dtoa_r+0x976>
 800b00c:	ec5b ab19 	vmov	sl, fp, d9
 800b010:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b012:	2b00      	cmp	r3, #0
 800b014:	f2c0 8148 	blt.w	800b2a8 <_dtoa_r+0x700>
 800b018:	9a00      	ldr	r2, [sp, #0]
 800b01a:	2a0e      	cmp	r2, #14
 800b01c:	f300 8144 	bgt.w	800b2a8 <_dtoa_r+0x700>
 800b020:	4b67      	ldr	r3, [pc, #412]	; (800b1c0 <_dtoa_r+0x618>)
 800b022:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b026:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b02a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	f280 80d5 	bge.w	800b1dc <_dtoa_r+0x634>
 800b032:	9b03      	ldr	r3, [sp, #12]
 800b034:	2b00      	cmp	r3, #0
 800b036:	f300 80d1 	bgt.w	800b1dc <_dtoa_r+0x634>
 800b03a:	f040 826f 	bne.w	800b51c <_dtoa_r+0x974>
 800b03e:	4b65      	ldr	r3, [pc, #404]	; (800b1d4 <_dtoa_r+0x62c>)
 800b040:	2200      	movs	r2, #0
 800b042:	4640      	mov	r0, r8
 800b044:	4649      	mov	r1, r9
 800b046:	f7f5 fad7 	bl	80005f8 <__aeabi_dmul>
 800b04a:	4652      	mov	r2, sl
 800b04c:	465b      	mov	r3, fp
 800b04e:	f7f5 fd59 	bl	8000b04 <__aeabi_dcmpge>
 800b052:	9e03      	ldr	r6, [sp, #12]
 800b054:	4637      	mov	r7, r6
 800b056:	2800      	cmp	r0, #0
 800b058:	f040 8245 	bne.w	800b4e6 <_dtoa_r+0x93e>
 800b05c:	9d01      	ldr	r5, [sp, #4]
 800b05e:	2331      	movs	r3, #49	; 0x31
 800b060:	f805 3b01 	strb.w	r3, [r5], #1
 800b064:	9b00      	ldr	r3, [sp, #0]
 800b066:	3301      	adds	r3, #1
 800b068:	9300      	str	r3, [sp, #0]
 800b06a:	e240      	b.n	800b4ee <_dtoa_r+0x946>
 800b06c:	07f2      	lsls	r2, r6, #31
 800b06e:	d505      	bpl.n	800b07c <_dtoa_r+0x4d4>
 800b070:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b074:	f7f5 fac0 	bl	80005f8 <__aeabi_dmul>
 800b078:	3501      	adds	r5, #1
 800b07a:	2301      	movs	r3, #1
 800b07c:	1076      	asrs	r6, r6, #1
 800b07e:	3708      	adds	r7, #8
 800b080:	e777      	b.n	800af72 <_dtoa_r+0x3ca>
 800b082:	2502      	movs	r5, #2
 800b084:	e779      	b.n	800af7a <_dtoa_r+0x3d2>
 800b086:	9f00      	ldr	r7, [sp, #0]
 800b088:	9e03      	ldr	r6, [sp, #12]
 800b08a:	e794      	b.n	800afb6 <_dtoa_r+0x40e>
 800b08c:	9901      	ldr	r1, [sp, #4]
 800b08e:	4b4c      	ldr	r3, [pc, #304]	; (800b1c0 <_dtoa_r+0x618>)
 800b090:	4431      	add	r1, r6
 800b092:	910d      	str	r1, [sp, #52]	; 0x34
 800b094:	9908      	ldr	r1, [sp, #32]
 800b096:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b09a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b09e:	2900      	cmp	r1, #0
 800b0a0:	d043      	beq.n	800b12a <_dtoa_r+0x582>
 800b0a2:	494d      	ldr	r1, [pc, #308]	; (800b1d8 <_dtoa_r+0x630>)
 800b0a4:	2000      	movs	r0, #0
 800b0a6:	f7f5 fbd1 	bl	800084c <__aeabi_ddiv>
 800b0aa:	4652      	mov	r2, sl
 800b0ac:	465b      	mov	r3, fp
 800b0ae:	f7f5 f8eb 	bl	8000288 <__aeabi_dsub>
 800b0b2:	9d01      	ldr	r5, [sp, #4]
 800b0b4:	4682      	mov	sl, r0
 800b0b6:	468b      	mov	fp, r1
 800b0b8:	4649      	mov	r1, r9
 800b0ba:	4640      	mov	r0, r8
 800b0bc:	f7f5 fd4c 	bl	8000b58 <__aeabi_d2iz>
 800b0c0:	4606      	mov	r6, r0
 800b0c2:	f7f5 fa2f 	bl	8000524 <__aeabi_i2d>
 800b0c6:	4602      	mov	r2, r0
 800b0c8:	460b      	mov	r3, r1
 800b0ca:	4640      	mov	r0, r8
 800b0cc:	4649      	mov	r1, r9
 800b0ce:	f7f5 f8db 	bl	8000288 <__aeabi_dsub>
 800b0d2:	3630      	adds	r6, #48	; 0x30
 800b0d4:	f805 6b01 	strb.w	r6, [r5], #1
 800b0d8:	4652      	mov	r2, sl
 800b0da:	465b      	mov	r3, fp
 800b0dc:	4680      	mov	r8, r0
 800b0de:	4689      	mov	r9, r1
 800b0e0:	f7f5 fcfc 	bl	8000adc <__aeabi_dcmplt>
 800b0e4:	2800      	cmp	r0, #0
 800b0e6:	d163      	bne.n	800b1b0 <_dtoa_r+0x608>
 800b0e8:	4642      	mov	r2, r8
 800b0ea:	464b      	mov	r3, r9
 800b0ec:	4936      	ldr	r1, [pc, #216]	; (800b1c8 <_dtoa_r+0x620>)
 800b0ee:	2000      	movs	r0, #0
 800b0f0:	f7f5 f8ca 	bl	8000288 <__aeabi_dsub>
 800b0f4:	4652      	mov	r2, sl
 800b0f6:	465b      	mov	r3, fp
 800b0f8:	f7f5 fcf0 	bl	8000adc <__aeabi_dcmplt>
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	f040 80b5 	bne.w	800b26c <_dtoa_r+0x6c4>
 800b102:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b104:	429d      	cmp	r5, r3
 800b106:	d081      	beq.n	800b00c <_dtoa_r+0x464>
 800b108:	4b30      	ldr	r3, [pc, #192]	; (800b1cc <_dtoa_r+0x624>)
 800b10a:	2200      	movs	r2, #0
 800b10c:	4650      	mov	r0, sl
 800b10e:	4659      	mov	r1, fp
 800b110:	f7f5 fa72 	bl	80005f8 <__aeabi_dmul>
 800b114:	4b2d      	ldr	r3, [pc, #180]	; (800b1cc <_dtoa_r+0x624>)
 800b116:	4682      	mov	sl, r0
 800b118:	468b      	mov	fp, r1
 800b11a:	4640      	mov	r0, r8
 800b11c:	4649      	mov	r1, r9
 800b11e:	2200      	movs	r2, #0
 800b120:	f7f5 fa6a 	bl	80005f8 <__aeabi_dmul>
 800b124:	4680      	mov	r8, r0
 800b126:	4689      	mov	r9, r1
 800b128:	e7c6      	b.n	800b0b8 <_dtoa_r+0x510>
 800b12a:	4650      	mov	r0, sl
 800b12c:	4659      	mov	r1, fp
 800b12e:	f7f5 fa63 	bl	80005f8 <__aeabi_dmul>
 800b132:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b134:	9d01      	ldr	r5, [sp, #4]
 800b136:	930f      	str	r3, [sp, #60]	; 0x3c
 800b138:	4682      	mov	sl, r0
 800b13a:	468b      	mov	fp, r1
 800b13c:	4649      	mov	r1, r9
 800b13e:	4640      	mov	r0, r8
 800b140:	f7f5 fd0a 	bl	8000b58 <__aeabi_d2iz>
 800b144:	4606      	mov	r6, r0
 800b146:	f7f5 f9ed 	bl	8000524 <__aeabi_i2d>
 800b14a:	3630      	adds	r6, #48	; 0x30
 800b14c:	4602      	mov	r2, r0
 800b14e:	460b      	mov	r3, r1
 800b150:	4640      	mov	r0, r8
 800b152:	4649      	mov	r1, r9
 800b154:	f7f5 f898 	bl	8000288 <__aeabi_dsub>
 800b158:	f805 6b01 	strb.w	r6, [r5], #1
 800b15c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b15e:	429d      	cmp	r5, r3
 800b160:	4680      	mov	r8, r0
 800b162:	4689      	mov	r9, r1
 800b164:	f04f 0200 	mov.w	r2, #0
 800b168:	d124      	bne.n	800b1b4 <_dtoa_r+0x60c>
 800b16a:	4b1b      	ldr	r3, [pc, #108]	; (800b1d8 <_dtoa_r+0x630>)
 800b16c:	4650      	mov	r0, sl
 800b16e:	4659      	mov	r1, fp
 800b170:	f7f5 f88c 	bl	800028c <__adddf3>
 800b174:	4602      	mov	r2, r0
 800b176:	460b      	mov	r3, r1
 800b178:	4640      	mov	r0, r8
 800b17a:	4649      	mov	r1, r9
 800b17c:	f7f5 fccc 	bl	8000b18 <__aeabi_dcmpgt>
 800b180:	2800      	cmp	r0, #0
 800b182:	d173      	bne.n	800b26c <_dtoa_r+0x6c4>
 800b184:	4652      	mov	r2, sl
 800b186:	465b      	mov	r3, fp
 800b188:	4913      	ldr	r1, [pc, #76]	; (800b1d8 <_dtoa_r+0x630>)
 800b18a:	2000      	movs	r0, #0
 800b18c:	f7f5 f87c 	bl	8000288 <__aeabi_dsub>
 800b190:	4602      	mov	r2, r0
 800b192:	460b      	mov	r3, r1
 800b194:	4640      	mov	r0, r8
 800b196:	4649      	mov	r1, r9
 800b198:	f7f5 fca0 	bl	8000adc <__aeabi_dcmplt>
 800b19c:	2800      	cmp	r0, #0
 800b19e:	f43f af35 	beq.w	800b00c <_dtoa_r+0x464>
 800b1a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b1a4:	1e6b      	subs	r3, r5, #1
 800b1a6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b1a8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b1ac:	2b30      	cmp	r3, #48	; 0x30
 800b1ae:	d0f8      	beq.n	800b1a2 <_dtoa_r+0x5fa>
 800b1b0:	9700      	str	r7, [sp, #0]
 800b1b2:	e049      	b.n	800b248 <_dtoa_r+0x6a0>
 800b1b4:	4b05      	ldr	r3, [pc, #20]	; (800b1cc <_dtoa_r+0x624>)
 800b1b6:	f7f5 fa1f 	bl	80005f8 <__aeabi_dmul>
 800b1ba:	4680      	mov	r8, r0
 800b1bc:	4689      	mov	r9, r1
 800b1be:	e7bd      	b.n	800b13c <_dtoa_r+0x594>
 800b1c0:	0800d6d0 	.word	0x0800d6d0
 800b1c4:	0800d6a8 	.word	0x0800d6a8
 800b1c8:	3ff00000 	.word	0x3ff00000
 800b1cc:	40240000 	.word	0x40240000
 800b1d0:	401c0000 	.word	0x401c0000
 800b1d4:	40140000 	.word	0x40140000
 800b1d8:	3fe00000 	.word	0x3fe00000
 800b1dc:	9d01      	ldr	r5, [sp, #4]
 800b1de:	4656      	mov	r6, sl
 800b1e0:	465f      	mov	r7, fp
 800b1e2:	4642      	mov	r2, r8
 800b1e4:	464b      	mov	r3, r9
 800b1e6:	4630      	mov	r0, r6
 800b1e8:	4639      	mov	r1, r7
 800b1ea:	f7f5 fb2f 	bl	800084c <__aeabi_ddiv>
 800b1ee:	f7f5 fcb3 	bl	8000b58 <__aeabi_d2iz>
 800b1f2:	4682      	mov	sl, r0
 800b1f4:	f7f5 f996 	bl	8000524 <__aeabi_i2d>
 800b1f8:	4642      	mov	r2, r8
 800b1fa:	464b      	mov	r3, r9
 800b1fc:	f7f5 f9fc 	bl	80005f8 <__aeabi_dmul>
 800b200:	4602      	mov	r2, r0
 800b202:	460b      	mov	r3, r1
 800b204:	4630      	mov	r0, r6
 800b206:	4639      	mov	r1, r7
 800b208:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b20c:	f7f5 f83c 	bl	8000288 <__aeabi_dsub>
 800b210:	f805 6b01 	strb.w	r6, [r5], #1
 800b214:	9e01      	ldr	r6, [sp, #4]
 800b216:	9f03      	ldr	r7, [sp, #12]
 800b218:	1bae      	subs	r6, r5, r6
 800b21a:	42b7      	cmp	r7, r6
 800b21c:	4602      	mov	r2, r0
 800b21e:	460b      	mov	r3, r1
 800b220:	d135      	bne.n	800b28e <_dtoa_r+0x6e6>
 800b222:	f7f5 f833 	bl	800028c <__adddf3>
 800b226:	4642      	mov	r2, r8
 800b228:	464b      	mov	r3, r9
 800b22a:	4606      	mov	r6, r0
 800b22c:	460f      	mov	r7, r1
 800b22e:	f7f5 fc73 	bl	8000b18 <__aeabi_dcmpgt>
 800b232:	b9d0      	cbnz	r0, 800b26a <_dtoa_r+0x6c2>
 800b234:	4642      	mov	r2, r8
 800b236:	464b      	mov	r3, r9
 800b238:	4630      	mov	r0, r6
 800b23a:	4639      	mov	r1, r7
 800b23c:	f7f5 fc44 	bl	8000ac8 <__aeabi_dcmpeq>
 800b240:	b110      	cbz	r0, 800b248 <_dtoa_r+0x6a0>
 800b242:	f01a 0f01 	tst.w	sl, #1
 800b246:	d110      	bne.n	800b26a <_dtoa_r+0x6c2>
 800b248:	4620      	mov	r0, r4
 800b24a:	ee18 1a10 	vmov	r1, s16
 800b24e:	f000 fee3 	bl	800c018 <_Bfree>
 800b252:	2300      	movs	r3, #0
 800b254:	9800      	ldr	r0, [sp, #0]
 800b256:	702b      	strb	r3, [r5, #0]
 800b258:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b25a:	3001      	adds	r0, #1
 800b25c:	6018      	str	r0, [r3, #0]
 800b25e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b260:	2b00      	cmp	r3, #0
 800b262:	f43f acf1 	beq.w	800ac48 <_dtoa_r+0xa0>
 800b266:	601d      	str	r5, [r3, #0]
 800b268:	e4ee      	b.n	800ac48 <_dtoa_r+0xa0>
 800b26a:	9f00      	ldr	r7, [sp, #0]
 800b26c:	462b      	mov	r3, r5
 800b26e:	461d      	mov	r5, r3
 800b270:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b274:	2a39      	cmp	r2, #57	; 0x39
 800b276:	d106      	bne.n	800b286 <_dtoa_r+0x6de>
 800b278:	9a01      	ldr	r2, [sp, #4]
 800b27a:	429a      	cmp	r2, r3
 800b27c:	d1f7      	bne.n	800b26e <_dtoa_r+0x6c6>
 800b27e:	9901      	ldr	r1, [sp, #4]
 800b280:	2230      	movs	r2, #48	; 0x30
 800b282:	3701      	adds	r7, #1
 800b284:	700a      	strb	r2, [r1, #0]
 800b286:	781a      	ldrb	r2, [r3, #0]
 800b288:	3201      	adds	r2, #1
 800b28a:	701a      	strb	r2, [r3, #0]
 800b28c:	e790      	b.n	800b1b0 <_dtoa_r+0x608>
 800b28e:	4ba6      	ldr	r3, [pc, #664]	; (800b528 <_dtoa_r+0x980>)
 800b290:	2200      	movs	r2, #0
 800b292:	f7f5 f9b1 	bl	80005f8 <__aeabi_dmul>
 800b296:	2200      	movs	r2, #0
 800b298:	2300      	movs	r3, #0
 800b29a:	4606      	mov	r6, r0
 800b29c:	460f      	mov	r7, r1
 800b29e:	f7f5 fc13 	bl	8000ac8 <__aeabi_dcmpeq>
 800b2a2:	2800      	cmp	r0, #0
 800b2a4:	d09d      	beq.n	800b1e2 <_dtoa_r+0x63a>
 800b2a6:	e7cf      	b.n	800b248 <_dtoa_r+0x6a0>
 800b2a8:	9a08      	ldr	r2, [sp, #32]
 800b2aa:	2a00      	cmp	r2, #0
 800b2ac:	f000 80d7 	beq.w	800b45e <_dtoa_r+0x8b6>
 800b2b0:	9a06      	ldr	r2, [sp, #24]
 800b2b2:	2a01      	cmp	r2, #1
 800b2b4:	f300 80ba 	bgt.w	800b42c <_dtoa_r+0x884>
 800b2b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b2ba:	2a00      	cmp	r2, #0
 800b2bc:	f000 80b2 	beq.w	800b424 <_dtoa_r+0x87c>
 800b2c0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b2c4:	9e07      	ldr	r6, [sp, #28]
 800b2c6:	9d04      	ldr	r5, [sp, #16]
 800b2c8:	9a04      	ldr	r2, [sp, #16]
 800b2ca:	441a      	add	r2, r3
 800b2cc:	9204      	str	r2, [sp, #16]
 800b2ce:	9a05      	ldr	r2, [sp, #20]
 800b2d0:	2101      	movs	r1, #1
 800b2d2:	441a      	add	r2, r3
 800b2d4:	4620      	mov	r0, r4
 800b2d6:	9205      	str	r2, [sp, #20]
 800b2d8:	f000 ffa0 	bl	800c21c <__i2b>
 800b2dc:	4607      	mov	r7, r0
 800b2de:	2d00      	cmp	r5, #0
 800b2e0:	dd0c      	ble.n	800b2fc <_dtoa_r+0x754>
 800b2e2:	9b05      	ldr	r3, [sp, #20]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	dd09      	ble.n	800b2fc <_dtoa_r+0x754>
 800b2e8:	42ab      	cmp	r3, r5
 800b2ea:	9a04      	ldr	r2, [sp, #16]
 800b2ec:	bfa8      	it	ge
 800b2ee:	462b      	movge	r3, r5
 800b2f0:	1ad2      	subs	r2, r2, r3
 800b2f2:	9204      	str	r2, [sp, #16]
 800b2f4:	9a05      	ldr	r2, [sp, #20]
 800b2f6:	1aed      	subs	r5, r5, r3
 800b2f8:	1ad3      	subs	r3, r2, r3
 800b2fa:	9305      	str	r3, [sp, #20]
 800b2fc:	9b07      	ldr	r3, [sp, #28]
 800b2fe:	b31b      	cbz	r3, 800b348 <_dtoa_r+0x7a0>
 800b300:	9b08      	ldr	r3, [sp, #32]
 800b302:	2b00      	cmp	r3, #0
 800b304:	f000 80af 	beq.w	800b466 <_dtoa_r+0x8be>
 800b308:	2e00      	cmp	r6, #0
 800b30a:	dd13      	ble.n	800b334 <_dtoa_r+0x78c>
 800b30c:	4639      	mov	r1, r7
 800b30e:	4632      	mov	r2, r6
 800b310:	4620      	mov	r0, r4
 800b312:	f001 f843 	bl	800c39c <__pow5mult>
 800b316:	ee18 2a10 	vmov	r2, s16
 800b31a:	4601      	mov	r1, r0
 800b31c:	4607      	mov	r7, r0
 800b31e:	4620      	mov	r0, r4
 800b320:	f000 ff92 	bl	800c248 <__multiply>
 800b324:	ee18 1a10 	vmov	r1, s16
 800b328:	4680      	mov	r8, r0
 800b32a:	4620      	mov	r0, r4
 800b32c:	f000 fe74 	bl	800c018 <_Bfree>
 800b330:	ee08 8a10 	vmov	s16, r8
 800b334:	9b07      	ldr	r3, [sp, #28]
 800b336:	1b9a      	subs	r2, r3, r6
 800b338:	d006      	beq.n	800b348 <_dtoa_r+0x7a0>
 800b33a:	ee18 1a10 	vmov	r1, s16
 800b33e:	4620      	mov	r0, r4
 800b340:	f001 f82c 	bl	800c39c <__pow5mult>
 800b344:	ee08 0a10 	vmov	s16, r0
 800b348:	2101      	movs	r1, #1
 800b34a:	4620      	mov	r0, r4
 800b34c:	f000 ff66 	bl	800c21c <__i2b>
 800b350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b352:	2b00      	cmp	r3, #0
 800b354:	4606      	mov	r6, r0
 800b356:	f340 8088 	ble.w	800b46a <_dtoa_r+0x8c2>
 800b35a:	461a      	mov	r2, r3
 800b35c:	4601      	mov	r1, r0
 800b35e:	4620      	mov	r0, r4
 800b360:	f001 f81c 	bl	800c39c <__pow5mult>
 800b364:	9b06      	ldr	r3, [sp, #24]
 800b366:	2b01      	cmp	r3, #1
 800b368:	4606      	mov	r6, r0
 800b36a:	f340 8081 	ble.w	800b470 <_dtoa_r+0x8c8>
 800b36e:	f04f 0800 	mov.w	r8, #0
 800b372:	6933      	ldr	r3, [r6, #16]
 800b374:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b378:	6918      	ldr	r0, [r3, #16]
 800b37a:	f000 feff 	bl	800c17c <__hi0bits>
 800b37e:	f1c0 0020 	rsb	r0, r0, #32
 800b382:	9b05      	ldr	r3, [sp, #20]
 800b384:	4418      	add	r0, r3
 800b386:	f010 001f 	ands.w	r0, r0, #31
 800b38a:	f000 8092 	beq.w	800b4b2 <_dtoa_r+0x90a>
 800b38e:	f1c0 0320 	rsb	r3, r0, #32
 800b392:	2b04      	cmp	r3, #4
 800b394:	f340 808a 	ble.w	800b4ac <_dtoa_r+0x904>
 800b398:	f1c0 001c 	rsb	r0, r0, #28
 800b39c:	9b04      	ldr	r3, [sp, #16]
 800b39e:	4403      	add	r3, r0
 800b3a0:	9304      	str	r3, [sp, #16]
 800b3a2:	9b05      	ldr	r3, [sp, #20]
 800b3a4:	4403      	add	r3, r0
 800b3a6:	4405      	add	r5, r0
 800b3a8:	9305      	str	r3, [sp, #20]
 800b3aa:	9b04      	ldr	r3, [sp, #16]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	dd07      	ble.n	800b3c0 <_dtoa_r+0x818>
 800b3b0:	ee18 1a10 	vmov	r1, s16
 800b3b4:	461a      	mov	r2, r3
 800b3b6:	4620      	mov	r0, r4
 800b3b8:	f001 f84a 	bl	800c450 <__lshift>
 800b3bc:	ee08 0a10 	vmov	s16, r0
 800b3c0:	9b05      	ldr	r3, [sp, #20]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	dd05      	ble.n	800b3d2 <_dtoa_r+0x82a>
 800b3c6:	4631      	mov	r1, r6
 800b3c8:	461a      	mov	r2, r3
 800b3ca:	4620      	mov	r0, r4
 800b3cc:	f001 f840 	bl	800c450 <__lshift>
 800b3d0:	4606      	mov	r6, r0
 800b3d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d06e      	beq.n	800b4b6 <_dtoa_r+0x90e>
 800b3d8:	ee18 0a10 	vmov	r0, s16
 800b3dc:	4631      	mov	r1, r6
 800b3de:	f001 f8a7 	bl	800c530 <__mcmp>
 800b3e2:	2800      	cmp	r0, #0
 800b3e4:	da67      	bge.n	800b4b6 <_dtoa_r+0x90e>
 800b3e6:	9b00      	ldr	r3, [sp, #0]
 800b3e8:	3b01      	subs	r3, #1
 800b3ea:	ee18 1a10 	vmov	r1, s16
 800b3ee:	9300      	str	r3, [sp, #0]
 800b3f0:	220a      	movs	r2, #10
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	4620      	mov	r0, r4
 800b3f6:	f000 fe31 	bl	800c05c <__multadd>
 800b3fa:	9b08      	ldr	r3, [sp, #32]
 800b3fc:	ee08 0a10 	vmov	s16, r0
 800b400:	2b00      	cmp	r3, #0
 800b402:	f000 81b1 	beq.w	800b768 <_dtoa_r+0xbc0>
 800b406:	2300      	movs	r3, #0
 800b408:	4639      	mov	r1, r7
 800b40a:	220a      	movs	r2, #10
 800b40c:	4620      	mov	r0, r4
 800b40e:	f000 fe25 	bl	800c05c <__multadd>
 800b412:	9b02      	ldr	r3, [sp, #8]
 800b414:	2b00      	cmp	r3, #0
 800b416:	4607      	mov	r7, r0
 800b418:	f300 808e 	bgt.w	800b538 <_dtoa_r+0x990>
 800b41c:	9b06      	ldr	r3, [sp, #24]
 800b41e:	2b02      	cmp	r3, #2
 800b420:	dc51      	bgt.n	800b4c6 <_dtoa_r+0x91e>
 800b422:	e089      	b.n	800b538 <_dtoa_r+0x990>
 800b424:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b426:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b42a:	e74b      	b.n	800b2c4 <_dtoa_r+0x71c>
 800b42c:	9b03      	ldr	r3, [sp, #12]
 800b42e:	1e5e      	subs	r6, r3, #1
 800b430:	9b07      	ldr	r3, [sp, #28]
 800b432:	42b3      	cmp	r3, r6
 800b434:	bfbf      	itttt	lt
 800b436:	9b07      	ldrlt	r3, [sp, #28]
 800b438:	9607      	strlt	r6, [sp, #28]
 800b43a:	1af2      	sublt	r2, r6, r3
 800b43c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b43e:	bfb6      	itet	lt
 800b440:	189b      	addlt	r3, r3, r2
 800b442:	1b9e      	subge	r6, r3, r6
 800b444:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b446:	9b03      	ldr	r3, [sp, #12]
 800b448:	bfb8      	it	lt
 800b44a:	2600      	movlt	r6, #0
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	bfb7      	itett	lt
 800b450:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b454:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b458:	1a9d      	sublt	r5, r3, r2
 800b45a:	2300      	movlt	r3, #0
 800b45c:	e734      	b.n	800b2c8 <_dtoa_r+0x720>
 800b45e:	9e07      	ldr	r6, [sp, #28]
 800b460:	9d04      	ldr	r5, [sp, #16]
 800b462:	9f08      	ldr	r7, [sp, #32]
 800b464:	e73b      	b.n	800b2de <_dtoa_r+0x736>
 800b466:	9a07      	ldr	r2, [sp, #28]
 800b468:	e767      	b.n	800b33a <_dtoa_r+0x792>
 800b46a:	9b06      	ldr	r3, [sp, #24]
 800b46c:	2b01      	cmp	r3, #1
 800b46e:	dc18      	bgt.n	800b4a2 <_dtoa_r+0x8fa>
 800b470:	f1ba 0f00 	cmp.w	sl, #0
 800b474:	d115      	bne.n	800b4a2 <_dtoa_r+0x8fa>
 800b476:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b47a:	b993      	cbnz	r3, 800b4a2 <_dtoa_r+0x8fa>
 800b47c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b480:	0d1b      	lsrs	r3, r3, #20
 800b482:	051b      	lsls	r3, r3, #20
 800b484:	b183      	cbz	r3, 800b4a8 <_dtoa_r+0x900>
 800b486:	9b04      	ldr	r3, [sp, #16]
 800b488:	3301      	adds	r3, #1
 800b48a:	9304      	str	r3, [sp, #16]
 800b48c:	9b05      	ldr	r3, [sp, #20]
 800b48e:	3301      	adds	r3, #1
 800b490:	9305      	str	r3, [sp, #20]
 800b492:	f04f 0801 	mov.w	r8, #1
 800b496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b498:	2b00      	cmp	r3, #0
 800b49a:	f47f af6a 	bne.w	800b372 <_dtoa_r+0x7ca>
 800b49e:	2001      	movs	r0, #1
 800b4a0:	e76f      	b.n	800b382 <_dtoa_r+0x7da>
 800b4a2:	f04f 0800 	mov.w	r8, #0
 800b4a6:	e7f6      	b.n	800b496 <_dtoa_r+0x8ee>
 800b4a8:	4698      	mov	r8, r3
 800b4aa:	e7f4      	b.n	800b496 <_dtoa_r+0x8ee>
 800b4ac:	f43f af7d 	beq.w	800b3aa <_dtoa_r+0x802>
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	301c      	adds	r0, #28
 800b4b4:	e772      	b.n	800b39c <_dtoa_r+0x7f4>
 800b4b6:	9b03      	ldr	r3, [sp, #12]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	dc37      	bgt.n	800b52c <_dtoa_r+0x984>
 800b4bc:	9b06      	ldr	r3, [sp, #24]
 800b4be:	2b02      	cmp	r3, #2
 800b4c0:	dd34      	ble.n	800b52c <_dtoa_r+0x984>
 800b4c2:	9b03      	ldr	r3, [sp, #12]
 800b4c4:	9302      	str	r3, [sp, #8]
 800b4c6:	9b02      	ldr	r3, [sp, #8]
 800b4c8:	b96b      	cbnz	r3, 800b4e6 <_dtoa_r+0x93e>
 800b4ca:	4631      	mov	r1, r6
 800b4cc:	2205      	movs	r2, #5
 800b4ce:	4620      	mov	r0, r4
 800b4d0:	f000 fdc4 	bl	800c05c <__multadd>
 800b4d4:	4601      	mov	r1, r0
 800b4d6:	4606      	mov	r6, r0
 800b4d8:	ee18 0a10 	vmov	r0, s16
 800b4dc:	f001 f828 	bl	800c530 <__mcmp>
 800b4e0:	2800      	cmp	r0, #0
 800b4e2:	f73f adbb 	bgt.w	800b05c <_dtoa_r+0x4b4>
 800b4e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4e8:	9d01      	ldr	r5, [sp, #4]
 800b4ea:	43db      	mvns	r3, r3
 800b4ec:	9300      	str	r3, [sp, #0]
 800b4ee:	f04f 0800 	mov.w	r8, #0
 800b4f2:	4631      	mov	r1, r6
 800b4f4:	4620      	mov	r0, r4
 800b4f6:	f000 fd8f 	bl	800c018 <_Bfree>
 800b4fa:	2f00      	cmp	r7, #0
 800b4fc:	f43f aea4 	beq.w	800b248 <_dtoa_r+0x6a0>
 800b500:	f1b8 0f00 	cmp.w	r8, #0
 800b504:	d005      	beq.n	800b512 <_dtoa_r+0x96a>
 800b506:	45b8      	cmp	r8, r7
 800b508:	d003      	beq.n	800b512 <_dtoa_r+0x96a>
 800b50a:	4641      	mov	r1, r8
 800b50c:	4620      	mov	r0, r4
 800b50e:	f000 fd83 	bl	800c018 <_Bfree>
 800b512:	4639      	mov	r1, r7
 800b514:	4620      	mov	r0, r4
 800b516:	f000 fd7f 	bl	800c018 <_Bfree>
 800b51a:	e695      	b.n	800b248 <_dtoa_r+0x6a0>
 800b51c:	2600      	movs	r6, #0
 800b51e:	4637      	mov	r7, r6
 800b520:	e7e1      	b.n	800b4e6 <_dtoa_r+0x93e>
 800b522:	9700      	str	r7, [sp, #0]
 800b524:	4637      	mov	r7, r6
 800b526:	e599      	b.n	800b05c <_dtoa_r+0x4b4>
 800b528:	40240000 	.word	0x40240000
 800b52c:	9b08      	ldr	r3, [sp, #32]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	f000 80ca 	beq.w	800b6c8 <_dtoa_r+0xb20>
 800b534:	9b03      	ldr	r3, [sp, #12]
 800b536:	9302      	str	r3, [sp, #8]
 800b538:	2d00      	cmp	r5, #0
 800b53a:	dd05      	ble.n	800b548 <_dtoa_r+0x9a0>
 800b53c:	4639      	mov	r1, r7
 800b53e:	462a      	mov	r2, r5
 800b540:	4620      	mov	r0, r4
 800b542:	f000 ff85 	bl	800c450 <__lshift>
 800b546:	4607      	mov	r7, r0
 800b548:	f1b8 0f00 	cmp.w	r8, #0
 800b54c:	d05b      	beq.n	800b606 <_dtoa_r+0xa5e>
 800b54e:	6879      	ldr	r1, [r7, #4]
 800b550:	4620      	mov	r0, r4
 800b552:	f000 fd21 	bl	800bf98 <_Balloc>
 800b556:	4605      	mov	r5, r0
 800b558:	b928      	cbnz	r0, 800b566 <_dtoa_r+0x9be>
 800b55a:	4b87      	ldr	r3, [pc, #540]	; (800b778 <_dtoa_r+0xbd0>)
 800b55c:	4602      	mov	r2, r0
 800b55e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b562:	f7ff bb3b 	b.w	800abdc <_dtoa_r+0x34>
 800b566:	693a      	ldr	r2, [r7, #16]
 800b568:	3202      	adds	r2, #2
 800b56a:	0092      	lsls	r2, r2, #2
 800b56c:	f107 010c 	add.w	r1, r7, #12
 800b570:	300c      	adds	r0, #12
 800b572:	f7fd fa83 	bl	8008a7c <memcpy>
 800b576:	2201      	movs	r2, #1
 800b578:	4629      	mov	r1, r5
 800b57a:	4620      	mov	r0, r4
 800b57c:	f000 ff68 	bl	800c450 <__lshift>
 800b580:	9b01      	ldr	r3, [sp, #4]
 800b582:	f103 0901 	add.w	r9, r3, #1
 800b586:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b58a:	4413      	add	r3, r2
 800b58c:	9305      	str	r3, [sp, #20]
 800b58e:	f00a 0301 	and.w	r3, sl, #1
 800b592:	46b8      	mov	r8, r7
 800b594:	9304      	str	r3, [sp, #16]
 800b596:	4607      	mov	r7, r0
 800b598:	4631      	mov	r1, r6
 800b59a:	ee18 0a10 	vmov	r0, s16
 800b59e:	f7ff fa75 	bl	800aa8c <quorem>
 800b5a2:	4641      	mov	r1, r8
 800b5a4:	9002      	str	r0, [sp, #8]
 800b5a6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b5aa:	ee18 0a10 	vmov	r0, s16
 800b5ae:	f000 ffbf 	bl	800c530 <__mcmp>
 800b5b2:	463a      	mov	r2, r7
 800b5b4:	9003      	str	r0, [sp, #12]
 800b5b6:	4631      	mov	r1, r6
 800b5b8:	4620      	mov	r0, r4
 800b5ba:	f000 ffd5 	bl	800c568 <__mdiff>
 800b5be:	68c2      	ldr	r2, [r0, #12]
 800b5c0:	f109 3bff 	add.w	fp, r9, #4294967295
 800b5c4:	4605      	mov	r5, r0
 800b5c6:	bb02      	cbnz	r2, 800b60a <_dtoa_r+0xa62>
 800b5c8:	4601      	mov	r1, r0
 800b5ca:	ee18 0a10 	vmov	r0, s16
 800b5ce:	f000 ffaf 	bl	800c530 <__mcmp>
 800b5d2:	4602      	mov	r2, r0
 800b5d4:	4629      	mov	r1, r5
 800b5d6:	4620      	mov	r0, r4
 800b5d8:	9207      	str	r2, [sp, #28]
 800b5da:	f000 fd1d 	bl	800c018 <_Bfree>
 800b5de:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b5e2:	ea43 0102 	orr.w	r1, r3, r2
 800b5e6:	9b04      	ldr	r3, [sp, #16]
 800b5e8:	430b      	orrs	r3, r1
 800b5ea:	464d      	mov	r5, r9
 800b5ec:	d10f      	bne.n	800b60e <_dtoa_r+0xa66>
 800b5ee:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b5f2:	d02a      	beq.n	800b64a <_dtoa_r+0xaa2>
 800b5f4:	9b03      	ldr	r3, [sp, #12]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	dd02      	ble.n	800b600 <_dtoa_r+0xa58>
 800b5fa:	9b02      	ldr	r3, [sp, #8]
 800b5fc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b600:	f88b a000 	strb.w	sl, [fp]
 800b604:	e775      	b.n	800b4f2 <_dtoa_r+0x94a>
 800b606:	4638      	mov	r0, r7
 800b608:	e7ba      	b.n	800b580 <_dtoa_r+0x9d8>
 800b60a:	2201      	movs	r2, #1
 800b60c:	e7e2      	b.n	800b5d4 <_dtoa_r+0xa2c>
 800b60e:	9b03      	ldr	r3, [sp, #12]
 800b610:	2b00      	cmp	r3, #0
 800b612:	db04      	blt.n	800b61e <_dtoa_r+0xa76>
 800b614:	9906      	ldr	r1, [sp, #24]
 800b616:	430b      	orrs	r3, r1
 800b618:	9904      	ldr	r1, [sp, #16]
 800b61a:	430b      	orrs	r3, r1
 800b61c:	d122      	bne.n	800b664 <_dtoa_r+0xabc>
 800b61e:	2a00      	cmp	r2, #0
 800b620:	ddee      	ble.n	800b600 <_dtoa_r+0xa58>
 800b622:	ee18 1a10 	vmov	r1, s16
 800b626:	2201      	movs	r2, #1
 800b628:	4620      	mov	r0, r4
 800b62a:	f000 ff11 	bl	800c450 <__lshift>
 800b62e:	4631      	mov	r1, r6
 800b630:	ee08 0a10 	vmov	s16, r0
 800b634:	f000 ff7c 	bl	800c530 <__mcmp>
 800b638:	2800      	cmp	r0, #0
 800b63a:	dc03      	bgt.n	800b644 <_dtoa_r+0xa9c>
 800b63c:	d1e0      	bne.n	800b600 <_dtoa_r+0xa58>
 800b63e:	f01a 0f01 	tst.w	sl, #1
 800b642:	d0dd      	beq.n	800b600 <_dtoa_r+0xa58>
 800b644:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b648:	d1d7      	bne.n	800b5fa <_dtoa_r+0xa52>
 800b64a:	2339      	movs	r3, #57	; 0x39
 800b64c:	f88b 3000 	strb.w	r3, [fp]
 800b650:	462b      	mov	r3, r5
 800b652:	461d      	mov	r5, r3
 800b654:	3b01      	subs	r3, #1
 800b656:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b65a:	2a39      	cmp	r2, #57	; 0x39
 800b65c:	d071      	beq.n	800b742 <_dtoa_r+0xb9a>
 800b65e:	3201      	adds	r2, #1
 800b660:	701a      	strb	r2, [r3, #0]
 800b662:	e746      	b.n	800b4f2 <_dtoa_r+0x94a>
 800b664:	2a00      	cmp	r2, #0
 800b666:	dd07      	ble.n	800b678 <_dtoa_r+0xad0>
 800b668:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b66c:	d0ed      	beq.n	800b64a <_dtoa_r+0xaa2>
 800b66e:	f10a 0301 	add.w	r3, sl, #1
 800b672:	f88b 3000 	strb.w	r3, [fp]
 800b676:	e73c      	b.n	800b4f2 <_dtoa_r+0x94a>
 800b678:	9b05      	ldr	r3, [sp, #20]
 800b67a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b67e:	4599      	cmp	r9, r3
 800b680:	d047      	beq.n	800b712 <_dtoa_r+0xb6a>
 800b682:	ee18 1a10 	vmov	r1, s16
 800b686:	2300      	movs	r3, #0
 800b688:	220a      	movs	r2, #10
 800b68a:	4620      	mov	r0, r4
 800b68c:	f000 fce6 	bl	800c05c <__multadd>
 800b690:	45b8      	cmp	r8, r7
 800b692:	ee08 0a10 	vmov	s16, r0
 800b696:	f04f 0300 	mov.w	r3, #0
 800b69a:	f04f 020a 	mov.w	r2, #10
 800b69e:	4641      	mov	r1, r8
 800b6a0:	4620      	mov	r0, r4
 800b6a2:	d106      	bne.n	800b6b2 <_dtoa_r+0xb0a>
 800b6a4:	f000 fcda 	bl	800c05c <__multadd>
 800b6a8:	4680      	mov	r8, r0
 800b6aa:	4607      	mov	r7, r0
 800b6ac:	f109 0901 	add.w	r9, r9, #1
 800b6b0:	e772      	b.n	800b598 <_dtoa_r+0x9f0>
 800b6b2:	f000 fcd3 	bl	800c05c <__multadd>
 800b6b6:	4639      	mov	r1, r7
 800b6b8:	4680      	mov	r8, r0
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	220a      	movs	r2, #10
 800b6be:	4620      	mov	r0, r4
 800b6c0:	f000 fccc 	bl	800c05c <__multadd>
 800b6c4:	4607      	mov	r7, r0
 800b6c6:	e7f1      	b.n	800b6ac <_dtoa_r+0xb04>
 800b6c8:	9b03      	ldr	r3, [sp, #12]
 800b6ca:	9302      	str	r3, [sp, #8]
 800b6cc:	9d01      	ldr	r5, [sp, #4]
 800b6ce:	ee18 0a10 	vmov	r0, s16
 800b6d2:	4631      	mov	r1, r6
 800b6d4:	f7ff f9da 	bl	800aa8c <quorem>
 800b6d8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b6dc:	9b01      	ldr	r3, [sp, #4]
 800b6de:	f805 ab01 	strb.w	sl, [r5], #1
 800b6e2:	1aea      	subs	r2, r5, r3
 800b6e4:	9b02      	ldr	r3, [sp, #8]
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	dd09      	ble.n	800b6fe <_dtoa_r+0xb56>
 800b6ea:	ee18 1a10 	vmov	r1, s16
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	220a      	movs	r2, #10
 800b6f2:	4620      	mov	r0, r4
 800b6f4:	f000 fcb2 	bl	800c05c <__multadd>
 800b6f8:	ee08 0a10 	vmov	s16, r0
 800b6fc:	e7e7      	b.n	800b6ce <_dtoa_r+0xb26>
 800b6fe:	9b02      	ldr	r3, [sp, #8]
 800b700:	2b00      	cmp	r3, #0
 800b702:	bfc8      	it	gt
 800b704:	461d      	movgt	r5, r3
 800b706:	9b01      	ldr	r3, [sp, #4]
 800b708:	bfd8      	it	le
 800b70a:	2501      	movle	r5, #1
 800b70c:	441d      	add	r5, r3
 800b70e:	f04f 0800 	mov.w	r8, #0
 800b712:	ee18 1a10 	vmov	r1, s16
 800b716:	2201      	movs	r2, #1
 800b718:	4620      	mov	r0, r4
 800b71a:	f000 fe99 	bl	800c450 <__lshift>
 800b71e:	4631      	mov	r1, r6
 800b720:	ee08 0a10 	vmov	s16, r0
 800b724:	f000 ff04 	bl	800c530 <__mcmp>
 800b728:	2800      	cmp	r0, #0
 800b72a:	dc91      	bgt.n	800b650 <_dtoa_r+0xaa8>
 800b72c:	d102      	bne.n	800b734 <_dtoa_r+0xb8c>
 800b72e:	f01a 0f01 	tst.w	sl, #1
 800b732:	d18d      	bne.n	800b650 <_dtoa_r+0xaa8>
 800b734:	462b      	mov	r3, r5
 800b736:	461d      	mov	r5, r3
 800b738:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b73c:	2a30      	cmp	r2, #48	; 0x30
 800b73e:	d0fa      	beq.n	800b736 <_dtoa_r+0xb8e>
 800b740:	e6d7      	b.n	800b4f2 <_dtoa_r+0x94a>
 800b742:	9a01      	ldr	r2, [sp, #4]
 800b744:	429a      	cmp	r2, r3
 800b746:	d184      	bne.n	800b652 <_dtoa_r+0xaaa>
 800b748:	9b00      	ldr	r3, [sp, #0]
 800b74a:	3301      	adds	r3, #1
 800b74c:	9300      	str	r3, [sp, #0]
 800b74e:	2331      	movs	r3, #49	; 0x31
 800b750:	7013      	strb	r3, [r2, #0]
 800b752:	e6ce      	b.n	800b4f2 <_dtoa_r+0x94a>
 800b754:	4b09      	ldr	r3, [pc, #36]	; (800b77c <_dtoa_r+0xbd4>)
 800b756:	f7ff ba95 	b.w	800ac84 <_dtoa_r+0xdc>
 800b75a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	f47f aa6e 	bne.w	800ac3e <_dtoa_r+0x96>
 800b762:	4b07      	ldr	r3, [pc, #28]	; (800b780 <_dtoa_r+0xbd8>)
 800b764:	f7ff ba8e 	b.w	800ac84 <_dtoa_r+0xdc>
 800b768:	9b02      	ldr	r3, [sp, #8]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	dcae      	bgt.n	800b6cc <_dtoa_r+0xb24>
 800b76e:	9b06      	ldr	r3, [sp, #24]
 800b770:	2b02      	cmp	r3, #2
 800b772:	f73f aea8 	bgt.w	800b4c6 <_dtoa_r+0x91e>
 800b776:	e7a9      	b.n	800b6cc <_dtoa_r+0xb24>
 800b778:	0800d5c0 	.word	0x0800d5c0
 800b77c:	0800d3c4 	.word	0x0800d3c4
 800b780:	0800d541 	.word	0x0800d541

0800b784 <rshift>:
 800b784:	6903      	ldr	r3, [r0, #16]
 800b786:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b78a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b78e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b792:	f100 0414 	add.w	r4, r0, #20
 800b796:	dd45      	ble.n	800b824 <rshift+0xa0>
 800b798:	f011 011f 	ands.w	r1, r1, #31
 800b79c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b7a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b7a4:	d10c      	bne.n	800b7c0 <rshift+0x3c>
 800b7a6:	f100 0710 	add.w	r7, r0, #16
 800b7aa:	4629      	mov	r1, r5
 800b7ac:	42b1      	cmp	r1, r6
 800b7ae:	d334      	bcc.n	800b81a <rshift+0x96>
 800b7b0:	1a9b      	subs	r3, r3, r2
 800b7b2:	009b      	lsls	r3, r3, #2
 800b7b4:	1eea      	subs	r2, r5, #3
 800b7b6:	4296      	cmp	r6, r2
 800b7b8:	bf38      	it	cc
 800b7ba:	2300      	movcc	r3, #0
 800b7bc:	4423      	add	r3, r4
 800b7be:	e015      	b.n	800b7ec <rshift+0x68>
 800b7c0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b7c4:	f1c1 0820 	rsb	r8, r1, #32
 800b7c8:	40cf      	lsrs	r7, r1
 800b7ca:	f105 0e04 	add.w	lr, r5, #4
 800b7ce:	46a1      	mov	r9, r4
 800b7d0:	4576      	cmp	r6, lr
 800b7d2:	46f4      	mov	ip, lr
 800b7d4:	d815      	bhi.n	800b802 <rshift+0x7e>
 800b7d6:	1a9a      	subs	r2, r3, r2
 800b7d8:	0092      	lsls	r2, r2, #2
 800b7da:	3a04      	subs	r2, #4
 800b7dc:	3501      	adds	r5, #1
 800b7de:	42ae      	cmp	r6, r5
 800b7e0:	bf38      	it	cc
 800b7e2:	2200      	movcc	r2, #0
 800b7e4:	18a3      	adds	r3, r4, r2
 800b7e6:	50a7      	str	r7, [r4, r2]
 800b7e8:	b107      	cbz	r7, 800b7ec <rshift+0x68>
 800b7ea:	3304      	adds	r3, #4
 800b7ec:	1b1a      	subs	r2, r3, r4
 800b7ee:	42a3      	cmp	r3, r4
 800b7f0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b7f4:	bf08      	it	eq
 800b7f6:	2300      	moveq	r3, #0
 800b7f8:	6102      	str	r2, [r0, #16]
 800b7fa:	bf08      	it	eq
 800b7fc:	6143      	streq	r3, [r0, #20]
 800b7fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b802:	f8dc c000 	ldr.w	ip, [ip]
 800b806:	fa0c fc08 	lsl.w	ip, ip, r8
 800b80a:	ea4c 0707 	orr.w	r7, ip, r7
 800b80e:	f849 7b04 	str.w	r7, [r9], #4
 800b812:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b816:	40cf      	lsrs	r7, r1
 800b818:	e7da      	b.n	800b7d0 <rshift+0x4c>
 800b81a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b81e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b822:	e7c3      	b.n	800b7ac <rshift+0x28>
 800b824:	4623      	mov	r3, r4
 800b826:	e7e1      	b.n	800b7ec <rshift+0x68>

0800b828 <__hexdig_fun>:
 800b828:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b82c:	2b09      	cmp	r3, #9
 800b82e:	d802      	bhi.n	800b836 <__hexdig_fun+0xe>
 800b830:	3820      	subs	r0, #32
 800b832:	b2c0      	uxtb	r0, r0
 800b834:	4770      	bx	lr
 800b836:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b83a:	2b05      	cmp	r3, #5
 800b83c:	d801      	bhi.n	800b842 <__hexdig_fun+0x1a>
 800b83e:	3847      	subs	r0, #71	; 0x47
 800b840:	e7f7      	b.n	800b832 <__hexdig_fun+0xa>
 800b842:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b846:	2b05      	cmp	r3, #5
 800b848:	d801      	bhi.n	800b84e <__hexdig_fun+0x26>
 800b84a:	3827      	subs	r0, #39	; 0x27
 800b84c:	e7f1      	b.n	800b832 <__hexdig_fun+0xa>
 800b84e:	2000      	movs	r0, #0
 800b850:	4770      	bx	lr
	...

0800b854 <__gethex>:
 800b854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b858:	ed2d 8b02 	vpush	{d8}
 800b85c:	b089      	sub	sp, #36	; 0x24
 800b85e:	ee08 0a10 	vmov	s16, r0
 800b862:	9304      	str	r3, [sp, #16]
 800b864:	4bb4      	ldr	r3, [pc, #720]	; (800bb38 <__gethex+0x2e4>)
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	9301      	str	r3, [sp, #4]
 800b86a:	4618      	mov	r0, r3
 800b86c:	468b      	mov	fp, r1
 800b86e:	4690      	mov	r8, r2
 800b870:	f7f4 fcae 	bl	80001d0 <strlen>
 800b874:	9b01      	ldr	r3, [sp, #4]
 800b876:	f8db 2000 	ldr.w	r2, [fp]
 800b87a:	4403      	add	r3, r0
 800b87c:	4682      	mov	sl, r0
 800b87e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b882:	9305      	str	r3, [sp, #20]
 800b884:	1c93      	adds	r3, r2, #2
 800b886:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b88a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b88e:	32fe      	adds	r2, #254	; 0xfe
 800b890:	18d1      	adds	r1, r2, r3
 800b892:	461f      	mov	r7, r3
 800b894:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b898:	9100      	str	r1, [sp, #0]
 800b89a:	2830      	cmp	r0, #48	; 0x30
 800b89c:	d0f8      	beq.n	800b890 <__gethex+0x3c>
 800b89e:	f7ff ffc3 	bl	800b828 <__hexdig_fun>
 800b8a2:	4604      	mov	r4, r0
 800b8a4:	2800      	cmp	r0, #0
 800b8a6:	d13a      	bne.n	800b91e <__gethex+0xca>
 800b8a8:	9901      	ldr	r1, [sp, #4]
 800b8aa:	4652      	mov	r2, sl
 800b8ac:	4638      	mov	r0, r7
 800b8ae:	f001 fb1b 	bl	800cee8 <strncmp>
 800b8b2:	4605      	mov	r5, r0
 800b8b4:	2800      	cmp	r0, #0
 800b8b6:	d168      	bne.n	800b98a <__gethex+0x136>
 800b8b8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b8bc:	eb07 060a 	add.w	r6, r7, sl
 800b8c0:	f7ff ffb2 	bl	800b828 <__hexdig_fun>
 800b8c4:	2800      	cmp	r0, #0
 800b8c6:	d062      	beq.n	800b98e <__gethex+0x13a>
 800b8c8:	4633      	mov	r3, r6
 800b8ca:	7818      	ldrb	r0, [r3, #0]
 800b8cc:	2830      	cmp	r0, #48	; 0x30
 800b8ce:	461f      	mov	r7, r3
 800b8d0:	f103 0301 	add.w	r3, r3, #1
 800b8d4:	d0f9      	beq.n	800b8ca <__gethex+0x76>
 800b8d6:	f7ff ffa7 	bl	800b828 <__hexdig_fun>
 800b8da:	2301      	movs	r3, #1
 800b8dc:	fab0 f480 	clz	r4, r0
 800b8e0:	0964      	lsrs	r4, r4, #5
 800b8e2:	4635      	mov	r5, r6
 800b8e4:	9300      	str	r3, [sp, #0]
 800b8e6:	463a      	mov	r2, r7
 800b8e8:	4616      	mov	r6, r2
 800b8ea:	3201      	adds	r2, #1
 800b8ec:	7830      	ldrb	r0, [r6, #0]
 800b8ee:	f7ff ff9b 	bl	800b828 <__hexdig_fun>
 800b8f2:	2800      	cmp	r0, #0
 800b8f4:	d1f8      	bne.n	800b8e8 <__gethex+0x94>
 800b8f6:	9901      	ldr	r1, [sp, #4]
 800b8f8:	4652      	mov	r2, sl
 800b8fa:	4630      	mov	r0, r6
 800b8fc:	f001 faf4 	bl	800cee8 <strncmp>
 800b900:	b980      	cbnz	r0, 800b924 <__gethex+0xd0>
 800b902:	b94d      	cbnz	r5, 800b918 <__gethex+0xc4>
 800b904:	eb06 050a 	add.w	r5, r6, sl
 800b908:	462a      	mov	r2, r5
 800b90a:	4616      	mov	r6, r2
 800b90c:	3201      	adds	r2, #1
 800b90e:	7830      	ldrb	r0, [r6, #0]
 800b910:	f7ff ff8a 	bl	800b828 <__hexdig_fun>
 800b914:	2800      	cmp	r0, #0
 800b916:	d1f8      	bne.n	800b90a <__gethex+0xb6>
 800b918:	1bad      	subs	r5, r5, r6
 800b91a:	00ad      	lsls	r5, r5, #2
 800b91c:	e004      	b.n	800b928 <__gethex+0xd4>
 800b91e:	2400      	movs	r4, #0
 800b920:	4625      	mov	r5, r4
 800b922:	e7e0      	b.n	800b8e6 <__gethex+0x92>
 800b924:	2d00      	cmp	r5, #0
 800b926:	d1f7      	bne.n	800b918 <__gethex+0xc4>
 800b928:	7833      	ldrb	r3, [r6, #0]
 800b92a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b92e:	2b50      	cmp	r3, #80	; 0x50
 800b930:	d13b      	bne.n	800b9aa <__gethex+0x156>
 800b932:	7873      	ldrb	r3, [r6, #1]
 800b934:	2b2b      	cmp	r3, #43	; 0x2b
 800b936:	d02c      	beq.n	800b992 <__gethex+0x13e>
 800b938:	2b2d      	cmp	r3, #45	; 0x2d
 800b93a:	d02e      	beq.n	800b99a <__gethex+0x146>
 800b93c:	1c71      	adds	r1, r6, #1
 800b93e:	f04f 0900 	mov.w	r9, #0
 800b942:	7808      	ldrb	r0, [r1, #0]
 800b944:	f7ff ff70 	bl	800b828 <__hexdig_fun>
 800b948:	1e43      	subs	r3, r0, #1
 800b94a:	b2db      	uxtb	r3, r3
 800b94c:	2b18      	cmp	r3, #24
 800b94e:	d82c      	bhi.n	800b9aa <__gethex+0x156>
 800b950:	f1a0 0210 	sub.w	r2, r0, #16
 800b954:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b958:	f7ff ff66 	bl	800b828 <__hexdig_fun>
 800b95c:	1e43      	subs	r3, r0, #1
 800b95e:	b2db      	uxtb	r3, r3
 800b960:	2b18      	cmp	r3, #24
 800b962:	d91d      	bls.n	800b9a0 <__gethex+0x14c>
 800b964:	f1b9 0f00 	cmp.w	r9, #0
 800b968:	d000      	beq.n	800b96c <__gethex+0x118>
 800b96a:	4252      	negs	r2, r2
 800b96c:	4415      	add	r5, r2
 800b96e:	f8cb 1000 	str.w	r1, [fp]
 800b972:	b1e4      	cbz	r4, 800b9ae <__gethex+0x15a>
 800b974:	9b00      	ldr	r3, [sp, #0]
 800b976:	2b00      	cmp	r3, #0
 800b978:	bf14      	ite	ne
 800b97a:	2700      	movne	r7, #0
 800b97c:	2706      	moveq	r7, #6
 800b97e:	4638      	mov	r0, r7
 800b980:	b009      	add	sp, #36	; 0x24
 800b982:	ecbd 8b02 	vpop	{d8}
 800b986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b98a:	463e      	mov	r6, r7
 800b98c:	4625      	mov	r5, r4
 800b98e:	2401      	movs	r4, #1
 800b990:	e7ca      	b.n	800b928 <__gethex+0xd4>
 800b992:	f04f 0900 	mov.w	r9, #0
 800b996:	1cb1      	adds	r1, r6, #2
 800b998:	e7d3      	b.n	800b942 <__gethex+0xee>
 800b99a:	f04f 0901 	mov.w	r9, #1
 800b99e:	e7fa      	b.n	800b996 <__gethex+0x142>
 800b9a0:	230a      	movs	r3, #10
 800b9a2:	fb03 0202 	mla	r2, r3, r2, r0
 800b9a6:	3a10      	subs	r2, #16
 800b9a8:	e7d4      	b.n	800b954 <__gethex+0x100>
 800b9aa:	4631      	mov	r1, r6
 800b9ac:	e7df      	b.n	800b96e <__gethex+0x11a>
 800b9ae:	1bf3      	subs	r3, r6, r7
 800b9b0:	3b01      	subs	r3, #1
 800b9b2:	4621      	mov	r1, r4
 800b9b4:	2b07      	cmp	r3, #7
 800b9b6:	dc0b      	bgt.n	800b9d0 <__gethex+0x17c>
 800b9b8:	ee18 0a10 	vmov	r0, s16
 800b9bc:	f000 faec 	bl	800bf98 <_Balloc>
 800b9c0:	4604      	mov	r4, r0
 800b9c2:	b940      	cbnz	r0, 800b9d6 <__gethex+0x182>
 800b9c4:	4b5d      	ldr	r3, [pc, #372]	; (800bb3c <__gethex+0x2e8>)
 800b9c6:	4602      	mov	r2, r0
 800b9c8:	21de      	movs	r1, #222	; 0xde
 800b9ca:	485d      	ldr	r0, [pc, #372]	; (800bb40 <__gethex+0x2ec>)
 800b9cc:	f001 faae 	bl	800cf2c <__assert_func>
 800b9d0:	3101      	adds	r1, #1
 800b9d2:	105b      	asrs	r3, r3, #1
 800b9d4:	e7ee      	b.n	800b9b4 <__gethex+0x160>
 800b9d6:	f100 0914 	add.w	r9, r0, #20
 800b9da:	f04f 0b00 	mov.w	fp, #0
 800b9de:	f1ca 0301 	rsb	r3, sl, #1
 800b9e2:	f8cd 9008 	str.w	r9, [sp, #8]
 800b9e6:	f8cd b000 	str.w	fp, [sp]
 800b9ea:	9306      	str	r3, [sp, #24]
 800b9ec:	42b7      	cmp	r7, r6
 800b9ee:	d340      	bcc.n	800ba72 <__gethex+0x21e>
 800b9f0:	9802      	ldr	r0, [sp, #8]
 800b9f2:	9b00      	ldr	r3, [sp, #0]
 800b9f4:	f840 3b04 	str.w	r3, [r0], #4
 800b9f8:	eba0 0009 	sub.w	r0, r0, r9
 800b9fc:	1080      	asrs	r0, r0, #2
 800b9fe:	0146      	lsls	r6, r0, #5
 800ba00:	6120      	str	r0, [r4, #16]
 800ba02:	4618      	mov	r0, r3
 800ba04:	f000 fbba 	bl	800c17c <__hi0bits>
 800ba08:	1a30      	subs	r0, r6, r0
 800ba0a:	f8d8 6000 	ldr.w	r6, [r8]
 800ba0e:	42b0      	cmp	r0, r6
 800ba10:	dd63      	ble.n	800bada <__gethex+0x286>
 800ba12:	1b87      	subs	r7, r0, r6
 800ba14:	4639      	mov	r1, r7
 800ba16:	4620      	mov	r0, r4
 800ba18:	f000 ff5e 	bl	800c8d8 <__any_on>
 800ba1c:	4682      	mov	sl, r0
 800ba1e:	b1a8      	cbz	r0, 800ba4c <__gethex+0x1f8>
 800ba20:	1e7b      	subs	r3, r7, #1
 800ba22:	1159      	asrs	r1, r3, #5
 800ba24:	f003 021f 	and.w	r2, r3, #31
 800ba28:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ba2c:	f04f 0a01 	mov.w	sl, #1
 800ba30:	fa0a f202 	lsl.w	r2, sl, r2
 800ba34:	420a      	tst	r2, r1
 800ba36:	d009      	beq.n	800ba4c <__gethex+0x1f8>
 800ba38:	4553      	cmp	r3, sl
 800ba3a:	dd05      	ble.n	800ba48 <__gethex+0x1f4>
 800ba3c:	1eb9      	subs	r1, r7, #2
 800ba3e:	4620      	mov	r0, r4
 800ba40:	f000 ff4a 	bl	800c8d8 <__any_on>
 800ba44:	2800      	cmp	r0, #0
 800ba46:	d145      	bne.n	800bad4 <__gethex+0x280>
 800ba48:	f04f 0a02 	mov.w	sl, #2
 800ba4c:	4639      	mov	r1, r7
 800ba4e:	4620      	mov	r0, r4
 800ba50:	f7ff fe98 	bl	800b784 <rshift>
 800ba54:	443d      	add	r5, r7
 800ba56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ba5a:	42ab      	cmp	r3, r5
 800ba5c:	da4c      	bge.n	800baf8 <__gethex+0x2a4>
 800ba5e:	ee18 0a10 	vmov	r0, s16
 800ba62:	4621      	mov	r1, r4
 800ba64:	f000 fad8 	bl	800c018 <_Bfree>
 800ba68:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	6013      	str	r3, [r2, #0]
 800ba6e:	27a3      	movs	r7, #163	; 0xa3
 800ba70:	e785      	b.n	800b97e <__gethex+0x12a>
 800ba72:	1e73      	subs	r3, r6, #1
 800ba74:	9a05      	ldr	r2, [sp, #20]
 800ba76:	9303      	str	r3, [sp, #12]
 800ba78:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	d019      	beq.n	800bab4 <__gethex+0x260>
 800ba80:	f1bb 0f20 	cmp.w	fp, #32
 800ba84:	d107      	bne.n	800ba96 <__gethex+0x242>
 800ba86:	9b02      	ldr	r3, [sp, #8]
 800ba88:	9a00      	ldr	r2, [sp, #0]
 800ba8a:	f843 2b04 	str.w	r2, [r3], #4
 800ba8e:	9302      	str	r3, [sp, #8]
 800ba90:	2300      	movs	r3, #0
 800ba92:	9300      	str	r3, [sp, #0]
 800ba94:	469b      	mov	fp, r3
 800ba96:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ba9a:	f7ff fec5 	bl	800b828 <__hexdig_fun>
 800ba9e:	9b00      	ldr	r3, [sp, #0]
 800baa0:	f000 000f 	and.w	r0, r0, #15
 800baa4:	fa00 f00b 	lsl.w	r0, r0, fp
 800baa8:	4303      	orrs	r3, r0
 800baaa:	9300      	str	r3, [sp, #0]
 800baac:	f10b 0b04 	add.w	fp, fp, #4
 800bab0:	9b03      	ldr	r3, [sp, #12]
 800bab2:	e00d      	b.n	800bad0 <__gethex+0x27c>
 800bab4:	9b03      	ldr	r3, [sp, #12]
 800bab6:	9a06      	ldr	r2, [sp, #24]
 800bab8:	4413      	add	r3, r2
 800baba:	42bb      	cmp	r3, r7
 800babc:	d3e0      	bcc.n	800ba80 <__gethex+0x22c>
 800babe:	4618      	mov	r0, r3
 800bac0:	9901      	ldr	r1, [sp, #4]
 800bac2:	9307      	str	r3, [sp, #28]
 800bac4:	4652      	mov	r2, sl
 800bac6:	f001 fa0f 	bl	800cee8 <strncmp>
 800baca:	9b07      	ldr	r3, [sp, #28]
 800bacc:	2800      	cmp	r0, #0
 800bace:	d1d7      	bne.n	800ba80 <__gethex+0x22c>
 800bad0:	461e      	mov	r6, r3
 800bad2:	e78b      	b.n	800b9ec <__gethex+0x198>
 800bad4:	f04f 0a03 	mov.w	sl, #3
 800bad8:	e7b8      	b.n	800ba4c <__gethex+0x1f8>
 800bada:	da0a      	bge.n	800baf2 <__gethex+0x29e>
 800badc:	1a37      	subs	r7, r6, r0
 800bade:	4621      	mov	r1, r4
 800bae0:	ee18 0a10 	vmov	r0, s16
 800bae4:	463a      	mov	r2, r7
 800bae6:	f000 fcb3 	bl	800c450 <__lshift>
 800baea:	1bed      	subs	r5, r5, r7
 800baec:	4604      	mov	r4, r0
 800baee:	f100 0914 	add.w	r9, r0, #20
 800baf2:	f04f 0a00 	mov.w	sl, #0
 800baf6:	e7ae      	b.n	800ba56 <__gethex+0x202>
 800baf8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bafc:	42a8      	cmp	r0, r5
 800bafe:	dd72      	ble.n	800bbe6 <__gethex+0x392>
 800bb00:	1b45      	subs	r5, r0, r5
 800bb02:	42ae      	cmp	r6, r5
 800bb04:	dc36      	bgt.n	800bb74 <__gethex+0x320>
 800bb06:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bb0a:	2b02      	cmp	r3, #2
 800bb0c:	d02a      	beq.n	800bb64 <__gethex+0x310>
 800bb0e:	2b03      	cmp	r3, #3
 800bb10:	d02c      	beq.n	800bb6c <__gethex+0x318>
 800bb12:	2b01      	cmp	r3, #1
 800bb14:	d11c      	bne.n	800bb50 <__gethex+0x2fc>
 800bb16:	42ae      	cmp	r6, r5
 800bb18:	d11a      	bne.n	800bb50 <__gethex+0x2fc>
 800bb1a:	2e01      	cmp	r6, #1
 800bb1c:	d112      	bne.n	800bb44 <__gethex+0x2f0>
 800bb1e:	9a04      	ldr	r2, [sp, #16]
 800bb20:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bb24:	6013      	str	r3, [r2, #0]
 800bb26:	2301      	movs	r3, #1
 800bb28:	6123      	str	r3, [r4, #16]
 800bb2a:	f8c9 3000 	str.w	r3, [r9]
 800bb2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bb30:	2762      	movs	r7, #98	; 0x62
 800bb32:	601c      	str	r4, [r3, #0]
 800bb34:	e723      	b.n	800b97e <__gethex+0x12a>
 800bb36:	bf00      	nop
 800bb38:	0800d638 	.word	0x0800d638
 800bb3c:	0800d5c0 	.word	0x0800d5c0
 800bb40:	0800d5d1 	.word	0x0800d5d1
 800bb44:	1e71      	subs	r1, r6, #1
 800bb46:	4620      	mov	r0, r4
 800bb48:	f000 fec6 	bl	800c8d8 <__any_on>
 800bb4c:	2800      	cmp	r0, #0
 800bb4e:	d1e6      	bne.n	800bb1e <__gethex+0x2ca>
 800bb50:	ee18 0a10 	vmov	r0, s16
 800bb54:	4621      	mov	r1, r4
 800bb56:	f000 fa5f 	bl	800c018 <_Bfree>
 800bb5a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	6013      	str	r3, [r2, #0]
 800bb60:	2750      	movs	r7, #80	; 0x50
 800bb62:	e70c      	b.n	800b97e <__gethex+0x12a>
 800bb64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d1f2      	bne.n	800bb50 <__gethex+0x2fc>
 800bb6a:	e7d8      	b.n	800bb1e <__gethex+0x2ca>
 800bb6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d1d5      	bne.n	800bb1e <__gethex+0x2ca>
 800bb72:	e7ed      	b.n	800bb50 <__gethex+0x2fc>
 800bb74:	1e6f      	subs	r7, r5, #1
 800bb76:	f1ba 0f00 	cmp.w	sl, #0
 800bb7a:	d131      	bne.n	800bbe0 <__gethex+0x38c>
 800bb7c:	b127      	cbz	r7, 800bb88 <__gethex+0x334>
 800bb7e:	4639      	mov	r1, r7
 800bb80:	4620      	mov	r0, r4
 800bb82:	f000 fea9 	bl	800c8d8 <__any_on>
 800bb86:	4682      	mov	sl, r0
 800bb88:	117b      	asrs	r3, r7, #5
 800bb8a:	2101      	movs	r1, #1
 800bb8c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bb90:	f007 071f 	and.w	r7, r7, #31
 800bb94:	fa01 f707 	lsl.w	r7, r1, r7
 800bb98:	421f      	tst	r7, r3
 800bb9a:	4629      	mov	r1, r5
 800bb9c:	4620      	mov	r0, r4
 800bb9e:	bf18      	it	ne
 800bba0:	f04a 0a02 	orrne.w	sl, sl, #2
 800bba4:	1b76      	subs	r6, r6, r5
 800bba6:	f7ff fded 	bl	800b784 <rshift>
 800bbaa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bbae:	2702      	movs	r7, #2
 800bbb0:	f1ba 0f00 	cmp.w	sl, #0
 800bbb4:	d048      	beq.n	800bc48 <__gethex+0x3f4>
 800bbb6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bbba:	2b02      	cmp	r3, #2
 800bbbc:	d015      	beq.n	800bbea <__gethex+0x396>
 800bbbe:	2b03      	cmp	r3, #3
 800bbc0:	d017      	beq.n	800bbf2 <__gethex+0x39e>
 800bbc2:	2b01      	cmp	r3, #1
 800bbc4:	d109      	bne.n	800bbda <__gethex+0x386>
 800bbc6:	f01a 0f02 	tst.w	sl, #2
 800bbca:	d006      	beq.n	800bbda <__gethex+0x386>
 800bbcc:	f8d9 0000 	ldr.w	r0, [r9]
 800bbd0:	ea4a 0a00 	orr.w	sl, sl, r0
 800bbd4:	f01a 0f01 	tst.w	sl, #1
 800bbd8:	d10e      	bne.n	800bbf8 <__gethex+0x3a4>
 800bbda:	f047 0710 	orr.w	r7, r7, #16
 800bbde:	e033      	b.n	800bc48 <__gethex+0x3f4>
 800bbe0:	f04f 0a01 	mov.w	sl, #1
 800bbe4:	e7d0      	b.n	800bb88 <__gethex+0x334>
 800bbe6:	2701      	movs	r7, #1
 800bbe8:	e7e2      	b.n	800bbb0 <__gethex+0x35c>
 800bbea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bbec:	f1c3 0301 	rsb	r3, r3, #1
 800bbf0:	9315      	str	r3, [sp, #84]	; 0x54
 800bbf2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d0f0      	beq.n	800bbda <__gethex+0x386>
 800bbf8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bbfc:	f104 0314 	add.w	r3, r4, #20
 800bc00:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bc04:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bc08:	f04f 0c00 	mov.w	ip, #0
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc12:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bc16:	d01c      	beq.n	800bc52 <__gethex+0x3fe>
 800bc18:	3201      	adds	r2, #1
 800bc1a:	6002      	str	r2, [r0, #0]
 800bc1c:	2f02      	cmp	r7, #2
 800bc1e:	f104 0314 	add.w	r3, r4, #20
 800bc22:	d13f      	bne.n	800bca4 <__gethex+0x450>
 800bc24:	f8d8 2000 	ldr.w	r2, [r8]
 800bc28:	3a01      	subs	r2, #1
 800bc2a:	42b2      	cmp	r2, r6
 800bc2c:	d10a      	bne.n	800bc44 <__gethex+0x3f0>
 800bc2e:	1171      	asrs	r1, r6, #5
 800bc30:	2201      	movs	r2, #1
 800bc32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bc36:	f006 061f 	and.w	r6, r6, #31
 800bc3a:	fa02 f606 	lsl.w	r6, r2, r6
 800bc3e:	421e      	tst	r6, r3
 800bc40:	bf18      	it	ne
 800bc42:	4617      	movne	r7, r2
 800bc44:	f047 0720 	orr.w	r7, r7, #32
 800bc48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bc4a:	601c      	str	r4, [r3, #0]
 800bc4c:	9b04      	ldr	r3, [sp, #16]
 800bc4e:	601d      	str	r5, [r3, #0]
 800bc50:	e695      	b.n	800b97e <__gethex+0x12a>
 800bc52:	4299      	cmp	r1, r3
 800bc54:	f843 cc04 	str.w	ip, [r3, #-4]
 800bc58:	d8d8      	bhi.n	800bc0c <__gethex+0x3b8>
 800bc5a:	68a3      	ldr	r3, [r4, #8]
 800bc5c:	459b      	cmp	fp, r3
 800bc5e:	db19      	blt.n	800bc94 <__gethex+0x440>
 800bc60:	6861      	ldr	r1, [r4, #4]
 800bc62:	ee18 0a10 	vmov	r0, s16
 800bc66:	3101      	adds	r1, #1
 800bc68:	f000 f996 	bl	800bf98 <_Balloc>
 800bc6c:	4681      	mov	r9, r0
 800bc6e:	b918      	cbnz	r0, 800bc78 <__gethex+0x424>
 800bc70:	4b1a      	ldr	r3, [pc, #104]	; (800bcdc <__gethex+0x488>)
 800bc72:	4602      	mov	r2, r0
 800bc74:	2184      	movs	r1, #132	; 0x84
 800bc76:	e6a8      	b.n	800b9ca <__gethex+0x176>
 800bc78:	6922      	ldr	r2, [r4, #16]
 800bc7a:	3202      	adds	r2, #2
 800bc7c:	f104 010c 	add.w	r1, r4, #12
 800bc80:	0092      	lsls	r2, r2, #2
 800bc82:	300c      	adds	r0, #12
 800bc84:	f7fc fefa 	bl	8008a7c <memcpy>
 800bc88:	4621      	mov	r1, r4
 800bc8a:	ee18 0a10 	vmov	r0, s16
 800bc8e:	f000 f9c3 	bl	800c018 <_Bfree>
 800bc92:	464c      	mov	r4, r9
 800bc94:	6923      	ldr	r3, [r4, #16]
 800bc96:	1c5a      	adds	r2, r3, #1
 800bc98:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bc9c:	6122      	str	r2, [r4, #16]
 800bc9e:	2201      	movs	r2, #1
 800bca0:	615a      	str	r2, [r3, #20]
 800bca2:	e7bb      	b.n	800bc1c <__gethex+0x3c8>
 800bca4:	6922      	ldr	r2, [r4, #16]
 800bca6:	455a      	cmp	r2, fp
 800bca8:	dd0b      	ble.n	800bcc2 <__gethex+0x46e>
 800bcaa:	2101      	movs	r1, #1
 800bcac:	4620      	mov	r0, r4
 800bcae:	f7ff fd69 	bl	800b784 <rshift>
 800bcb2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bcb6:	3501      	adds	r5, #1
 800bcb8:	42ab      	cmp	r3, r5
 800bcba:	f6ff aed0 	blt.w	800ba5e <__gethex+0x20a>
 800bcbe:	2701      	movs	r7, #1
 800bcc0:	e7c0      	b.n	800bc44 <__gethex+0x3f0>
 800bcc2:	f016 061f 	ands.w	r6, r6, #31
 800bcc6:	d0fa      	beq.n	800bcbe <__gethex+0x46a>
 800bcc8:	4453      	add	r3, sl
 800bcca:	f1c6 0620 	rsb	r6, r6, #32
 800bcce:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bcd2:	f000 fa53 	bl	800c17c <__hi0bits>
 800bcd6:	42b0      	cmp	r0, r6
 800bcd8:	dbe7      	blt.n	800bcaa <__gethex+0x456>
 800bcda:	e7f0      	b.n	800bcbe <__gethex+0x46a>
 800bcdc:	0800d5c0 	.word	0x0800d5c0

0800bce0 <L_shift>:
 800bce0:	f1c2 0208 	rsb	r2, r2, #8
 800bce4:	0092      	lsls	r2, r2, #2
 800bce6:	b570      	push	{r4, r5, r6, lr}
 800bce8:	f1c2 0620 	rsb	r6, r2, #32
 800bcec:	6843      	ldr	r3, [r0, #4]
 800bcee:	6804      	ldr	r4, [r0, #0]
 800bcf0:	fa03 f506 	lsl.w	r5, r3, r6
 800bcf4:	432c      	orrs	r4, r5
 800bcf6:	40d3      	lsrs	r3, r2
 800bcf8:	6004      	str	r4, [r0, #0]
 800bcfa:	f840 3f04 	str.w	r3, [r0, #4]!
 800bcfe:	4288      	cmp	r0, r1
 800bd00:	d3f4      	bcc.n	800bcec <L_shift+0xc>
 800bd02:	bd70      	pop	{r4, r5, r6, pc}

0800bd04 <__match>:
 800bd04:	b530      	push	{r4, r5, lr}
 800bd06:	6803      	ldr	r3, [r0, #0]
 800bd08:	3301      	adds	r3, #1
 800bd0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd0e:	b914      	cbnz	r4, 800bd16 <__match+0x12>
 800bd10:	6003      	str	r3, [r0, #0]
 800bd12:	2001      	movs	r0, #1
 800bd14:	bd30      	pop	{r4, r5, pc}
 800bd16:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd1a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bd1e:	2d19      	cmp	r5, #25
 800bd20:	bf98      	it	ls
 800bd22:	3220      	addls	r2, #32
 800bd24:	42a2      	cmp	r2, r4
 800bd26:	d0f0      	beq.n	800bd0a <__match+0x6>
 800bd28:	2000      	movs	r0, #0
 800bd2a:	e7f3      	b.n	800bd14 <__match+0x10>

0800bd2c <__hexnan>:
 800bd2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd30:	680b      	ldr	r3, [r1, #0]
 800bd32:	115e      	asrs	r6, r3, #5
 800bd34:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bd38:	f013 031f 	ands.w	r3, r3, #31
 800bd3c:	b087      	sub	sp, #28
 800bd3e:	bf18      	it	ne
 800bd40:	3604      	addne	r6, #4
 800bd42:	2500      	movs	r5, #0
 800bd44:	1f37      	subs	r7, r6, #4
 800bd46:	4690      	mov	r8, r2
 800bd48:	6802      	ldr	r2, [r0, #0]
 800bd4a:	9301      	str	r3, [sp, #4]
 800bd4c:	4682      	mov	sl, r0
 800bd4e:	f846 5c04 	str.w	r5, [r6, #-4]
 800bd52:	46b9      	mov	r9, r7
 800bd54:	463c      	mov	r4, r7
 800bd56:	9502      	str	r5, [sp, #8]
 800bd58:	46ab      	mov	fp, r5
 800bd5a:	7851      	ldrb	r1, [r2, #1]
 800bd5c:	1c53      	adds	r3, r2, #1
 800bd5e:	9303      	str	r3, [sp, #12]
 800bd60:	b341      	cbz	r1, 800bdb4 <__hexnan+0x88>
 800bd62:	4608      	mov	r0, r1
 800bd64:	9205      	str	r2, [sp, #20]
 800bd66:	9104      	str	r1, [sp, #16]
 800bd68:	f7ff fd5e 	bl	800b828 <__hexdig_fun>
 800bd6c:	2800      	cmp	r0, #0
 800bd6e:	d14f      	bne.n	800be10 <__hexnan+0xe4>
 800bd70:	9904      	ldr	r1, [sp, #16]
 800bd72:	9a05      	ldr	r2, [sp, #20]
 800bd74:	2920      	cmp	r1, #32
 800bd76:	d818      	bhi.n	800bdaa <__hexnan+0x7e>
 800bd78:	9b02      	ldr	r3, [sp, #8]
 800bd7a:	459b      	cmp	fp, r3
 800bd7c:	dd13      	ble.n	800bda6 <__hexnan+0x7a>
 800bd7e:	454c      	cmp	r4, r9
 800bd80:	d206      	bcs.n	800bd90 <__hexnan+0x64>
 800bd82:	2d07      	cmp	r5, #7
 800bd84:	dc04      	bgt.n	800bd90 <__hexnan+0x64>
 800bd86:	462a      	mov	r2, r5
 800bd88:	4649      	mov	r1, r9
 800bd8a:	4620      	mov	r0, r4
 800bd8c:	f7ff ffa8 	bl	800bce0 <L_shift>
 800bd90:	4544      	cmp	r4, r8
 800bd92:	d950      	bls.n	800be36 <__hexnan+0x10a>
 800bd94:	2300      	movs	r3, #0
 800bd96:	f1a4 0904 	sub.w	r9, r4, #4
 800bd9a:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd9e:	f8cd b008 	str.w	fp, [sp, #8]
 800bda2:	464c      	mov	r4, r9
 800bda4:	461d      	mov	r5, r3
 800bda6:	9a03      	ldr	r2, [sp, #12]
 800bda8:	e7d7      	b.n	800bd5a <__hexnan+0x2e>
 800bdaa:	2929      	cmp	r1, #41	; 0x29
 800bdac:	d156      	bne.n	800be5c <__hexnan+0x130>
 800bdae:	3202      	adds	r2, #2
 800bdb0:	f8ca 2000 	str.w	r2, [sl]
 800bdb4:	f1bb 0f00 	cmp.w	fp, #0
 800bdb8:	d050      	beq.n	800be5c <__hexnan+0x130>
 800bdba:	454c      	cmp	r4, r9
 800bdbc:	d206      	bcs.n	800bdcc <__hexnan+0xa0>
 800bdbe:	2d07      	cmp	r5, #7
 800bdc0:	dc04      	bgt.n	800bdcc <__hexnan+0xa0>
 800bdc2:	462a      	mov	r2, r5
 800bdc4:	4649      	mov	r1, r9
 800bdc6:	4620      	mov	r0, r4
 800bdc8:	f7ff ff8a 	bl	800bce0 <L_shift>
 800bdcc:	4544      	cmp	r4, r8
 800bdce:	d934      	bls.n	800be3a <__hexnan+0x10e>
 800bdd0:	f1a8 0204 	sub.w	r2, r8, #4
 800bdd4:	4623      	mov	r3, r4
 800bdd6:	f853 1b04 	ldr.w	r1, [r3], #4
 800bdda:	f842 1f04 	str.w	r1, [r2, #4]!
 800bdde:	429f      	cmp	r7, r3
 800bde0:	d2f9      	bcs.n	800bdd6 <__hexnan+0xaa>
 800bde2:	1b3b      	subs	r3, r7, r4
 800bde4:	f023 0303 	bic.w	r3, r3, #3
 800bde8:	3304      	adds	r3, #4
 800bdea:	3401      	adds	r4, #1
 800bdec:	3e03      	subs	r6, #3
 800bdee:	42b4      	cmp	r4, r6
 800bdf0:	bf88      	it	hi
 800bdf2:	2304      	movhi	r3, #4
 800bdf4:	4443      	add	r3, r8
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	f843 2b04 	str.w	r2, [r3], #4
 800bdfc:	429f      	cmp	r7, r3
 800bdfe:	d2fb      	bcs.n	800bdf8 <__hexnan+0xcc>
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	b91b      	cbnz	r3, 800be0c <__hexnan+0xe0>
 800be04:	4547      	cmp	r7, r8
 800be06:	d127      	bne.n	800be58 <__hexnan+0x12c>
 800be08:	2301      	movs	r3, #1
 800be0a:	603b      	str	r3, [r7, #0]
 800be0c:	2005      	movs	r0, #5
 800be0e:	e026      	b.n	800be5e <__hexnan+0x132>
 800be10:	3501      	adds	r5, #1
 800be12:	2d08      	cmp	r5, #8
 800be14:	f10b 0b01 	add.w	fp, fp, #1
 800be18:	dd06      	ble.n	800be28 <__hexnan+0xfc>
 800be1a:	4544      	cmp	r4, r8
 800be1c:	d9c3      	bls.n	800bda6 <__hexnan+0x7a>
 800be1e:	2300      	movs	r3, #0
 800be20:	f844 3c04 	str.w	r3, [r4, #-4]
 800be24:	2501      	movs	r5, #1
 800be26:	3c04      	subs	r4, #4
 800be28:	6822      	ldr	r2, [r4, #0]
 800be2a:	f000 000f 	and.w	r0, r0, #15
 800be2e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800be32:	6022      	str	r2, [r4, #0]
 800be34:	e7b7      	b.n	800bda6 <__hexnan+0x7a>
 800be36:	2508      	movs	r5, #8
 800be38:	e7b5      	b.n	800bda6 <__hexnan+0x7a>
 800be3a:	9b01      	ldr	r3, [sp, #4]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d0df      	beq.n	800be00 <__hexnan+0xd4>
 800be40:	f04f 32ff 	mov.w	r2, #4294967295
 800be44:	f1c3 0320 	rsb	r3, r3, #32
 800be48:	fa22 f303 	lsr.w	r3, r2, r3
 800be4c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800be50:	401a      	ands	r2, r3
 800be52:	f846 2c04 	str.w	r2, [r6, #-4]
 800be56:	e7d3      	b.n	800be00 <__hexnan+0xd4>
 800be58:	3f04      	subs	r7, #4
 800be5a:	e7d1      	b.n	800be00 <__hexnan+0xd4>
 800be5c:	2004      	movs	r0, #4
 800be5e:	b007      	add	sp, #28
 800be60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800be64 <_localeconv_r>:
 800be64:	4800      	ldr	r0, [pc, #0]	; (800be68 <_localeconv_r+0x4>)
 800be66:	4770      	bx	lr
 800be68:	20000168 	.word	0x20000168

0800be6c <_lseek_r>:
 800be6c:	b538      	push	{r3, r4, r5, lr}
 800be6e:	4d07      	ldr	r5, [pc, #28]	; (800be8c <_lseek_r+0x20>)
 800be70:	4604      	mov	r4, r0
 800be72:	4608      	mov	r0, r1
 800be74:	4611      	mov	r1, r2
 800be76:	2200      	movs	r2, #0
 800be78:	602a      	str	r2, [r5, #0]
 800be7a:	461a      	mov	r2, r3
 800be7c:	f7f6 fd86 	bl	800298c <_lseek>
 800be80:	1c43      	adds	r3, r0, #1
 800be82:	d102      	bne.n	800be8a <_lseek_r+0x1e>
 800be84:	682b      	ldr	r3, [r5, #0]
 800be86:	b103      	cbz	r3, 800be8a <_lseek_r+0x1e>
 800be88:	6023      	str	r3, [r4, #0]
 800be8a:	bd38      	pop	{r3, r4, r5, pc}
 800be8c:	2000cf50 	.word	0x2000cf50

0800be90 <__swhatbuf_r>:
 800be90:	b570      	push	{r4, r5, r6, lr}
 800be92:	460e      	mov	r6, r1
 800be94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be98:	2900      	cmp	r1, #0
 800be9a:	b096      	sub	sp, #88	; 0x58
 800be9c:	4614      	mov	r4, r2
 800be9e:	461d      	mov	r5, r3
 800bea0:	da08      	bge.n	800beb4 <__swhatbuf_r+0x24>
 800bea2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bea6:	2200      	movs	r2, #0
 800bea8:	602a      	str	r2, [r5, #0]
 800beaa:	061a      	lsls	r2, r3, #24
 800beac:	d410      	bmi.n	800bed0 <__swhatbuf_r+0x40>
 800beae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800beb2:	e00e      	b.n	800bed2 <__swhatbuf_r+0x42>
 800beb4:	466a      	mov	r2, sp
 800beb6:	f001 f869 	bl	800cf8c <_fstat_r>
 800beba:	2800      	cmp	r0, #0
 800bebc:	dbf1      	blt.n	800bea2 <__swhatbuf_r+0x12>
 800bebe:	9a01      	ldr	r2, [sp, #4]
 800bec0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bec4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bec8:	425a      	negs	r2, r3
 800beca:	415a      	adcs	r2, r3
 800becc:	602a      	str	r2, [r5, #0]
 800bece:	e7ee      	b.n	800beae <__swhatbuf_r+0x1e>
 800bed0:	2340      	movs	r3, #64	; 0x40
 800bed2:	2000      	movs	r0, #0
 800bed4:	6023      	str	r3, [r4, #0]
 800bed6:	b016      	add	sp, #88	; 0x58
 800bed8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bedc <__smakebuf_r>:
 800bedc:	898b      	ldrh	r3, [r1, #12]
 800bede:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bee0:	079d      	lsls	r5, r3, #30
 800bee2:	4606      	mov	r6, r0
 800bee4:	460c      	mov	r4, r1
 800bee6:	d507      	bpl.n	800bef8 <__smakebuf_r+0x1c>
 800bee8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800beec:	6023      	str	r3, [r4, #0]
 800beee:	6123      	str	r3, [r4, #16]
 800bef0:	2301      	movs	r3, #1
 800bef2:	6163      	str	r3, [r4, #20]
 800bef4:	b002      	add	sp, #8
 800bef6:	bd70      	pop	{r4, r5, r6, pc}
 800bef8:	ab01      	add	r3, sp, #4
 800befa:	466a      	mov	r2, sp
 800befc:	f7ff ffc8 	bl	800be90 <__swhatbuf_r>
 800bf00:	9900      	ldr	r1, [sp, #0]
 800bf02:	4605      	mov	r5, r0
 800bf04:	4630      	mov	r0, r6
 800bf06:	f7fc fe3b 	bl	8008b80 <_malloc_r>
 800bf0a:	b948      	cbnz	r0, 800bf20 <__smakebuf_r+0x44>
 800bf0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf10:	059a      	lsls	r2, r3, #22
 800bf12:	d4ef      	bmi.n	800bef4 <__smakebuf_r+0x18>
 800bf14:	f023 0303 	bic.w	r3, r3, #3
 800bf18:	f043 0302 	orr.w	r3, r3, #2
 800bf1c:	81a3      	strh	r3, [r4, #12]
 800bf1e:	e7e3      	b.n	800bee8 <__smakebuf_r+0xc>
 800bf20:	4b0d      	ldr	r3, [pc, #52]	; (800bf58 <__smakebuf_r+0x7c>)
 800bf22:	62b3      	str	r3, [r6, #40]	; 0x28
 800bf24:	89a3      	ldrh	r3, [r4, #12]
 800bf26:	6020      	str	r0, [r4, #0]
 800bf28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf2c:	81a3      	strh	r3, [r4, #12]
 800bf2e:	9b00      	ldr	r3, [sp, #0]
 800bf30:	6163      	str	r3, [r4, #20]
 800bf32:	9b01      	ldr	r3, [sp, #4]
 800bf34:	6120      	str	r0, [r4, #16]
 800bf36:	b15b      	cbz	r3, 800bf50 <__smakebuf_r+0x74>
 800bf38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf3c:	4630      	mov	r0, r6
 800bf3e:	f001 f837 	bl	800cfb0 <_isatty_r>
 800bf42:	b128      	cbz	r0, 800bf50 <__smakebuf_r+0x74>
 800bf44:	89a3      	ldrh	r3, [r4, #12]
 800bf46:	f023 0303 	bic.w	r3, r3, #3
 800bf4a:	f043 0301 	orr.w	r3, r3, #1
 800bf4e:	81a3      	strh	r3, [r4, #12]
 800bf50:	89a0      	ldrh	r0, [r4, #12]
 800bf52:	4305      	orrs	r5, r0
 800bf54:	81a5      	strh	r5, [r4, #12]
 800bf56:	e7cd      	b.n	800bef4 <__smakebuf_r+0x18>
 800bf58:	08008869 	.word	0x08008869

0800bf5c <__ascii_mbtowc>:
 800bf5c:	b082      	sub	sp, #8
 800bf5e:	b901      	cbnz	r1, 800bf62 <__ascii_mbtowc+0x6>
 800bf60:	a901      	add	r1, sp, #4
 800bf62:	b142      	cbz	r2, 800bf76 <__ascii_mbtowc+0x1a>
 800bf64:	b14b      	cbz	r3, 800bf7a <__ascii_mbtowc+0x1e>
 800bf66:	7813      	ldrb	r3, [r2, #0]
 800bf68:	600b      	str	r3, [r1, #0]
 800bf6a:	7812      	ldrb	r2, [r2, #0]
 800bf6c:	1e10      	subs	r0, r2, #0
 800bf6e:	bf18      	it	ne
 800bf70:	2001      	movne	r0, #1
 800bf72:	b002      	add	sp, #8
 800bf74:	4770      	bx	lr
 800bf76:	4610      	mov	r0, r2
 800bf78:	e7fb      	b.n	800bf72 <__ascii_mbtowc+0x16>
 800bf7a:	f06f 0001 	mvn.w	r0, #1
 800bf7e:	e7f8      	b.n	800bf72 <__ascii_mbtowc+0x16>

0800bf80 <__malloc_lock>:
 800bf80:	4801      	ldr	r0, [pc, #4]	; (800bf88 <__malloc_lock+0x8>)
 800bf82:	f7fc bd68 	b.w	8008a56 <__retarget_lock_acquire_recursive>
 800bf86:	bf00      	nop
 800bf88:	2000cf44 	.word	0x2000cf44

0800bf8c <__malloc_unlock>:
 800bf8c:	4801      	ldr	r0, [pc, #4]	; (800bf94 <__malloc_unlock+0x8>)
 800bf8e:	f7fc bd63 	b.w	8008a58 <__retarget_lock_release_recursive>
 800bf92:	bf00      	nop
 800bf94:	2000cf44 	.word	0x2000cf44

0800bf98 <_Balloc>:
 800bf98:	b570      	push	{r4, r5, r6, lr}
 800bf9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bf9c:	4604      	mov	r4, r0
 800bf9e:	460d      	mov	r5, r1
 800bfa0:	b976      	cbnz	r6, 800bfc0 <_Balloc+0x28>
 800bfa2:	2010      	movs	r0, #16
 800bfa4:	f7fc fd5a 	bl	8008a5c <malloc>
 800bfa8:	4602      	mov	r2, r0
 800bfaa:	6260      	str	r0, [r4, #36]	; 0x24
 800bfac:	b920      	cbnz	r0, 800bfb8 <_Balloc+0x20>
 800bfae:	4b18      	ldr	r3, [pc, #96]	; (800c010 <_Balloc+0x78>)
 800bfb0:	4818      	ldr	r0, [pc, #96]	; (800c014 <_Balloc+0x7c>)
 800bfb2:	2166      	movs	r1, #102	; 0x66
 800bfb4:	f000 ffba 	bl	800cf2c <__assert_func>
 800bfb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bfbc:	6006      	str	r6, [r0, #0]
 800bfbe:	60c6      	str	r6, [r0, #12]
 800bfc0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bfc2:	68f3      	ldr	r3, [r6, #12]
 800bfc4:	b183      	cbz	r3, 800bfe8 <_Balloc+0x50>
 800bfc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bfc8:	68db      	ldr	r3, [r3, #12]
 800bfca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bfce:	b9b8      	cbnz	r0, 800c000 <_Balloc+0x68>
 800bfd0:	2101      	movs	r1, #1
 800bfd2:	fa01 f605 	lsl.w	r6, r1, r5
 800bfd6:	1d72      	adds	r2, r6, #5
 800bfd8:	0092      	lsls	r2, r2, #2
 800bfda:	4620      	mov	r0, r4
 800bfdc:	f000 fc9d 	bl	800c91a <_calloc_r>
 800bfe0:	b160      	cbz	r0, 800bffc <_Balloc+0x64>
 800bfe2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bfe6:	e00e      	b.n	800c006 <_Balloc+0x6e>
 800bfe8:	2221      	movs	r2, #33	; 0x21
 800bfea:	2104      	movs	r1, #4
 800bfec:	4620      	mov	r0, r4
 800bfee:	f000 fc94 	bl	800c91a <_calloc_r>
 800bff2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bff4:	60f0      	str	r0, [r6, #12]
 800bff6:	68db      	ldr	r3, [r3, #12]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d1e4      	bne.n	800bfc6 <_Balloc+0x2e>
 800bffc:	2000      	movs	r0, #0
 800bffe:	bd70      	pop	{r4, r5, r6, pc}
 800c000:	6802      	ldr	r2, [r0, #0]
 800c002:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c006:	2300      	movs	r3, #0
 800c008:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c00c:	e7f7      	b.n	800bffe <_Balloc+0x66>
 800c00e:	bf00      	nop
 800c010:	0800d54e 	.word	0x0800d54e
 800c014:	0800d64c 	.word	0x0800d64c

0800c018 <_Bfree>:
 800c018:	b570      	push	{r4, r5, r6, lr}
 800c01a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c01c:	4605      	mov	r5, r0
 800c01e:	460c      	mov	r4, r1
 800c020:	b976      	cbnz	r6, 800c040 <_Bfree+0x28>
 800c022:	2010      	movs	r0, #16
 800c024:	f7fc fd1a 	bl	8008a5c <malloc>
 800c028:	4602      	mov	r2, r0
 800c02a:	6268      	str	r0, [r5, #36]	; 0x24
 800c02c:	b920      	cbnz	r0, 800c038 <_Bfree+0x20>
 800c02e:	4b09      	ldr	r3, [pc, #36]	; (800c054 <_Bfree+0x3c>)
 800c030:	4809      	ldr	r0, [pc, #36]	; (800c058 <_Bfree+0x40>)
 800c032:	218a      	movs	r1, #138	; 0x8a
 800c034:	f000 ff7a 	bl	800cf2c <__assert_func>
 800c038:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c03c:	6006      	str	r6, [r0, #0]
 800c03e:	60c6      	str	r6, [r0, #12]
 800c040:	b13c      	cbz	r4, 800c052 <_Bfree+0x3a>
 800c042:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c044:	6862      	ldr	r2, [r4, #4]
 800c046:	68db      	ldr	r3, [r3, #12]
 800c048:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c04c:	6021      	str	r1, [r4, #0]
 800c04e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c052:	bd70      	pop	{r4, r5, r6, pc}
 800c054:	0800d54e 	.word	0x0800d54e
 800c058:	0800d64c 	.word	0x0800d64c

0800c05c <__multadd>:
 800c05c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c060:	690d      	ldr	r5, [r1, #16]
 800c062:	4607      	mov	r7, r0
 800c064:	460c      	mov	r4, r1
 800c066:	461e      	mov	r6, r3
 800c068:	f101 0c14 	add.w	ip, r1, #20
 800c06c:	2000      	movs	r0, #0
 800c06e:	f8dc 3000 	ldr.w	r3, [ip]
 800c072:	b299      	uxth	r1, r3
 800c074:	fb02 6101 	mla	r1, r2, r1, r6
 800c078:	0c1e      	lsrs	r6, r3, #16
 800c07a:	0c0b      	lsrs	r3, r1, #16
 800c07c:	fb02 3306 	mla	r3, r2, r6, r3
 800c080:	b289      	uxth	r1, r1
 800c082:	3001      	adds	r0, #1
 800c084:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c088:	4285      	cmp	r5, r0
 800c08a:	f84c 1b04 	str.w	r1, [ip], #4
 800c08e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c092:	dcec      	bgt.n	800c06e <__multadd+0x12>
 800c094:	b30e      	cbz	r6, 800c0da <__multadd+0x7e>
 800c096:	68a3      	ldr	r3, [r4, #8]
 800c098:	42ab      	cmp	r3, r5
 800c09a:	dc19      	bgt.n	800c0d0 <__multadd+0x74>
 800c09c:	6861      	ldr	r1, [r4, #4]
 800c09e:	4638      	mov	r0, r7
 800c0a0:	3101      	adds	r1, #1
 800c0a2:	f7ff ff79 	bl	800bf98 <_Balloc>
 800c0a6:	4680      	mov	r8, r0
 800c0a8:	b928      	cbnz	r0, 800c0b6 <__multadd+0x5a>
 800c0aa:	4602      	mov	r2, r0
 800c0ac:	4b0c      	ldr	r3, [pc, #48]	; (800c0e0 <__multadd+0x84>)
 800c0ae:	480d      	ldr	r0, [pc, #52]	; (800c0e4 <__multadd+0x88>)
 800c0b0:	21b5      	movs	r1, #181	; 0xb5
 800c0b2:	f000 ff3b 	bl	800cf2c <__assert_func>
 800c0b6:	6922      	ldr	r2, [r4, #16]
 800c0b8:	3202      	adds	r2, #2
 800c0ba:	f104 010c 	add.w	r1, r4, #12
 800c0be:	0092      	lsls	r2, r2, #2
 800c0c0:	300c      	adds	r0, #12
 800c0c2:	f7fc fcdb 	bl	8008a7c <memcpy>
 800c0c6:	4621      	mov	r1, r4
 800c0c8:	4638      	mov	r0, r7
 800c0ca:	f7ff ffa5 	bl	800c018 <_Bfree>
 800c0ce:	4644      	mov	r4, r8
 800c0d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c0d4:	3501      	adds	r5, #1
 800c0d6:	615e      	str	r6, [r3, #20]
 800c0d8:	6125      	str	r5, [r4, #16]
 800c0da:	4620      	mov	r0, r4
 800c0dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0e0:	0800d5c0 	.word	0x0800d5c0
 800c0e4:	0800d64c 	.word	0x0800d64c

0800c0e8 <__s2b>:
 800c0e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0ec:	460c      	mov	r4, r1
 800c0ee:	4615      	mov	r5, r2
 800c0f0:	461f      	mov	r7, r3
 800c0f2:	2209      	movs	r2, #9
 800c0f4:	3308      	adds	r3, #8
 800c0f6:	4606      	mov	r6, r0
 800c0f8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c0fc:	2100      	movs	r1, #0
 800c0fe:	2201      	movs	r2, #1
 800c100:	429a      	cmp	r2, r3
 800c102:	db09      	blt.n	800c118 <__s2b+0x30>
 800c104:	4630      	mov	r0, r6
 800c106:	f7ff ff47 	bl	800bf98 <_Balloc>
 800c10a:	b940      	cbnz	r0, 800c11e <__s2b+0x36>
 800c10c:	4602      	mov	r2, r0
 800c10e:	4b19      	ldr	r3, [pc, #100]	; (800c174 <__s2b+0x8c>)
 800c110:	4819      	ldr	r0, [pc, #100]	; (800c178 <__s2b+0x90>)
 800c112:	21ce      	movs	r1, #206	; 0xce
 800c114:	f000 ff0a 	bl	800cf2c <__assert_func>
 800c118:	0052      	lsls	r2, r2, #1
 800c11a:	3101      	adds	r1, #1
 800c11c:	e7f0      	b.n	800c100 <__s2b+0x18>
 800c11e:	9b08      	ldr	r3, [sp, #32]
 800c120:	6143      	str	r3, [r0, #20]
 800c122:	2d09      	cmp	r5, #9
 800c124:	f04f 0301 	mov.w	r3, #1
 800c128:	6103      	str	r3, [r0, #16]
 800c12a:	dd16      	ble.n	800c15a <__s2b+0x72>
 800c12c:	f104 0909 	add.w	r9, r4, #9
 800c130:	46c8      	mov	r8, r9
 800c132:	442c      	add	r4, r5
 800c134:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c138:	4601      	mov	r1, r0
 800c13a:	3b30      	subs	r3, #48	; 0x30
 800c13c:	220a      	movs	r2, #10
 800c13e:	4630      	mov	r0, r6
 800c140:	f7ff ff8c 	bl	800c05c <__multadd>
 800c144:	45a0      	cmp	r8, r4
 800c146:	d1f5      	bne.n	800c134 <__s2b+0x4c>
 800c148:	f1a5 0408 	sub.w	r4, r5, #8
 800c14c:	444c      	add	r4, r9
 800c14e:	1b2d      	subs	r5, r5, r4
 800c150:	1963      	adds	r3, r4, r5
 800c152:	42bb      	cmp	r3, r7
 800c154:	db04      	blt.n	800c160 <__s2b+0x78>
 800c156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c15a:	340a      	adds	r4, #10
 800c15c:	2509      	movs	r5, #9
 800c15e:	e7f6      	b.n	800c14e <__s2b+0x66>
 800c160:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c164:	4601      	mov	r1, r0
 800c166:	3b30      	subs	r3, #48	; 0x30
 800c168:	220a      	movs	r2, #10
 800c16a:	4630      	mov	r0, r6
 800c16c:	f7ff ff76 	bl	800c05c <__multadd>
 800c170:	e7ee      	b.n	800c150 <__s2b+0x68>
 800c172:	bf00      	nop
 800c174:	0800d5c0 	.word	0x0800d5c0
 800c178:	0800d64c 	.word	0x0800d64c

0800c17c <__hi0bits>:
 800c17c:	0c03      	lsrs	r3, r0, #16
 800c17e:	041b      	lsls	r3, r3, #16
 800c180:	b9d3      	cbnz	r3, 800c1b8 <__hi0bits+0x3c>
 800c182:	0400      	lsls	r0, r0, #16
 800c184:	2310      	movs	r3, #16
 800c186:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c18a:	bf04      	itt	eq
 800c18c:	0200      	lsleq	r0, r0, #8
 800c18e:	3308      	addeq	r3, #8
 800c190:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c194:	bf04      	itt	eq
 800c196:	0100      	lsleq	r0, r0, #4
 800c198:	3304      	addeq	r3, #4
 800c19a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c19e:	bf04      	itt	eq
 800c1a0:	0080      	lsleq	r0, r0, #2
 800c1a2:	3302      	addeq	r3, #2
 800c1a4:	2800      	cmp	r0, #0
 800c1a6:	db05      	blt.n	800c1b4 <__hi0bits+0x38>
 800c1a8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c1ac:	f103 0301 	add.w	r3, r3, #1
 800c1b0:	bf08      	it	eq
 800c1b2:	2320      	moveq	r3, #32
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	4770      	bx	lr
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	e7e4      	b.n	800c186 <__hi0bits+0xa>

0800c1bc <__lo0bits>:
 800c1bc:	6803      	ldr	r3, [r0, #0]
 800c1be:	f013 0207 	ands.w	r2, r3, #7
 800c1c2:	4601      	mov	r1, r0
 800c1c4:	d00b      	beq.n	800c1de <__lo0bits+0x22>
 800c1c6:	07da      	lsls	r2, r3, #31
 800c1c8:	d423      	bmi.n	800c212 <__lo0bits+0x56>
 800c1ca:	0798      	lsls	r0, r3, #30
 800c1cc:	bf49      	itett	mi
 800c1ce:	085b      	lsrmi	r3, r3, #1
 800c1d0:	089b      	lsrpl	r3, r3, #2
 800c1d2:	2001      	movmi	r0, #1
 800c1d4:	600b      	strmi	r3, [r1, #0]
 800c1d6:	bf5c      	itt	pl
 800c1d8:	600b      	strpl	r3, [r1, #0]
 800c1da:	2002      	movpl	r0, #2
 800c1dc:	4770      	bx	lr
 800c1de:	b298      	uxth	r0, r3
 800c1e0:	b9a8      	cbnz	r0, 800c20e <__lo0bits+0x52>
 800c1e2:	0c1b      	lsrs	r3, r3, #16
 800c1e4:	2010      	movs	r0, #16
 800c1e6:	b2da      	uxtb	r2, r3
 800c1e8:	b90a      	cbnz	r2, 800c1ee <__lo0bits+0x32>
 800c1ea:	3008      	adds	r0, #8
 800c1ec:	0a1b      	lsrs	r3, r3, #8
 800c1ee:	071a      	lsls	r2, r3, #28
 800c1f0:	bf04      	itt	eq
 800c1f2:	091b      	lsreq	r3, r3, #4
 800c1f4:	3004      	addeq	r0, #4
 800c1f6:	079a      	lsls	r2, r3, #30
 800c1f8:	bf04      	itt	eq
 800c1fa:	089b      	lsreq	r3, r3, #2
 800c1fc:	3002      	addeq	r0, #2
 800c1fe:	07da      	lsls	r2, r3, #31
 800c200:	d403      	bmi.n	800c20a <__lo0bits+0x4e>
 800c202:	085b      	lsrs	r3, r3, #1
 800c204:	f100 0001 	add.w	r0, r0, #1
 800c208:	d005      	beq.n	800c216 <__lo0bits+0x5a>
 800c20a:	600b      	str	r3, [r1, #0]
 800c20c:	4770      	bx	lr
 800c20e:	4610      	mov	r0, r2
 800c210:	e7e9      	b.n	800c1e6 <__lo0bits+0x2a>
 800c212:	2000      	movs	r0, #0
 800c214:	4770      	bx	lr
 800c216:	2020      	movs	r0, #32
 800c218:	4770      	bx	lr
	...

0800c21c <__i2b>:
 800c21c:	b510      	push	{r4, lr}
 800c21e:	460c      	mov	r4, r1
 800c220:	2101      	movs	r1, #1
 800c222:	f7ff feb9 	bl	800bf98 <_Balloc>
 800c226:	4602      	mov	r2, r0
 800c228:	b928      	cbnz	r0, 800c236 <__i2b+0x1a>
 800c22a:	4b05      	ldr	r3, [pc, #20]	; (800c240 <__i2b+0x24>)
 800c22c:	4805      	ldr	r0, [pc, #20]	; (800c244 <__i2b+0x28>)
 800c22e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c232:	f000 fe7b 	bl	800cf2c <__assert_func>
 800c236:	2301      	movs	r3, #1
 800c238:	6144      	str	r4, [r0, #20]
 800c23a:	6103      	str	r3, [r0, #16]
 800c23c:	bd10      	pop	{r4, pc}
 800c23e:	bf00      	nop
 800c240:	0800d5c0 	.word	0x0800d5c0
 800c244:	0800d64c 	.word	0x0800d64c

0800c248 <__multiply>:
 800c248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c24c:	4691      	mov	r9, r2
 800c24e:	690a      	ldr	r2, [r1, #16]
 800c250:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c254:	429a      	cmp	r2, r3
 800c256:	bfb8      	it	lt
 800c258:	460b      	movlt	r3, r1
 800c25a:	460c      	mov	r4, r1
 800c25c:	bfbc      	itt	lt
 800c25e:	464c      	movlt	r4, r9
 800c260:	4699      	movlt	r9, r3
 800c262:	6927      	ldr	r7, [r4, #16]
 800c264:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c268:	68a3      	ldr	r3, [r4, #8]
 800c26a:	6861      	ldr	r1, [r4, #4]
 800c26c:	eb07 060a 	add.w	r6, r7, sl
 800c270:	42b3      	cmp	r3, r6
 800c272:	b085      	sub	sp, #20
 800c274:	bfb8      	it	lt
 800c276:	3101      	addlt	r1, #1
 800c278:	f7ff fe8e 	bl	800bf98 <_Balloc>
 800c27c:	b930      	cbnz	r0, 800c28c <__multiply+0x44>
 800c27e:	4602      	mov	r2, r0
 800c280:	4b44      	ldr	r3, [pc, #272]	; (800c394 <__multiply+0x14c>)
 800c282:	4845      	ldr	r0, [pc, #276]	; (800c398 <__multiply+0x150>)
 800c284:	f240 115d 	movw	r1, #349	; 0x15d
 800c288:	f000 fe50 	bl	800cf2c <__assert_func>
 800c28c:	f100 0514 	add.w	r5, r0, #20
 800c290:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c294:	462b      	mov	r3, r5
 800c296:	2200      	movs	r2, #0
 800c298:	4543      	cmp	r3, r8
 800c29a:	d321      	bcc.n	800c2e0 <__multiply+0x98>
 800c29c:	f104 0314 	add.w	r3, r4, #20
 800c2a0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c2a4:	f109 0314 	add.w	r3, r9, #20
 800c2a8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c2ac:	9202      	str	r2, [sp, #8]
 800c2ae:	1b3a      	subs	r2, r7, r4
 800c2b0:	3a15      	subs	r2, #21
 800c2b2:	f022 0203 	bic.w	r2, r2, #3
 800c2b6:	3204      	adds	r2, #4
 800c2b8:	f104 0115 	add.w	r1, r4, #21
 800c2bc:	428f      	cmp	r7, r1
 800c2be:	bf38      	it	cc
 800c2c0:	2204      	movcc	r2, #4
 800c2c2:	9201      	str	r2, [sp, #4]
 800c2c4:	9a02      	ldr	r2, [sp, #8]
 800c2c6:	9303      	str	r3, [sp, #12]
 800c2c8:	429a      	cmp	r2, r3
 800c2ca:	d80c      	bhi.n	800c2e6 <__multiply+0x9e>
 800c2cc:	2e00      	cmp	r6, #0
 800c2ce:	dd03      	ble.n	800c2d8 <__multiply+0x90>
 800c2d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d05a      	beq.n	800c38e <__multiply+0x146>
 800c2d8:	6106      	str	r6, [r0, #16]
 800c2da:	b005      	add	sp, #20
 800c2dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2e0:	f843 2b04 	str.w	r2, [r3], #4
 800c2e4:	e7d8      	b.n	800c298 <__multiply+0x50>
 800c2e6:	f8b3 a000 	ldrh.w	sl, [r3]
 800c2ea:	f1ba 0f00 	cmp.w	sl, #0
 800c2ee:	d024      	beq.n	800c33a <__multiply+0xf2>
 800c2f0:	f104 0e14 	add.w	lr, r4, #20
 800c2f4:	46a9      	mov	r9, r5
 800c2f6:	f04f 0c00 	mov.w	ip, #0
 800c2fa:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c2fe:	f8d9 1000 	ldr.w	r1, [r9]
 800c302:	fa1f fb82 	uxth.w	fp, r2
 800c306:	b289      	uxth	r1, r1
 800c308:	fb0a 110b 	mla	r1, sl, fp, r1
 800c30c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c310:	f8d9 2000 	ldr.w	r2, [r9]
 800c314:	4461      	add	r1, ip
 800c316:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c31a:	fb0a c20b 	mla	r2, sl, fp, ip
 800c31e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c322:	b289      	uxth	r1, r1
 800c324:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c328:	4577      	cmp	r7, lr
 800c32a:	f849 1b04 	str.w	r1, [r9], #4
 800c32e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c332:	d8e2      	bhi.n	800c2fa <__multiply+0xb2>
 800c334:	9a01      	ldr	r2, [sp, #4]
 800c336:	f845 c002 	str.w	ip, [r5, r2]
 800c33a:	9a03      	ldr	r2, [sp, #12]
 800c33c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c340:	3304      	adds	r3, #4
 800c342:	f1b9 0f00 	cmp.w	r9, #0
 800c346:	d020      	beq.n	800c38a <__multiply+0x142>
 800c348:	6829      	ldr	r1, [r5, #0]
 800c34a:	f104 0c14 	add.w	ip, r4, #20
 800c34e:	46ae      	mov	lr, r5
 800c350:	f04f 0a00 	mov.w	sl, #0
 800c354:	f8bc b000 	ldrh.w	fp, [ip]
 800c358:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c35c:	fb09 220b 	mla	r2, r9, fp, r2
 800c360:	4492      	add	sl, r2
 800c362:	b289      	uxth	r1, r1
 800c364:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c368:	f84e 1b04 	str.w	r1, [lr], #4
 800c36c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c370:	f8be 1000 	ldrh.w	r1, [lr]
 800c374:	0c12      	lsrs	r2, r2, #16
 800c376:	fb09 1102 	mla	r1, r9, r2, r1
 800c37a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c37e:	4567      	cmp	r7, ip
 800c380:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c384:	d8e6      	bhi.n	800c354 <__multiply+0x10c>
 800c386:	9a01      	ldr	r2, [sp, #4]
 800c388:	50a9      	str	r1, [r5, r2]
 800c38a:	3504      	adds	r5, #4
 800c38c:	e79a      	b.n	800c2c4 <__multiply+0x7c>
 800c38e:	3e01      	subs	r6, #1
 800c390:	e79c      	b.n	800c2cc <__multiply+0x84>
 800c392:	bf00      	nop
 800c394:	0800d5c0 	.word	0x0800d5c0
 800c398:	0800d64c 	.word	0x0800d64c

0800c39c <__pow5mult>:
 800c39c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3a0:	4615      	mov	r5, r2
 800c3a2:	f012 0203 	ands.w	r2, r2, #3
 800c3a6:	4606      	mov	r6, r0
 800c3a8:	460f      	mov	r7, r1
 800c3aa:	d007      	beq.n	800c3bc <__pow5mult+0x20>
 800c3ac:	4c25      	ldr	r4, [pc, #148]	; (800c444 <__pow5mult+0xa8>)
 800c3ae:	3a01      	subs	r2, #1
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c3b6:	f7ff fe51 	bl	800c05c <__multadd>
 800c3ba:	4607      	mov	r7, r0
 800c3bc:	10ad      	asrs	r5, r5, #2
 800c3be:	d03d      	beq.n	800c43c <__pow5mult+0xa0>
 800c3c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c3c2:	b97c      	cbnz	r4, 800c3e4 <__pow5mult+0x48>
 800c3c4:	2010      	movs	r0, #16
 800c3c6:	f7fc fb49 	bl	8008a5c <malloc>
 800c3ca:	4602      	mov	r2, r0
 800c3cc:	6270      	str	r0, [r6, #36]	; 0x24
 800c3ce:	b928      	cbnz	r0, 800c3dc <__pow5mult+0x40>
 800c3d0:	4b1d      	ldr	r3, [pc, #116]	; (800c448 <__pow5mult+0xac>)
 800c3d2:	481e      	ldr	r0, [pc, #120]	; (800c44c <__pow5mult+0xb0>)
 800c3d4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c3d8:	f000 fda8 	bl	800cf2c <__assert_func>
 800c3dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c3e0:	6004      	str	r4, [r0, #0]
 800c3e2:	60c4      	str	r4, [r0, #12]
 800c3e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c3e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c3ec:	b94c      	cbnz	r4, 800c402 <__pow5mult+0x66>
 800c3ee:	f240 2171 	movw	r1, #625	; 0x271
 800c3f2:	4630      	mov	r0, r6
 800c3f4:	f7ff ff12 	bl	800c21c <__i2b>
 800c3f8:	2300      	movs	r3, #0
 800c3fa:	f8c8 0008 	str.w	r0, [r8, #8]
 800c3fe:	4604      	mov	r4, r0
 800c400:	6003      	str	r3, [r0, #0]
 800c402:	f04f 0900 	mov.w	r9, #0
 800c406:	07eb      	lsls	r3, r5, #31
 800c408:	d50a      	bpl.n	800c420 <__pow5mult+0x84>
 800c40a:	4639      	mov	r1, r7
 800c40c:	4622      	mov	r2, r4
 800c40e:	4630      	mov	r0, r6
 800c410:	f7ff ff1a 	bl	800c248 <__multiply>
 800c414:	4639      	mov	r1, r7
 800c416:	4680      	mov	r8, r0
 800c418:	4630      	mov	r0, r6
 800c41a:	f7ff fdfd 	bl	800c018 <_Bfree>
 800c41e:	4647      	mov	r7, r8
 800c420:	106d      	asrs	r5, r5, #1
 800c422:	d00b      	beq.n	800c43c <__pow5mult+0xa0>
 800c424:	6820      	ldr	r0, [r4, #0]
 800c426:	b938      	cbnz	r0, 800c438 <__pow5mult+0x9c>
 800c428:	4622      	mov	r2, r4
 800c42a:	4621      	mov	r1, r4
 800c42c:	4630      	mov	r0, r6
 800c42e:	f7ff ff0b 	bl	800c248 <__multiply>
 800c432:	6020      	str	r0, [r4, #0]
 800c434:	f8c0 9000 	str.w	r9, [r0]
 800c438:	4604      	mov	r4, r0
 800c43a:	e7e4      	b.n	800c406 <__pow5mult+0x6a>
 800c43c:	4638      	mov	r0, r7
 800c43e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c442:	bf00      	nop
 800c444:	0800d798 	.word	0x0800d798
 800c448:	0800d54e 	.word	0x0800d54e
 800c44c:	0800d64c 	.word	0x0800d64c

0800c450 <__lshift>:
 800c450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c454:	460c      	mov	r4, r1
 800c456:	6849      	ldr	r1, [r1, #4]
 800c458:	6923      	ldr	r3, [r4, #16]
 800c45a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c45e:	68a3      	ldr	r3, [r4, #8]
 800c460:	4607      	mov	r7, r0
 800c462:	4691      	mov	r9, r2
 800c464:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c468:	f108 0601 	add.w	r6, r8, #1
 800c46c:	42b3      	cmp	r3, r6
 800c46e:	db0b      	blt.n	800c488 <__lshift+0x38>
 800c470:	4638      	mov	r0, r7
 800c472:	f7ff fd91 	bl	800bf98 <_Balloc>
 800c476:	4605      	mov	r5, r0
 800c478:	b948      	cbnz	r0, 800c48e <__lshift+0x3e>
 800c47a:	4602      	mov	r2, r0
 800c47c:	4b2a      	ldr	r3, [pc, #168]	; (800c528 <__lshift+0xd8>)
 800c47e:	482b      	ldr	r0, [pc, #172]	; (800c52c <__lshift+0xdc>)
 800c480:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c484:	f000 fd52 	bl	800cf2c <__assert_func>
 800c488:	3101      	adds	r1, #1
 800c48a:	005b      	lsls	r3, r3, #1
 800c48c:	e7ee      	b.n	800c46c <__lshift+0x1c>
 800c48e:	2300      	movs	r3, #0
 800c490:	f100 0114 	add.w	r1, r0, #20
 800c494:	f100 0210 	add.w	r2, r0, #16
 800c498:	4618      	mov	r0, r3
 800c49a:	4553      	cmp	r3, sl
 800c49c:	db37      	blt.n	800c50e <__lshift+0xbe>
 800c49e:	6920      	ldr	r0, [r4, #16]
 800c4a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c4a4:	f104 0314 	add.w	r3, r4, #20
 800c4a8:	f019 091f 	ands.w	r9, r9, #31
 800c4ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c4b0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c4b4:	d02f      	beq.n	800c516 <__lshift+0xc6>
 800c4b6:	f1c9 0e20 	rsb	lr, r9, #32
 800c4ba:	468a      	mov	sl, r1
 800c4bc:	f04f 0c00 	mov.w	ip, #0
 800c4c0:	681a      	ldr	r2, [r3, #0]
 800c4c2:	fa02 f209 	lsl.w	r2, r2, r9
 800c4c6:	ea42 020c 	orr.w	r2, r2, ip
 800c4ca:	f84a 2b04 	str.w	r2, [sl], #4
 800c4ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4d2:	4298      	cmp	r0, r3
 800c4d4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c4d8:	d8f2      	bhi.n	800c4c0 <__lshift+0x70>
 800c4da:	1b03      	subs	r3, r0, r4
 800c4dc:	3b15      	subs	r3, #21
 800c4de:	f023 0303 	bic.w	r3, r3, #3
 800c4e2:	3304      	adds	r3, #4
 800c4e4:	f104 0215 	add.w	r2, r4, #21
 800c4e8:	4290      	cmp	r0, r2
 800c4ea:	bf38      	it	cc
 800c4ec:	2304      	movcc	r3, #4
 800c4ee:	f841 c003 	str.w	ip, [r1, r3]
 800c4f2:	f1bc 0f00 	cmp.w	ip, #0
 800c4f6:	d001      	beq.n	800c4fc <__lshift+0xac>
 800c4f8:	f108 0602 	add.w	r6, r8, #2
 800c4fc:	3e01      	subs	r6, #1
 800c4fe:	4638      	mov	r0, r7
 800c500:	612e      	str	r6, [r5, #16]
 800c502:	4621      	mov	r1, r4
 800c504:	f7ff fd88 	bl	800c018 <_Bfree>
 800c508:	4628      	mov	r0, r5
 800c50a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c50e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c512:	3301      	adds	r3, #1
 800c514:	e7c1      	b.n	800c49a <__lshift+0x4a>
 800c516:	3904      	subs	r1, #4
 800c518:	f853 2b04 	ldr.w	r2, [r3], #4
 800c51c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c520:	4298      	cmp	r0, r3
 800c522:	d8f9      	bhi.n	800c518 <__lshift+0xc8>
 800c524:	e7ea      	b.n	800c4fc <__lshift+0xac>
 800c526:	bf00      	nop
 800c528:	0800d5c0 	.word	0x0800d5c0
 800c52c:	0800d64c 	.word	0x0800d64c

0800c530 <__mcmp>:
 800c530:	b530      	push	{r4, r5, lr}
 800c532:	6902      	ldr	r2, [r0, #16]
 800c534:	690c      	ldr	r4, [r1, #16]
 800c536:	1b12      	subs	r2, r2, r4
 800c538:	d10e      	bne.n	800c558 <__mcmp+0x28>
 800c53a:	f100 0314 	add.w	r3, r0, #20
 800c53e:	3114      	adds	r1, #20
 800c540:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c544:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c548:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c54c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c550:	42a5      	cmp	r5, r4
 800c552:	d003      	beq.n	800c55c <__mcmp+0x2c>
 800c554:	d305      	bcc.n	800c562 <__mcmp+0x32>
 800c556:	2201      	movs	r2, #1
 800c558:	4610      	mov	r0, r2
 800c55a:	bd30      	pop	{r4, r5, pc}
 800c55c:	4283      	cmp	r3, r0
 800c55e:	d3f3      	bcc.n	800c548 <__mcmp+0x18>
 800c560:	e7fa      	b.n	800c558 <__mcmp+0x28>
 800c562:	f04f 32ff 	mov.w	r2, #4294967295
 800c566:	e7f7      	b.n	800c558 <__mcmp+0x28>

0800c568 <__mdiff>:
 800c568:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c56c:	460c      	mov	r4, r1
 800c56e:	4606      	mov	r6, r0
 800c570:	4611      	mov	r1, r2
 800c572:	4620      	mov	r0, r4
 800c574:	4690      	mov	r8, r2
 800c576:	f7ff ffdb 	bl	800c530 <__mcmp>
 800c57a:	1e05      	subs	r5, r0, #0
 800c57c:	d110      	bne.n	800c5a0 <__mdiff+0x38>
 800c57e:	4629      	mov	r1, r5
 800c580:	4630      	mov	r0, r6
 800c582:	f7ff fd09 	bl	800bf98 <_Balloc>
 800c586:	b930      	cbnz	r0, 800c596 <__mdiff+0x2e>
 800c588:	4b3a      	ldr	r3, [pc, #232]	; (800c674 <__mdiff+0x10c>)
 800c58a:	4602      	mov	r2, r0
 800c58c:	f240 2132 	movw	r1, #562	; 0x232
 800c590:	4839      	ldr	r0, [pc, #228]	; (800c678 <__mdiff+0x110>)
 800c592:	f000 fccb 	bl	800cf2c <__assert_func>
 800c596:	2301      	movs	r3, #1
 800c598:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c59c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5a0:	bfa4      	itt	ge
 800c5a2:	4643      	movge	r3, r8
 800c5a4:	46a0      	movge	r8, r4
 800c5a6:	4630      	mov	r0, r6
 800c5a8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c5ac:	bfa6      	itte	ge
 800c5ae:	461c      	movge	r4, r3
 800c5b0:	2500      	movge	r5, #0
 800c5b2:	2501      	movlt	r5, #1
 800c5b4:	f7ff fcf0 	bl	800bf98 <_Balloc>
 800c5b8:	b920      	cbnz	r0, 800c5c4 <__mdiff+0x5c>
 800c5ba:	4b2e      	ldr	r3, [pc, #184]	; (800c674 <__mdiff+0x10c>)
 800c5bc:	4602      	mov	r2, r0
 800c5be:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c5c2:	e7e5      	b.n	800c590 <__mdiff+0x28>
 800c5c4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c5c8:	6926      	ldr	r6, [r4, #16]
 800c5ca:	60c5      	str	r5, [r0, #12]
 800c5cc:	f104 0914 	add.w	r9, r4, #20
 800c5d0:	f108 0514 	add.w	r5, r8, #20
 800c5d4:	f100 0e14 	add.w	lr, r0, #20
 800c5d8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c5dc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c5e0:	f108 0210 	add.w	r2, r8, #16
 800c5e4:	46f2      	mov	sl, lr
 800c5e6:	2100      	movs	r1, #0
 800c5e8:	f859 3b04 	ldr.w	r3, [r9], #4
 800c5ec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c5f0:	fa1f f883 	uxth.w	r8, r3
 800c5f4:	fa11 f18b 	uxtah	r1, r1, fp
 800c5f8:	0c1b      	lsrs	r3, r3, #16
 800c5fa:	eba1 0808 	sub.w	r8, r1, r8
 800c5fe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c602:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c606:	fa1f f888 	uxth.w	r8, r8
 800c60a:	1419      	asrs	r1, r3, #16
 800c60c:	454e      	cmp	r6, r9
 800c60e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c612:	f84a 3b04 	str.w	r3, [sl], #4
 800c616:	d8e7      	bhi.n	800c5e8 <__mdiff+0x80>
 800c618:	1b33      	subs	r3, r6, r4
 800c61a:	3b15      	subs	r3, #21
 800c61c:	f023 0303 	bic.w	r3, r3, #3
 800c620:	3304      	adds	r3, #4
 800c622:	3415      	adds	r4, #21
 800c624:	42a6      	cmp	r6, r4
 800c626:	bf38      	it	cc
 800c628:	2304      	movcc	r3, #4
 800c62a:	441d      	add	r5, r3
 800c62c:	4473      	add	r3, lr
 800c62e:	469e      	mov	lr, r3
 800c630:	462e      	mov	r6, r5
 800c632:	4566      	cmp	r6, ip
 800c634:	d30e      	bcc.n	800c654 <__mdiff+0xec>
 800c636:	f10c 0203 	add.w	r2, ip, #3
 800c63a:	1b52      	subs	r2, r2, r5
 800c63c:	f022 0203 	bic.w	r2, r2, #3
 800c640:	3d03      	subs	r5, #3
 800c642:	45ac      	cmp	ip, r5
 800c644:	bf38      	it	cc
 800c646:	2200      	movcc	r2, #0
 800c648:	441a      	add	r2, r3
 800c64a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c64e:	b17b      	cbz	r3, 800c670 <__mdiff+0x108>
 800c650:	6107      	str	r7, [r0, #16]
 800c652:	e7a3      	b.n	800c59c <__mdiff+0x34>
 800c654:	f856 8b04 	ldr.w	r8, [r6], #4
 800c658:	fa11 f288 	uxtah	r2, r1, r8
 800c65c:	1414      	asrs	r4, r2, #16
 800c65e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c662:	b292      	uxth	r2, r2
 800c664:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c668:	f84e 2b04 	str.w	r2, [lr], #4
 800c66c:	1421      	asrs	r1, r4, #16
 800c66e:	e7e0      	b.n	800c632 <__mdiff+0xca>
 800c670:	3f01      	subs	r7, #1
 800c672:	e7ea      	b.n	800c64a <__mdiff+0xe2>
 800c674:	0800d5c0 	.word	0x0800d5c0
 800c678:	0800d64c 	.word	0x0800d64c

0800c67c <__ulp>:
 800c67c:	b082      	sub	sp, #8
 800c67e:	ed8d 0b00 	vstr	d0, [sp]
 800c682:	9b01      	ldr	r3, [sp, #4]
 800c684:	4912      	ldr	r1, [pc, #72]	; (800c6d0 <__ulp+0x54>)
 800c686:	4019      	ands	r1, r3
 800c688:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c68c:	2900      	cmp	r1, #0
 800c68e:	dd05      	ble.n	800c69c <__ulp+0x20>
 800c690:	2200      	movs	r2, #0
 800c692:	460b      	mov	r3, r1
 800c694:	ec43 2b10 	vmov	d0, r2, r3
 800c698:	b002      	add	sp, #8
 800c69a:	4770      	bx	lr
 800c69c:	4249      	negs	r1, r1
 800c69e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c6a2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c6a6:	f04f 0200 	mov.w	r2, #0
 800c6aa:	f04f 0300 	mov.w	r3, #0
 800c6ae:	da04      	bge.n	800c6ba <__ulp+0x3e>
 800c6b0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c6b4:	fa41 f300 	asr.w	r3, r1, r0
 800c6b8:	e7ec      	b.n	800c694 <__ulp+0x18>
 800c6ba:	f1a0 0114 	sub.w	r1, r0, #20
 800c6be:	291e      	cmp	r1, #30
 800c6c0:	bfda      	itte	le
 800c6c2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c6c6:	fa20 f101 	lsrle.w	r1, r0, r1
 800c6ca:	2101      	movgt	r1, #1
 800c6cc:	460a      	mov	r2, r1
 800c6ce:	e7e1      	b.n	800c694 <__ulp+0x18>
 800c6d0:	7ff00000 	.word	0x7ff00000

0800c6d4 <__b2d>:
 800c6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6d6:	6905      	ldr	r5, [r0, #16]
 800c6d8:	f100 0714 	add.w	r7, r0, #20
 800c6dc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c6e0:	1f2e      	subs	r6, r5, #4
 800c6e2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c6e6:	4620      	mov	r0, r4
 800c6e8:	f7ff fd48 	bl	800c17c <__hi0bits>
 800c6ec:	f1c0 0320 	rsb	r3, r0, #32
 800c6f0:	280a      	cmp	r0, #10
 800c6f2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c770 <__b2d+0x9c>
 800c6f6:	600b      	str	r3, [r1, #0]
 800c6f8:	dc14      	bgt.n	800c724 <__b2d+0x50>
 800c6fa:	f1c0 0e0b 	rsb	lr, r0, #11
 800c6fe:	fa24 f10e 	lsr.w	r1, r4, lr
 800c702:	42b7      	cmp	r7, r6
 800c704:	ea41 030c 	orr.w	r3, r1, ip
 800c708:	bf34      	ite	cc
 800c70a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c70e:	2100      	movcs	r1, #0
 800c710:	3015      	adds	r0, #21
 800c712:	fa04 f000 	lsl.w	r0, r4, r0
 800c716:	fa21 f10e 	lsr.w	r1, r1, lr
 800c71a:	ea40 0201 	orr.w	r2, r0, r1
 800c71e:	ec43 2b10 	vmov	d0, r2, r3
 800c722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c724:	42b7      	cmp	r7, r6
 800c726:	bf3a      	itte	cc
 800c728:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c72c:	f1a5 0608 	subcc.w	r6, r5, #8
 800c730:	2100      	movcs	r1, #0
 800c732:	380b      	subs	r0, #11
 800c734:	d017      	beq.n	800c766 <__b2d+0x92>
 800c736:	f1c0 0c20 	rsb	ip, r0, #32
 800c73a:	fa04 f500 	lsl.w	r5, r4, r0
 800c73e:	42be      	cmp	r6, r7
 800c740:	fa21 f40c 	lsr.w	r4, r1, ip
 800c744:	ea45 0504 	orr.w	r5, r5, r4
 800c748:	bf8c      	ite	hi
 800c74a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c74e:	2400      	movls	r4, #0
 800c750:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c754:	fa01 f000 	lsl.w	r0, r1, r0
 800c758:	fa24 f40c 	lsr.w	r4, r4, ip
 800c75c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c760:	ea40 0204 	orr.w	r2, r0, r4
 800c764:	e7db      	b.n	800c71e <__b2d+0x4a>
 800c766:	ea44 030c 	orr.w	r3, r4, ip
 800c76a:	460a      	mov	r2, r1
 800c76c:	e7d7      	b.n	800c71e <__b2d+0x4a>
 800c76e:	bf00      	nop
 800c770:	3ff00000 	.word	0x3ff00000

0800c774 <__d2b>:
 800c774:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c778:	4689      	mov	r9, r1
 800c77a:	2101      	movs	r1, #1
 800c77c:	ec57 6b10 	vmov	r6, r7, d0
 800c780:	4690      	mov	r8, r2
 800c782:	f7ff fc09 	bl	800bf98 <_Balloc>
 800c786:	4604      	mov	r4, r0
 800c788:	b930      	cbnz	r0, 800c798 <__d2b+0x24>
 800c78a:	4602      	mov	r2, r0
 800c78c:	4b25      	ldr	r3, [pc, #148]	; (800c824 <__d2b+0xb0>)
 800c78e:	4826      	ldr	r0, [pc, #152]	; (800c828 <__d2b+0xb4>)
 800c790:	f240 310a 	movw	r1, #778	; 0x30a
 800c794:	f000 fbca 	bl	800cf2c <__assert_func>
 800c798:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c79c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c7a0:	bb35      	cbnz	r5, 800c7f0 <__d2b+0x7c>
 800c7a2:	2e00      	cmp	r6, #0
 800c7a4:	9301      	str	r3, [sp, #4]
 800c7a6:	d028      	beq.n	800c7fa <__d2b+0x86>
 800c7a8:	4668      	mov	r0, sp
 800c7aa:	9600      	str	r6, [sp, #0]
 800c7ac:	f7ff fd06 	bl	800c1bc <__lo0bits>
 800c7b0:	9900      	ldr	r1, [sp, #0]
 800c7b2:	b300      	cbz	r0, 800c7f6 <__d2b+0x82>
 800c7b4:	9a01      	ldr	r2, [sp, #4]
 800c7b6:	f1c0 0320 	rsb	r3, r0, #32
 800c7ba:	fa02 f303 	lsl.w	r3, r2, r3
 800c7be:	430b      	orrs	r3, r1
 800c7c0:	40c2      	lsrs	r2, r0
 800c7c2:	6163      	str	r3, [r4, #20]
 800c7c4:	9201      	str	r2, [sp, #4]
 800c7c6:	9b01      	ldr	r3, [sp, #4]
 800c7c8:	61a3      	str	r3, [r4, #24]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	bf14      	ite	ne
 800c7ce:	2202      	movne	r2, #2
 800c7d0:	2201      	moveq	r2, #1
 800c7d2:	6122      	str	r2, [r4, #16]
 800c7d4:	b1d5      	cbz	r5, 800c80c <__d2b+0x98>
 800c7d6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c7da:	4405      	add	r5, r0
 800c7dc:	f8c9 5000 	str.w	r5, [r9]
 800c7e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c7e4:	f8c8 0000 	str.w	r0, [r8]
 800c7e8:	4620      	mov	r0, r4
 800c7ea:	b003      	add	sp, #12
 800c7ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c7f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c7f4:	e7d5      	b.n	800c7a2 <__d2b+0x2e>
 800c7f6:	6161      	str	r1, [r4, #20]
 800c7f8:	e7e5      	b.n	800c7c6 <__d2b+0x52>
 800c7fa:	a801      	add	r0, sp, #4
 800c7fc:	f7ff fcde 	bl	800c1bc <__lo0bits>
 800c800:	9b01      	ldr	r3, [sp, #4]
 800c802:	6163      	str	r3, [r4, #20]
 800c804:	2201      	movs	r2, #1
 800c806:	6122      	str	r2, [r4, #16]
 800c808:	3020      	adds	r0, #32
 800c80a:	e7e3      	b.n	800c7d4 <__d2b+0x60>
 800c80c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c810:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c814:	f8c9 0000 	str.w	r0, [r9]
 800c818:	6918      	ldr	r0, [r3, #16]
 800c81a:	f7ff fcaf 	bl	800c17c <__hi0bits>
 800c81e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c822:	e7df      	b.n	800c7e4 <__d2b+0x70>
 800c824:	0800d5c0 	.word	0x0800d5c0
 800c828:	0800d64c 	.word	0x0800d64c

0800c82c <__ratio>:
 800c82c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c830:	4688      	mov	r8, r1
 800c832:	4669      	mov	r1, sp
 800c834:	4681      	mov	r9, r0
 800c836:	f7ff ff4d 	bl	800c6d4 <__b2d>
 800c83a:	a901      	add	r1, sp, #4
 800c83c:	4640      	mov	r0, r8
 800c83e:	ec55 4b10 	vmov	r4, r5, d0
 800c842:	f7ff ff47 	bl	800c6d4 <__b2d>
 800c846:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c84a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c84e:	eba3 0c02 	sub.w	ip, r3, r2
 800c852:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c856:	1a9b      	subs	r3, r3, r2
 800c858:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c85c:	ec51 0b10 	vmov	r0, r1, d0
 800c860:	2b00      	cmp	r3, #0
 800c862:	bfd6      	itet	le
 800c864:	460a      	movle	r2, r1
 800c866:	462a      	movgt	r2, r5
 800c868:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c86c:	468b      	mov	fp, r1
 800c86e:	462f      	mov	r7, r5
 800c870:	bfd4      	ite	le
 800c872:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c876:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c87a:	4620      	mov	r0, r4
 800c87c:	ee10 2a10 	vmov	r2, s0
 800c880:	465b      	mov	r3, fp
 800c882:	4639      	mov	r1, r7
 800c884:	f7f3 ffe2 	bl	800084c <__aeabi_ddiv>
 800c888:	ec41 0b10 	vmov	d0, r0, r1
 800c88c:	b003      	add	sp, #12
 800c88e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c892 <__copybits>:
 800c892:	3901      	subs	r1, #1
 800c894:	b570      	push	{r4, r5, r6, lr}
 800c896:	1149      	asrs	r1, r1, #5
 800c898:	6914      	ldr	r4, [r2, #16]
 800c89a:	3101      	adds	r1, #1
 800c89c:	f102 0314 	add.w	r3, r2, #20
 800c8a0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c8a4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c8a8:	1f05      	subs	r5, r0, #4
 800c8aa:	42a3      	cmp	r3, r4
 800c8ac:	d30c      	bcc.n	800c8c8 <__copybits+0x36>
 800c8ae:	1aa3      	subs	r3, r4, r2
 800c8b0:	3b11      	subs	r3, #17
 800c8b2:	f023 0303 	bic.w	r3, r3, #3
 800c8b6:	3211      	adds	r2, #17
 800c8b8:	42a2      	cmp	r2, r4
 800c8ba:	bf88      	it	hi
 800c8bc:	2300      	movhi	r3, #0
 800c8be:	4418      	add	r0, r3
 800c8c0:	2300      	movs	r3, #0
 800c8c2:	4288      	cmp	r0, r1
 800c8c4:	d305      	bcc.n	800c8d2 <__copybits+0x40>
 800c8c6:	bd70      	pop	{r4, r5, r6, pc}
 800c8c8:	f853 6b04 	ldr.w	r6, [r3], #4
 800c8cc:	f845 6f04 	str.w	r6, [r5, #4]!
 800c8d0:	e7eb      	b.n	800c8aa <__copybits+0x18>
 800c8d2:	f840 3b04 	str.w	r3, [r0], #4
 800c8d6:	e7f4      	b.n	800c8c2 <__copybits+0x30>

0800c8d8 <__any_on>:
 800c8d8:	f100 0214 	add.w	r2, r0, #20
 800c8dc:	6900      	ldr	r0, [r0, #16]
 800c8de:	114b      	asrs	r3, r1, #5
 800c8e0:	4298      	cmp	r0, r3
 800c8e2:	b510      	push	{r4, lr}
 800c8e4:	db11      	blt.n	800c90a <__any_on+0x32>
 800c8e6:	dd0a      	ble.n	800c8fe <__any_on+0x26>
 800c8e8:	f011 011f 	ands.w	r1, r1, #31
 800c8ec:	d007      	beq.n	800c8fe <__any_on+0x26>
 800c8ee:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c8f2:	fa24 f001 	lsr.w	r0, r4, r1
 800c8f6:	fa00 f101 	lsl.w	r1, r0, r1
 800c8fa:	428c      	cmp	r4, r1
 800c8fc:	d10b      	bne.n	800c916 <__any_on+0x3e>
 800c8fe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c902:	4293      	cmp	r3, r2
 800c904:	d803      	bhi.n	800c90e <__any_on+0x36>
 800c906:	2000      	movs	r0, #0
 800c908:	bd10      	pop	{r4, pc}
 800c90a:	4603      	mov	r3, r0
 800c90c:	e7f7      	b.n	800c8fe <__any_on+0x26>
 800c90e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c912:	2900      	cmp	r1, #0
 800c914:	d0f5      	beq.n	800c902 <__any_on+0x2a>
 800c916:	2001      	movs	r0, #1
 800c918:	e7f6      	b.n	800c908 <__any_on+0x30>

0800c91a <_calloc_r>:
 800c91a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c91c:	fba1 2402 	umull	r2, r4, r1, r2
 800c920:	b94c      	cbnz	r4, 800c936 <_calloc_r+0x1c>
 800c922:	4611      	mov	r1, r2
 800c924:	9201      	str	r2, [sp, #4]
 800c926:	f7fc f92b 	bl	8008b80 <_malloc_r>
 800c92a:	9a01      	ldr	r2, [sp, #4]
 800c92c:	4605      	mov	r5, r0
 800c92e:	b930      	cbnz	r0, 800c93e <_calloc_r+0x24>
 800c930:	4628      	mov	r0, r5
 800c932:	b003      	add	sp, #12
 800c934:	bd30      	pop	{r4, r5, pc}
 800c936:	220c      	movs	r2, #12
 800c938:	6002      	str	r2, [r0, #0]
 800c93a:	2500      	movs	r5, #0
 800c93c:	e7f8      	b.n	800c930 <_calloc_r+0x16>
 800c93e:	4621      	mov	r1, r4
 800c940:	f7fc f8aa 	bl	8008a98 <memset>
 800c944:	e7f4      	b.n	800c930 <_calloc_r+0x16>

0800c946 <__ssputs_r>:
 800c946:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c94a:	688e      	ldr	r6, [r1, #8]
 800c94c:	429e      	cmp	r6, r3
 800c94e:	4682      	mov	sl, r0
 800c950:	460c      	mov	r4, r1
 800c952:	4690      	mov	r8, r2
 800c954:	461f      	mov	r7, r3
 800c956:	d838      	bhi.n	800c9ca <__ssputs_r+0x84>
 800c958:	898a      	ldrh	r2, [r1, #12]
 800c95a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c95e:	d032      	beq.n	800c9c6 <__ssputs_r+0x80>
 800c960:	6825      	ldr	r5, [r4, #0]
 800c962:	6909      	ldr	r1, [r1, #16]
 800c964:	eba5 0901 	sub.w	r9, r5, r1
 800c968:	6965      	ldr	r5, [r4, #20]
 800c96a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c96e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c972:	3301      	adds	r3, #1
 800c974:	444b      	add	r3, r9
 800c976:	106d      	asrs	r5, r5, #1
 800c978:	429d      	cmp	r5, r3
 800c97a:	bf38      	it	cc
 800c97c:	461d      	movcc	r5, r3
 800c97e:	0553      	lsls	r3, r2, #21
 800c980:	d531      	bpl.n	800c9e6 <__ssputs_r+0xa0>
 800c982:	4629      	mov	r1, r5
 800c984:	f7fc f8fc 	bl	8008b80 <_malloc_r>
 800c988:	4606      	mov	r6, r0
 800c98a:	b950      	cbnz	r0, 800c9a2 <__ssputs_r+0x5c>
 800c98c:	230c      	movs	r3, #12
 800c98e:	f8ca 3000 	str.w	r3, [sl]
 800c992:	89a3      	ldrh	r3, [r4, #12]
 800c994:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c998:	81a3      	strh	r3, [r4, #12]
 800c99a:	f04f 30ff 	mov.w	r0, #4294967295
 800c99e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9a2:	6921      	ldr	r1, [r4, #16]
 800c9a4:	464a      	mov	r2, r9
 800c9a6:	f7fc f869 	bl	8008a7c <memcpy>
 800c9aa:	89a3      	ldrh	r3, [r4, #12]
 800c9ac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c9b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9b4:	81a3      	strh	r3, [r4, #12]
 800c9b6:	6126      	str	r6, [r4, #16]
 800c9b8:	6165      	str	r5, [r4, #20]
 800c9ba:	444e      	add	r6, r9
 800c9bc:	eba5 0509 	sub.w	r5, r5, r9
 800c9c0:	6026      	str	r6, [r4, #0]
 800c9c2:	60a5      	str	r5, [r4, #8]
 800c9c4:	463e      	mov	r6, r7
 800c9c6:	42be      	cmp	r6, r7
 800c9c8:	d900      	bls.n	800c9cc <__ssputs_r+0x86>
 800c9ca:	463e      	mov	r6, r7
 800c9cc:	6820      	ldr	r0, [r4, #0]
 800c9ce:	4632      	mov	r2, r6
 800c9d0:	4641      	mov	r1, r8
 800c9d2:	f000 fafd 	bl	800cfd0 <memmove>
 800c9d6:	68a3      	ldr	r3, [r4, #8]
 800c9d8:	1b9b      	subs	r3, r3, r6
 800c9da:	60a3      	str	r3, [r4, #8]
 800c9dc:	6823      	ldr	r3, [r4, #0]
 800c9de:	4433      	add	r3, r6
 800c9e0:	6023      	str	r3, [r4, #0]
 800c9e2:	2000      	movs	r0, #0
 800c9e4:	e7db      	b.n	800c99e <__ssputs_r+0x58>
 800c9e6:	462a      	mov	r2, r5
 800c9e8:	f000 fb0c 	bl	800d004 <_realloc_r>
 800c9ec:	4606      	mov	r6, r0
 800c9ee:	2800      	cmp	r0, #0
 800c9f0:	d1e1      	bne.n	800c9b6 <__ssputs_r+0x70>
 800c9f2:	6921      	ldr	r1, [r4, #16]
 800c9f4:	4650      	mov	r0, sl
 800c9f6:	f7fc f857 	bl	8008aa8 <_free_r>
 800c9fa:	e7c7      	b.n	800c98c <__ssputs_r+0x46>

0800c9fc <_svfiprintf_r>:
 800c9fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca00:	4698      	mov	r8, r3
 800ca02:	898b      	ldrh	r3, [r1, #12]
 800ca04:	061b      	lsls	r3, r3, #24
 800ca06:	b09d      	sub	sp, #116	; 0x74
 800ca08:	4607      	mov	r7, r0
 800ca0a:	460d      	mov	r5, r1
 800ca0c:	4614      	mov	r4, r2
 800ca0e:	d50e      	bpl.n	800ca2e <_svfiprintf_r+0x32>
 800ca10:	690b      	ldr	r3, [r1, #16]
 800ca12:	b963      	cbnz	r3, 800ca2e <_svfiprintf_r+0x32>
 800ca14:	2140      	movs	r1, #64	; 0x40
 800ca16:	f7fc f8b3 	bl	8008b80 <_malloc_r>
 800ca1a:	6028      	str	r0, [r5, #0]
 800ca1c:	6128      	str	r0, [r5, #16]
 800ca1e:	b920      	cbnz	r0, 800ca2a <_svfiprintf_r+0x2e>
 800ca20:	230c      	movs	r3, #12
 800ca22:	603b      	str	r3, [r7, #0]
 800ca24:	f04f 30ff 	mov.w	r0, #4294967295
 800ca28:	e0d1      	b.n	800cbce <_svfiprintf_r+0x1d2>
 800ca2a:	2340      	movs	r3, #64	; 0x40
 800ca2c:	616b      	str	r3, [r5, #20]
 800ca2e:	2300      	movs	r3, #0
 800ca30:	9309      	str	r3, [sp, #36]	; 0x24
 800ca32:	2320      	movs	r3, #32
 800ca34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ca38:	f8cd 800c 	str.w	r8, [sp, #12]
 800ca3c:	2330      	movs	r3, #48	; 0x30
 800ca3e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cbe8 <_svfiprintf_r+0x1ec>
 800ca42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ca46:	f04f 0901 	mov.w	r9, #1
 800ca4a:	4623      	mov	r3, r4
 800ca4c:	469a      	mov	sl, r3
 800ca4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca52:	b10a      	cbz	r2, 800ca58 <_svfiprintf_r+0x5c>
 800ca54:	2a25      	cmp	r2, #37	; 0x25
 800ca56:	d1f9      	bne.n	800ca4c <_svfiprintf_r+0x50>
 800ca58:	ebba 0b04 	subs.w	fp, sl, r4
 800ca5c:	d00b      	beq.n	800ca76 <_svfiprintf_r+0x7a>
 800ca5e:	465b      	mov	r3, fp
 800ca60:	4622      	mov	r2, r4
 800ca62:	4629      	mov	r1, r5
 800ca64:	4638      	mov	r0, r7
 800ca66:	f7ff ff6e 	bl	800c946 <__ssputs_r>
 800ca6a:	3001      	adds	r0, #1
 800ca6c:	f000 80aa 	beq.w	800cbc4 <_svfiprintf_r+0x1c8>
 800ca70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca72:	445a      	add	r2, fp
 800ca74:	9209      	str	r2, [sp, #36]	; 0x24
 800ca76:	f89a 3000 	ldrb.w	r3, [sl]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	f000 80a2 	beq.w	800cbc4 <_svfiprintf_r+0x1c8>
 800ca80:	2300      	movs	r3, #0
 800ca82:	f04f 32ff 	mov.w	r2, #4294967295
 800ca86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca8a:	f10a 0a01 	add.w	sl, sl, #1
 800ca8e:	9304      	str	r3, [sp, #16]
 800ca90:	9307      	str	r3, [sp, #28]
 800ca92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ca96:	931a      	str	r3, [sp, #104]	; 0x68
 800ca98:	4654      	mov	r4, sl
 800ca9a:	2205      	movs	r2, #5
 800ca9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800caa0:	4851      	ldr	r0, [pc, #324]	; (800cbe8 <_svfiprintf_r+0x1ec>)
 800caa2:	f7f3 fb9d 	bl	80001e0 <memchr>
 800caa6:	9a04      	ldr	r2, [sp, #16]
 800caa8:	b9d8      	cbnz	r0, 800cae2 <_svfiprintf_r+0xe6>
 800caaa:	06d0      	lsls	r0, r2, #27
 800caac:	bf44      	itt	mi
 800caae:	2320      	movmi	r3, #32
 800cab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cab4:	0711      	lsls	r1, r2, #28
 800cab6:	bf44      	itt	mi
 800cab8:	232b      	movmi	r3, #43	; 0x2b
 800caba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cabe:	f89a 3000 	ldrb.w	r3, [sl]
 800cac2:	2b2a      	cmp	r3, #42	; 0x2a
 800cac4:	d015      	beq.n	800caf2 <_svfiprintf_r+0xf6>
 800cac6:	9a07      	ldr	r2, [sp, #28]
 800cac8:	4654      	mov	r4, sl
 800caca:	2000      	movs	r0, #0
 800cacc:	f04f 0c0a 	mov.w	ip, #10
 800cad0:	4621      	mov	r1, r4
 800cad2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cad6:	3b30      	subs	r3, #48	; 0x30
 800cad8:	2b09      	cmp	r3, #9
 800cada:	d94e      	bls.n	800cb7a <_svfiprintf_r+0x17e>
 800cadc:	b1b0      	cbz	r0, 800cb0c <_svfiprintf_r+0x110>
 800cade:	9207      	str	r2, [sp, #28]
 800cae0:	e014      	b.n	800cb0c <_svfiprintf_r+0x110>
 800cae2:	eba0 0308 	sub.w	r3, r0, r8
 800cae6:	fa09 f303 	lsl.w	r3, r9, r3
 800caea:	4313      	orrs	r3, r2
 800caec:	9304      	str	r3, [sp, #16]
 800caee:	46a2      	mov	sl, r4
 800caf0:	e7d2      	b.n	800ca98 <_svfiprintf_r+0x9c>
 800caf2:	9b03      	ldr	r3, [sp, #12]
 800caf4:	1d19      	adds	r1, r3, #4
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	9103      	str	r1, [sp, #12]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	bfbb      	ittet	lt
 800cafe:	425b      	neglt	r3, r3
 800cb00:	f042 0202 	orrlt.w	r2, r2, #2
 800cb04:	9307      	strge	r3, [sp, #28]
 800cb06:	9307      	strlt	r3, [sp, #28]
 800cb08:	bfb8      	it	lt
 800cb0a:	9204      	strlt	r2, [sp, #16]
 800cb0c:	7823      	ldrb	r3, [r4, #0]
 800cb0e:	2b2e      	cmp	r3, #46	; 0x2e
 800cb10:	d10c      	bne.n	800cb2c <_svfiprintf_r+0x130>
 800cb12:	7863      	ldrb	r3, [r4, #1]
 800cb14:	2b2a      	cmp	r3, #42	; 0x2a
 800cb16:	d135      	bne.n	800cb84 <_svfiprintf_r+0x188>
 800cb18:	9b03      	ldr	r3, [sp, #12]
 800cb1a:	1d1a      	adds	r2, r3, #4
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	9203      	str	r2, [sp, #12]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	bfb8      	it	lt
 800cb24:	f04f 33ff 	movlt.w	r3, #4294967295
 800cb28:	3402      	adds	r4, #2
 800cb2a:	9305      	str	r3, [sp, #20]
 800cb2c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cbf8 <_svfiprintf_r+0x1fc>
 800cb30:	7821      	ldrb	r1, [r4, #0]
 800cb32:	2203      	movs	r2, #3
 800cb34:	4650      	mov	r0, sl
 800cb36:	f7f3 fb53 	bl	80001e0 <memchr>
 800cb3a:	b140      	cbz	r0, 800cb4e <_svfiprintf_r+0x152>
 800cb3c:	2340      	movs	r3, #64	; 0x40
 800cb3e:	eba0 000a 	sub.w	r0, r0, sl
 800cb42:	fa03 f000 	lsl.w	r0, r3, r0
 800cb46:	9b04      	ldr	r3, [sp, #16]
 800cb48:	4303      	orrs	r3, r0
 800cb4a:	3401      	adds	r4, #1
 800cb4c:	9304      	str	r3, [sp, #16]
 800cb4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb52:	4826      	ldr	r0, [pc, #152]	; (800cbec <_svfiprintf_r+0x1f0>)
 800cb54:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cb58:	2206      	movs	r2, #6
 800cb5a:	f7f3 fb41 	bl	80001e0 <memchr>
 800cb5e:	2800      	cmp	r0, #0
 800cb60:	d038      	beq.n	800cbd4 <_svfiprintf_r+0x1d8>
 800cb62:	4b23      	ldr	r3, [pc, #140]	; (800cbf0 <_svfiprintf_r+0x1f4>)
 800cb64:	bb1b      	cbnz	r3, 800cbae <_svfiprintf_r+0x1b2>
 800cb66:	9b03      	ldr	r3, [sp, #12]
 800cb68:	3307      	adds	r3, #7
 800cb6a:	f023 0307 	bic.w	r3, r3, #7
 800cb6e:	3308      	adds	r3, #8
 800cb70:	9303      	str	r3, [sp, #12]
 800cb72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb74:	4433      	add	r3, r6
 800cb76:	9309      	str	r3, [sp, #36]	; 0x24
 800cb78:	e767      	b.n	800ca4a <_svfiprintf_r+0x4e>
 800cb7a:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb7e:	460c      	mov	r4, r1
 800cb80:	2001      	movs	r0, #1
 800cb82:	e7a5      	b.n	800cad0 <_svfiprintf_r+0xd4>
 800cb84:	2300      	movs	r3, #0
 800cb86:	3401      	adds	r4, #1
 800cb88:	9305      	str	r3, [sp, #20]
 800cb8a:	4619      	mov	r1, r3
 800cb8c:	f04f 0c0a 	mov.w	ip, #10
 800cb90:	4620      	mov	r0, r4
 800cb92:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb96:	3a30      	subs	r2, #48	; 0x30
 800cb98:	2a09      	cmp	r2, #9
 800cb9a:	d903      	bls.n	800cba4 <_svfiprintf_r+0x1a8>
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d0c5      	beq.n	800cb2c <_svfiprintf_r+0x130>
 800cba0:	9105      	str	r1, [sp, #20]
 800cba2:	e7c3      	b.n	800cb2c <_svfiprintf_r+0x130>
 800cba4:	fb0c 2101 	mla	r1, ip, r1, r2
 800cba8:	4604      	mov	r4, r0
 800cbaa:	2301      	movs	r3, #1
 800cbac:	e7f0      	b.n	800cb90 <_svfiprintf_r+0x194>
 800cbae:	ab03      	add	r3, sp, #12
 800cbb0:	9300      	str	r3, [sp, #0]
 800cbb2:	462a      	mov	r2, r5
 800cbb4:	4b0f      	ldr	r3, [pc, #60]	; (800cbf4 <_svfiprintf_r+0x1f8>)
 800cbb6:	a904      	add	r1, sp, #16
 800cbb8:	4638      	mov	r0, r7
 800cbba:	f7fc f8f5 	bl	8008da8 <_printf_float>
 800cbbe:	1c42      	adds	r2, r0, #1
 800cbc0:	4606      	mov	r6, r0
 800cbc2:	d1d6      	bne.n	800cb72 <_svfiprintf_r+0x176>
 800cbc4:	89ab      	ldrh	r3, [r5, #12]
 800cbc6:	065b      	lsls	r3, r3, #25
 800cbc8:	f53f af2c 	bmi.w	800ca24 <_svfiprintf_r+0x28>
 800cbcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cbce:	b01d      	add	sp, #116	; 0x74
 800cbd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbd4:	ab03      	add	r3, sp, #12
 800cbd6:	9300      	str	r3, [sp, #0]
 800cbd8:	462a      	mov	r2, r5
 800cbda:	4b06      	ldr	r3, [pc, #24]	; (800cbf4 <_svfiprintf_r+0x1f8>)
 800cbdc:	a904      	add	r1, sp, #16
 800cbde:	4638      	mov	r0, r7
 800cbe0:	f7fc fb86 	bl	80092f0 <_printf_i>
 800cbe4:	e7eb      	b.n	800cbbe <_svfiprintf_r+0x1c2>
 800cbe6:	bf00      	nop
 800cbe8:	0800d7a4 	.word	0x0800d7a4
 800cbec:	0800d7ae 	.word	0x0800d7ae
 800cbf0:	08008da9 	.word	0x08008da9
 800cbf4:	0800c947 	.word	0x0800c947
 800cbf8:	0800d7aa 	.word	0x0800d7aa

0800cbfc <__sfputc_r>:
 800cbfc:	6893      	ldr	r3, [r2, #8]
 800cbfe:	3b01      	subs	r3, #1
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	b410      	push	{r4}
 800cc04:	6093      	str	r3, [r2, #8]
 800cc06:	da08      	bge.n	800cc1a <__sfputc_r+0x1e>
 800cc08:	6994      	ldr	r4, [r2, #24]
 800cc0a:	42a3      	cmp	r3, r4
 800cc0c:	db01      	blt.n	800cc12 <__sfputc_r+0x16>
 800cc0e:	290a      	cmp	r1, #10
 800cc10:	d103      	bne.n	800cc1a <__sfputc_r+0x1e>
 800cc12:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc16:	f7fd be57 	b.w	800a8c8 <__swbuf_r>
 800cc1a:	6813      	ldr	r3, [r2, #0]
 800cc1c:	1c58      	adds	r0, r3, #1
 800cc1e:	6010      	str	r0, [r2, #0]
 800cc20:	7019      	strb	r1, [r3, #0]
 800cc22:	4608      	mov	r0, r1
 800cc24:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc28:	4770      	bx	lr

0800cc2a <__sfputs_r>:
 800cc2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc2c:	4606      	mov	r6, r0
 800cc2e:	460f      	mov	r7, r1
 800cc30:	4614      	mov	r4, r2
 800cc32:	18d5      	adds	r5, r2, r3
 800cc34:	42ac      	cmp	r4, r5
 800cc36:	d101      	bne.n	800cc3c <__sfputs_r+0x12>
 800cc38:	2000      	movs	r0, #0
 800cc3a:	e007      	b.n	800cc4c <__sfputs_r+0x22>
 800cc3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc40:	463a      	mov	r2, r7
 800cc42:	4630      	mov	r0, r6
 800cc44:	f7ff ffda 	bl	800cbfc <__sfputc_r>
 800cc48:	1c43      	adds	r3, r0, #1
 800cc4a:	d1f3      	bne.n	800cc34 <__sfputs_r+0xa>
 800cc4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cc50 <_vfiprintf_r>:
 800cc50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc54:	460d      	mov	r5, r1
 800cc56:	b09d      	sub	sp, #116	; 0x74
 800cc58:	4614      	mov	r4, r2
 800cc5a:	4698      	mov	r8, r3
 800cc5c:	4606      	mov	r6, r0
 800cc5e:	b118      	cbz	r0, 800cc68 <_vfiprintf_r+0x18>
 800cc60:	6983      	ldr	r3, [r0, #24]
 800cc62:	b90b      	cbnz	r3, 800cc68 <_vfiprintf_r+0x18>
 800cc64:	f7fb fe34 	bl	80088d0 <__sinit>
 800cc68:	4b89      	ldr	r3, [pc, #548]	; (800ce90 <_vfiprintf_r+0x240>)
 800cc6a:	429d      	cmp	r5, r3
 800cc6c:	d11b      	bne.n	800cca6 <_vfiprintf_r+0x56>
 800cc6e:	6875      	ldr	r5, [r6, #4]
 800cc70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cc72:	07d9      	lsls	r1, r3, #31
 800cc74:	d405      	bmi.n	800cc82 <_vfiprintf_r+0x32>
 800cc76:	89ab      	ldrh	r3, [r5, #12]
 800cc78:	059a      	lsls	r2, r3, #22
 800cc7a:	d402      	bmi.n	800cc82 <_vfiprintf_r+0x32>
 800cc7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cc7e:	f7fb feea 	bl	8008a56 <__retarget_lock_acquire_recursive>
 800cc82:	89ab      	ldrh	r3, [r5, #12]
 800cc84:	071b      	lsls	r3, r3, #28
 800cc86:	d501      	bpl.n	800cc8c <_vfiprintf_r+0x3c>
 800cc88:	692b      	ldr	r3, [r5, #16]
 800cc8a:	b9eb      	cbnz	r3, 800ccc8 <_vfiprintf_r+0x78>
 800cc8c:	4629      	mov	r1, r5
 800cc8e:	4630      	mov	r0, r6
 800cc90:	f7fd fe7e 	bl	800a990 <__swsetup_r>
 800cc94:	b1c0      	cbz	r0, 800ccc8 <_vfiprintf_r+0x78>
 800cc96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cc98:	07dc      	lsls	r4, r3, #31
 800cc9a:	d50e      	bpl.n	800ccba <_vfiprintf_r+0x6a>
 800cc9c:	f04f 30ff 	mov.w	r0, #4294967295
 800cca0:	b01d      	add	sp, #116	; 0x74
 800cca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cca6:	4b7b      	ldr	r3, [pc, #492]	; (800ce94 <_vfiprintf_r+0x244>)
 800cca8:	429d      	cmp	r5, r3
 800ccaa:	d101      	bne.n	800ccb0 <_vfiprintf_r+0x60>
 800ccac:	68b5      	ldr	r5, [r6, #8]
 800ccae:	e7df      	b.n	800cc70 <_vfiprintf_r+0x20>
 800ccb0:	4b79      	ldr	r3, [pc, #484]	; (800ce98 <_vfiprintf_r+0x248>)
 800ccb2:	429d      	cmp	r5, r3
 800ccb4:	bf08      	it	eq
 800ccb6:	68f5      	ldreq	r5, [r6, #12]
 800ccb8:	e7da      	b.n	800cc70 <_vfiprintf_r+0x20>
 800ccba:	89ab      	ldrh	r3, [r5, #12]
 800ccbc:	0598      	lsls	r0, r3, #22
 800ccbe:	d4ed      	bmi.n	800cc9c <_vfiprintf_r+0x4c>
 800ccc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ccc2:	f7fb fec9 	bl	8008a58 <__retarget_lock_release_recursive>
 800ccc6:	e7e9      	b.n	800cc9c <_vfiprintf_r+0x4c>
 800ccc8:	2300      	movs	r3, #0
 800ccca:	9309      	str	r3, [sp, #36]	; 0x24
 800cccc:	2320      	movs	r3, #32
 800ccce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ccd2:	f8cd 800c 	str.w	r8, [sp, #12]
 800ccd6:	2330      	movs	r3, #48	; 0x30
 800ccd8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ce9c <_vfiprintf_r+0x24c>
 800ccdc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cce0:	f04f 0901 	mov.w	r9, #1
 800cce4:	4623      	mov	r3, r4
 800cce6:	469a      	mov	sl, r3
 800cce8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccec:	b10a      	cbz	r2, 800ccf2 <_vfiprintf_r+0xa2>
 800ccee:	2a25      	cmp	r2, #37	; 0x25
 800ccf0:	d1f9      	bne.n	800cce6 <_vfiprintf_r+0x96>
 800ccf2:	ebba 0b04 	subs.w	fp, sl, r4
 800ccf6:	d00b      	beq.n	800cd10 <_vfiprintf_r+0xc0>
 800ccf8:	465b      	mov	r3, fp
 800ccfa:	4622      	mov	r2, r4
 800ccfc:	4629      	mov	r1, r5
 800ccfe:	4630      	mov	r0, r6
 800cd00:	f7ff ff93 	bl	800cc2a <__sfputs_r>
 800cd04:	3001      	adds	r0, #1
 800cd06:	f000 80aa 	beq.w	800ce5e <_vfiprintf_r+0x20e>
 800cd0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd0c:	445a      	add	r2, fp
 800cd0e:	9209      	str	r2, [sp, #36]	; 0x24
 800cd10:	f89a 3000 	ldrb.w	r3, [sl]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	f000 80a2 	beq.w	800ce5e <_vfiprintf_r+0x20e>
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	f04f 32ff 	mov.w	r2, #4294967295
 800cd20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd24:	f10a 0a01 	add.w	sl, sl, #1
 800cd28:	9304      	str	r3, [sp, #16]
 800cd2a:	9307      	str	r3, [sp, #28]
 800cd2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cd30:	931a      	str	r3, [sp, #104]	; 0x68
 800cd32:	4654      	mov	r4, sl
 800cd34:	2205      	movs	r2, #5
 800cd36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd3a:	4858      	ldr	r0, [pc, #352]	; (800ce9c <_vfiprintf_r+0x24c>)
 800cd3c:	f7f3 fa50 	bl	80001e0 <memchr>
 800cd40:	9a04      	ldr	r2, [sp, #16]
 800cd42:	b9d8      	cbnz	r0, 800cd7c <_vfiprintf_r+0x12c>
 800cd44:	06d1      	lsls	r1, r2, #27
 800cd46:	bf44      	itt	mi
 800cd48:	2320      	movmi	r3, #32
 800cd4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cd4e:	0713      	lsls	r3, r2, #28
 800cd50:	bf44      	itt	mi
 800cd52:	232b      	movmi	r3, #43	; 0x2b
 800cd54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cd58:	f89a 3000 	ldrb.w	r3, [sl]
 800cd5c:	2b2a      	cmp	r3, #42	; 0x2a
 800cd5e:	d015      	beq.n	800cd8c <_vfiprintf_r+0x13c>
 800cd60:	9a07      	ldr	r2, [sp, #28]
 800cd62:	4654      	mov	r4, sl
 800cd64:	2000      	movs	r0, #0
 800cd66:	f04f 0c0a 	mov.w	ip, #10
 800cd6a:	4621      	mov	r1, r4
 800cd6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd70:	3b30      	subs	r3, #48	; 0x30
 800cd72:	2b09      	cmp	r3, #9
 800cd74:	d94e      	bls.n	800ce14 <_vfiprintf_r+0x1c4>
 800cd76:	b1b0      	cbz	r0, 800cda6 <_vfiprintf_r+0x156>
 800cd78:	9207      	str	r2, [sp, #28]
 800cd7a:	e014      	b.n	800cda6 <_vfiprintf_r+0x156>
 800cd7c:	eba0 0308 	sub.w	r3, r0, r8
 800cd80:	fa09 f303 	lsl.w	r3, r9, r3
 800cd84:	4313      	orrs	r3, r2
 800cd86:	9304      	str	r3, [sp, #16]
 800cd88:	46a2      	mov	sl, r4
 800cd8a:	e7d2      	b.n	800cd32 <_vfiprintf_r+0xe2>
 800cd8c:	9b03      	ldr	r3, [sp, #12]
 800cd8e:	1d19      	adds	r1, r3, #4
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	9103      	str	r1, [sp, #12]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	bfbb      	ittet	lt
 800cd98:	425b      	neglt	r3, r3
 800cd9a:	f042 0202 	orrlt.w	r2, r2, #2
 800cd9e:	9307      	strge	r3, [sp, #28]
 800cda0:	9307      	strlt	r3, [sp, #28]
 800cda2:	bfb8      	it	lt
 800cda4:	9204      	strlt	r2, [sp, #16]
 800cda6:	7823      	ldrb	r3, [r4, #0]
 800cda8:	2b2e      	cmp	r3, #46	; 0x2e
 800cdaa:	d10c      	bne.n	800cdc6 <_vfiprintf_r+0x176>
 800cdac:	7863      	ldrb	r3, [r4, #1]
 800cdae:	2b2a      	cmp	r3, #42	; 0x2a
 800cdb0:	d135      	bne.n	800ce1e <_vfiprintf_r+0x1ce>
 800cdb2:	9b03      	ldr	r3, [sp, #12]
 800cdb4:	1d1a      	adds	r2, r3, #4
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	9203      	str	r2, [sp, #12]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	bfb8      	it	lt
 800cdbe:	f04f 33ff 	movlt.w	r3, #4294967295
 800cdc2:	3402      	adds	r4, #2
 800cdc4:	9305      	str	r3, [sp, #20]
 800cdc6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ceac <_vfiprintf_r+0x25c>
 800cdca:	7821      	ldrb	r1, [r4, #0]
 800cdcc:	2203      	movs	r2, #3
 800cdce:	4650      	mov	r0, sl
 800cdd0:	f7f3 fa06 	bl	80001e0 <memchr>
 800cdd4:	b140      	cbz	r0, 800cde8 <_vfiprintf_r+0x198>
 800cdd6:	2340      	movs	r3, #64	; 0x40
 800cdd8:	eba0 000a 	sub.w	r0, r0, sl
 800cddc:	fa03 f000 	lsl.w	r0, r3, r0
 800cde0:	9b04      	ldr	r3, [sp, #16]
 800cde2:	4303      	orrs	r3, r0
 800cde4:	3401      	adds	r4, #1
 800cde6:	9304      	str	r3, [sp, #16]
 800cde8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdec:	482c      	ldr	r0, [pc, #176]	; (800cea0 <_vfiprintf_r+0x250>)
 800cdee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cdf2:	2206      	movs	r2, #6
 800cdf4:	f7f3 f9f4 	bl	80001e0 <memchr>
 800cdf8:	2800      	cmp	r0, #0
 800cdfa:	d03f      	beq.n	800ce7c <_vfiprintf_r+0x22c>
 800cdfc:	4b29      	ldr	r3, [pc, #164]	; (800cea4 <_vfiprintf_r+0x254>)
 800cdfe:	bb1b      	cbnz	r3, 800ce48 <_vfiprintf_r+0x1f8>
 800ce00:	9b03      	ldr	r3, [sp, #12]
 800ce02:	3307      	adds	r3, #7
 800ce04:	f023 0307 	bic.w	r3, r3, #7
 800ce08:	3308      	adds	r3, #8
 800ce0a:	9303      	str	r3, [sp, #12]
 800ce0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce0e:	443b      	add	r3, r7
 800ce10:	9309      	str	r3, [sp, #36]	; 0x24
 800ce12:	e767      	b.n	800cce4 <_vfiprintf_r+0x94>
 800ce14:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce18:	460c      	mov	r4, r1
 800ce1a:	2001      	movs	r0, #1
 800ce1c:	e7a5      	b.n	800cd6a <_vfiprintf_r+0x11a>
 800ce1e:	2300      	movs	r3, #0
 800ce20:	3401      	adds	r4, #1
 800ce22:	9305      	str	r3, [sp, #20]
 800ce24:	4619      	mov	r1, r3
 800ce26:	f04f 0c0a 	mov.w	ip, #10
 800ce2a:	4620      	mov	r0, r4
 800ce2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce30:	3a30      	subs	r2, #48	; 0x30
 800ce32:	2a09      	cmp	r2, #9
 800ce34:	d903      	bls.n	800ce3e <_vfiprintf_r+0x1ee>
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d0c5      	beq.n	800cdc6 <_vfiprintf_r+0x176>
 800ce3a:	9105      	str	r1, [sp, #20]
 800ce3c:	e7c3      	b.n	800cdc6 <_vfiprintf_r+0x176>
 800ce3e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce42:	4604      	mov	r4, r0
 800ce44:	2301      	movs	r3, #1
 800ce46:	e7f0      	b.n	800ce2a <_vfiprintf_r+0x1da>
 800ce48:	ab03      	add	r3, sp, #12
 800ce4a:	9300      	str	r3, [sp, #0]
 800ce4c:	462a      	mov	r2, r5
 800ce4e:	4b16      	ldr	r3, [pc, #88]	; (800cea8 <_vfiprintf_r+0x258>)
 800ce50:	a904      	add	r1, sp, #16
 800ce52:	4630      	mov	r0, r6
 800ce54:	f7fb ffa8 	bl	8008da8 <_printf_float>
 800ce58:	4607      	mov	r7, r0
 800ce5a:	1c78      	adds	r0, r7, #1
 800ce5c:	d1d6      	bne.n	800ce0c <_vfiprintf_r+0x1bc>
 800ce5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce60:	07d9      	lsls	r1, r3, #31
 800ce62:	d405      	bmi.n	800ce70 <_vfiprintf_r+0x220>
 800ce64:	89ab      	ldrh	r3, [r5, #12]
 800ce66:	059a      	lsls	r2, r3, #22
 800ce68:	d402      	bmi.n	800ce70 <_vfiprintf_r+0x220>
 800ce6a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce6c:	f7fb fdf4 	bl	8008a58 <__retarget_lock_release_recursive>
 800ce70:	89ab      	ldrh	r3, [r5, #12]
 800ce72:	065b      	lsls	r3, r3, #25
 800ce74:	f53f af12 	bmi.w	800cc9c <_vfiprintf_r+0x4c>
 800ce78:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ce7a:	e711      	b.n	800cca0 <_vfiprintf_r+0x50>
 800ce7c:	ab03      	add	r3, sp, #12
 800ce7e:	9300      	str	r3, [sp, #0]
 800ce80:	462a      	mov	r2, r5
 800ce82:	4b09      	ldr	r3, [pc, #36]	; (800cea8 <_vfiprintf_r+0x258>)
 800ce84:	a904      	add	r1, sp, #16
 800ce86:	4630      	mov	r0, r6
 800ce88:	f7fc fa32 	bl	80092f0 <_printf_i>
 800ce8c:	e7e4      	b.n	800ce58 <_vfiprintf_r+0x208>
 800ce8e:	bf00      	nop
 800ce90:	0800d370 	.word	0x0800d370
 800ce94:	0800d390 	.word	0x0800d390
 800ce98:	0800d350 	.word	0x0800d350
 800ce9c:	0800d7a4 	.word	0x0800d7a4
 800cea0:	0800d7ae 	.word	0x0800d7ae
 800cea4:	08008da9 	.word	0x08008da9
 800cea8:	0800cc2b 	.word	0x0800cc2b
 800ceac:	0800d7aa 	.word	0x0800d7aa

0800ceb0 <_read_r>:
 800ceb0:	b538      	push	{r3, r4, r5, lr}
 800ceb2:	4d07      	ldr	r5, [pc, #28]	; (800ced0 <_read_r+0x20>)
 800ceb4:	4604      	mov	r4, r0
 800ceb6:	4608      	mov	r0, r1
 800ceb8:	4611      	mov	r1, r2
 800ceba:	2200      	movs	r2, #0
 800cebc:	602a      	str	r2, [r5, #0]
 800cebe:	461a      	mov	r2, r3
 800cec0:	f7f5 fd04 	bl	80028cc <_read>
 800cec4:	1c43      	adds	r3, r0, #1
 800cec6:	d102      	bne.n	800cece <_read_r+0x1e>
 800cec8:	682b      	ldr	r3, [r5, #0]
 800ceca:	b103      	cbz	r3, 800cece <_read_r+0x1e>
 800cecc:	6023      	str	r3, [r4, #0]
 800cece:	bd38      	pop	{r3, r4, r5, pc}
 800ced0:	2000cf50 	.word	0x2000cf50
 800ced4:	00000000 	.word	0x00000000

0800ced8 <nan>:
 800ced8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cee0 <nan+0x8>
 800cedc:	4770      	bx	lr
 800cede:	bf00      	nop
 800cee0:	00000000 	.word	0x00000000
 800cee4:	7ff80000 	.word	0x7ff80000

0800cee8 <strncmp>:
 800cee8:	b510      	push	{r4, lr}
 800ceea:	b17a      	cbz	r2, 800cf0c <strncmp+0x24>
 800ceec:	4603      	mov	r3, r0
 800ceee:	3901      	subs	r1, #1
 800cef0:	1884      	adds	r4, r0, r2
 800cef2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cef6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800cefa:	4290      	cmp	r0, r2
 800cefc:	d101      	bne.n	800cf02 <strncmp+0x1a>
 800cefe:	42a3      	cmp	r3, r4
 800cf00:	d101      	bne.n	800cf06 <strncmp+0x1e>
 800cf02:	1a80      	subs	r0, r0, r2
 800cf04:	bd10      	pop	{r4, pc}
 800cf06:	2800      	cmp	r0, #0
 800cf08:	d1f3      	bne.n	800cef2 <strncmp+0xa>
 800cf0a:	e7fa      	b.n	800cf02 <strncmp+0x1a>
 800cf0c:	4610      	mov	r0, r2
 800cf0e:	e7f9      	b.n	800cf04 <strncmp+0x1c>

0800cf10 <__ascii_wctomb>:
 800cf10:	b149      	cbz	r1, 800cf26 <__ascii_wctomb+0x16>
 800cf12:	2aff      	cmp	r2, #255	; 0xff
 800cf14:	bf85      	ittet	hi
 800cf16:	238a      	movhi	r3, #138	; 0x8a
 800cf18:	6003      	strhi	r3, [r0, #0]
 800cf1a:	700a      	strbls	r2, [r1, #0]
 800cf1c:	f04f 30ff 	movhi.w	r0, #4294967295
 800cf20:	bf98      	it	ls
 800cf22:	2001      	movls	r0, #1
 800cf24:	4770      	bx	lr
 800cf26:	4608      	mov	r0, r1
 800cf28:	4770      	bx	lr
	...

0800cf2c <__assert_func>:
 800cf2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cf2e:	4614      	mov	r4, r2
 800cf30:	461a      	mov	r2, r3
 800cf32:	4b09      	ldr	r3, [pc, #36]	; (800cf58 <__assert_func+0x2c>)
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	4605      	mov	r5, r0
 800cf38:	68d8      	ldr	r0, [r3, #12]
 800cf3a:	b14c      	cbz	r4, 800cf50 <__assert_func+0x24>
 800cf3c:	4b07      	ldr	r3, [pc, #28]	; (800cf5c <__assert_func+0x30>)
 800cf3e:	9100      	str	r1, [sp, #0]
 800cf40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cf44:	4906      	ldr	r1, [pc, #24]	; (800cf60 <__assert_func+0x34>)
 800cf46:	462b      	mov	r3, r5
 800cf48:	f000 f80e 	bl	800cf68 <fiprintf>
 800cf4c:	f000 f889 	bl	800d062 <abort>
 800cf50:	4b04      	ldr	r3, [pc, #16]	; (800cf64 <__assert_func+0x38>)
 800cf52:	461c      	mov	r4, r3
 800cf54:	e7f3      	b.n	800cf3e <__assert_func+0x12>
 800cf56:	bf00      	nop
 800cf58:	20000010 	.word	0x20000010
 800cf5c:	0800d7b5 	.word	0x0800d7b5
 800cf60:	0800d7c2 	.word	0x0800d7c2
 800cf64:	0800d7f0 	.word	0x0800d7f0

0800cf68 <fiprintf>:
 800cf68:	b40e      	push	{r1, r2, r3}
 800cf6a:	b503      	push	{r0, r1, lr}
 800cf6c:	4601      	mov	r1, r0
 800cf6e:	ab03      	add	r3, sp, #12
 800cf70:	4805      	ldr	r0, [pc, #20]	; (800cf88 <fiprintf+0x20>)
 800cf72:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf76:	6800      	ldr	r0, [r0, #0]
 800cf78:	9301      	str	r3, [sp, #4]
 800cf7a:	f7ff fe69 	bl	800cc50 <_vfiprintf_r>
 800cf7e:	b002      	add	sp, #8
 800cf80:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf84:	b003      	add	sp, #12
 800cf86:	4770      	bx	lr
 800cf88:	20000010 	.word	0x20000010

0800cf8c <_fstat_r>:
 800cf8c:	b538      	push	{r3, r4, r5, lr}
 800cf8e:	4d07      	ldr	r5, [pc, #28]	; (800cfac <_fstat_r+0x20>)
 800cf90:	2300      	movs	r3, #0
 800cf92:	4604      	mov	r4, r0
 800cf94:	4608      	mov	r0, r1
 800cf96:	4611      	mov	r1, r2
 800cf98:	602b      	str	r3, [r5, #0]
 800cf9a:	f7f5 fcdc 	bl	8002956 <_fstat>
 800cf9e:	1c43      	adds	r3, r0, #1
 800cfa0:	d102      	bne.n	800cfa8 <_fstat_r+0x1c>
 800cfa2:	682b      	ldr	r3, [r5, #0]
 800cfa4:	b103      	cbz	r3, 800cfa8 <_fstat_r+0x1c>
 800cfa6:	6023      	str	r3, [r4, #0]
 800cfa8:	bd38      	pop	{r3, r4, r5, pc}
 800cfaa:	bf00      	nop
 800cfac:	2000cf50 	.word	0x2000cf50

0800cfb0 <_isatty_r>:
 800cfb0:	b538      	push	{r3, r4, r5, lr}
 800cfb2:	4d06      	ldr	r5, [pc, #24]	; (800cfcc <_isatty_r+0x1c>)
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	4604      	mov	r4, r0
 800cfb8:	4608      	mov	r0, r1
 800cfba:	602b      	str	r3, [r5, #0]
 800cfbc:	f7f5 fcdb 	bl	8002976 <_isatty>
 800cfc0:	1c43      	adds	r3, r0, #1
 800cfc2:	d102      	bne.n	800cfca <_isatty_r+0x1a>
 800cfc4:	682b      	ldr	r3, [r5, #0]
 800cfc6:	b103      	cbz	r3, 800cfca <_isatty_r+0x1a>
 800cfc8:	6023      	str	r3, [r4, #0]
 800cfca:	bd38      	pop	{r3, r4, r5, pc}
 800cfcc:	2000cf50 	.word	0x2000cf50

0800cfd0 <memmove>:
 800cfd0:	4288      	cmp	r0, r1
 800cfd2:	b510      	push	{r4, lr}
 800cfd4:	eb01 0402 	add.w	r4, r1, r2
 800cfd8:	d902      	bls.n	800cfe0 <memmove+0x10>
 800cfda:	4284      	cmp	r4, r0
 800cfdc:	4623      	mov	r3, r4
 800cfde:	d807      	bhi.n	800cff0 <memmove+0x20>
 800cfe0:	1e43      	subs	r3, r0, #1
 800cfe2:	42a1      	cmp	r1, r4
 800cfe4:	d008      	beq.n	800cff8 <memmove+0x28>
 800cfe6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cfea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cfee:	e7f8      	b.n	800cfe2 <memmove+0x12>
 800cff0:	4402      	add	r2, r0
 800cff2:	4601      	mov	r1, r0
 800cff4:	428a      	cmp	r2, r1
 800cff6:	d100      	bne.n	800cffa <memmove+0x2a>
 800cff8:	bd10      	pop	{r4, pc}
 800cffa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cffe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d002:	e7f7      	b.n	800cff4 <memmove+0x24>

0800d004 <_realloc_r>:
 800d004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d008:	4680      	mov	r8, r0
 800d00a:	4614      	mov	r4, r2
 800d00c:	460e      	mov	r6, r1
 800d00e:	b921      	cbnz	r1, 800d01a <_realloc_r+0x16>
 800d010:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d014:	4611      	mov	r1, r2
 800d016:	f7fb bdb3 	b.w	8008b80 <_malloc_r>
 800d01a:	b92a      	cbnz	r2, 800d028 <_realloc_r+0x24>
 800d01c:	f7fb fd44 	bl	8008aa8 <_free_r>
 800d020:	4625      	mov	r5, r4
 800d022:	4628      	mov	r0, r5
 800d024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d028:	f000 f822 	bl	800d070 <_malloc_usable_size_r>
 800d02c:	4284      	cmp	r4, r0
 800d02e:	4607      	mov	r7, r0
 800d030:	d802      	bhi.n	800d038 <_realloc_r+0x34>
 800d032:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d036:	d812      	bhi.n	800d05e <_realloc_r+0x5a>
 800d038:	4621      	mov	r1, r4
 800d03a:	4640      	mov	r0, r8
 800d03c:	f7fb fda0 	bl	8008b80 <_malloc_r>
 800d040:	4605      	mov	r5, r0
 800d042:	2800      	cmp	r0, #0
 800d044:	d0ed      	beq.n	800d022 <_realloc_r+0x1e>
 800d046:	42bc      	cmp	r4, r7
 800d048:	4622      	mov	r2, r4
 800d04a:	4631      	mov	r1, r6
 800d04c:	bf28      	it	cs
 800d04e:	463a      	movcs	r2, r7
 800d050:	f7fb fd14 	bl	8008a7c <memcpy>
 800d054:	4631      	mov	r1, r6
 800d056:	4640      	mov	r0, r8
 800d058:	f7fb fd26 	bl	8008aa8 <_free_r>
 800d05c:	e7e1      	b.n	800d022 <_realloc_r+0x1e>
 800d05e:	4635      	mov	r5, r6
 800d060:	e7df      	b.n	800d022 <_realloc_r+0x1e>

0800d062 <abort>:
 800d062:	b508      	push	{r3, lr}
 800d064:	2006      	movs	r0, #6
 800d066:	f000 f833 	bl	800d0d0 <raise>
 800d06a:	2001      	movs	r0, #1
 800d06c:	f7f5 fc24 	bl	80028b8 <_exit>

0800d070 <_malloc_usable_size_r>:
 800d070:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d074:	1f18      	subs	r0, r3, #4
 800d076:	2b00      	cmp	r3, #0
 800d078:	bfbc      	itt	lt
 800d07a:	580b      	ldrlt	r3, [r1, r0]
 800d07c:	18c0      	addlt	r0, r0, r3
 800d07e:	4770      	bx	lr

0800d080 <_raise_r>:
 800d080:	291f      	cmp	r1, #31
 800d082:	b538      	push	{r3, r4, r5, lr}
 800d084:	4604      	mov	r4, r0
 800d086:	460d      	mov	r5, r1
 800d088:	d904      	bls.n	800d094 <_raise_r+0x14>
 800d08a:	2316      	movs	r3, #22
 800d08c:	6003      	str	r3, [r0, #0]
 800d08e:	f04f 30ff 	mov.w	r0, #4294967295
 800d092:	bd38      	pop	{r3, r4, r5, pc}
 800d094:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d096:	b112      	cbz	r2, 800d09e <_raise_r+0x1e>
 800d098:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d09c:	b94b      	cbnz	r3, 800d0b2 <_raise_r+0x32>
 800d09e:	4620      	mov	r0, r4
 800d0a0:	f000 f830 	bl	800d104 <_getpid_r>
 800d0a4:	462a      	mov	r2, r5
 800d0a6:	4601      	mov	r1, r0
 800d0a8:	4620      	mov	r0, r4
 800d0aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0ae:	f000 b817 	b.w	800d0e0 <_kill_r>
 800d0b2:	2b01      	cmp	r3, #1
 800d0b4:	d00a      	beq.n	800d0cc <_raise_r+0x4c>
 800d0b6:	1c59      	adds	r1, r3, #1
 800d0b8:	d103      	bne.n	800d0c2 <_raise_r+0x42>
 800d0ba:	2316      	movs	r3, #22
 800d0bc:	6003      	str	r3, [r0, #0]
 800d0be:	2001      	movs	r0, #1
 800d0c0:	e7e7      	b.n	800d092 <_raise_r+0x12>
 800d0c2:	2400      	movs	r4, #0
 800d0c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d0c8:	4628      	mov	r0, r5
 800d0ca:	4798      	blx	r3
 800d0cc:	2000      	movs	r0, #0
 800d0ce:	e7e0      	b.n	800d092 <_raise_r+0x12>

0800d0d0 <raise>:
 800d0d0:	4b02      	ldr	r3, [pc, #8]	; (800d0dc <raise+0xc>)
 800d0d2:	4601      	mov	r1, r0
 800d0d4:	6818      	ldr	r0, [r3, #0]
 800d0d6:	f7ff bfd3 	b.w	800d080 <_raise_r>
 800d0da:	bf00      	nop
 800d0dc:	20000010 	.word	0x20000010

0800d0e0 <_kill_r>:
 800d0e0:	b538      	push	{r3, r4, r5, lr}
 800d0e2:	4d07      	ldr	r5, [pc, #28]	; (800d100 <_kill_r+0x20>)
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	4604      	mov	r4, r0
 800d0e8:	4608      	mov	r0, r1
 800d0ea:	4611      	mov	r1, r2
 800d0ec:	602b      	str	r3, [r5, #0]
 800d0ee:	f7f5 fbd3 	bl	8002898 <_kill>
 800d0f2:	1c43      	adds	r3, r0, #1
 800d0f4:	d102      	bne.n	800d0fc <_kill_r+0x1c>
 800d0f6:	682b      	ldr	r3, [r5, #0]
 800d0f8:	b103      	cbz	r3, 800d0fc <_kill_r+0x1c>
 800d0fa:	6023      	str	r3, [r4, #0]
 800d0fc:	bd38      	pop	{r3, r4, r5, pc}
 800d0fe:	bf00      	nop
 800d100:	2000cf50 	.word	0x2000cf50

0800d104 <_getpid_r>:
 800d104:	f7f5 bbc0 	b.w	8002888 <_getpid>

0800d108 <_init>:
 800d108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d10a:	bf00      	nop
 800d10c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d10e:	bc08      	pop	{r3}
 800d110:	469e      	mov	lr, r3
 800d112:	4770      	bx	lr

0800d114 <_fini>:
 800d114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d116:	bf00      	nop
 800d118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d11a:	bc08      	pop	{r3}
 800d11c:	469e      	mov	lr, r3
 800d11e:	4770      	bx	lr
