Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  8 13:56:08 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8217)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16413)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8217)
---------------------------
 There are 8199 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16413)
----------------------------------------------------
 There are 16413 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.516        0.000                      0                    1        0.423        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.516        0.000                      0                    1        0.423        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.516ns  (required time - arrival time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.642ns (42.077%)  route 0.884ns (57.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.553     5.074    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.884     6.476    genblk1[0].fDiv/clkDiv
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124     6.600 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     6.600    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.435    14.776    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism              0.298    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.077    15.116    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  8.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.505%)  route 0.334ns (61.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.561     1.444    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.334     1.942    genblk1[0].fDiv/clkDiv
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.987 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.987    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.829     1.957    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.120     1.564    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.423    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y52   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y52   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y52   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y52   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y52   genblk1[0].fDiv/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         16424 Endpoints
Min Delay         16424 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[165]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[1016]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        283.355ns  (logic 18.120ns (6.395%)  route 265.235ns (93.605%))
  Logic Levels:           138  (CARRY4=78 FDRE=1 LUT2=49 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE                         0.000     0.000 r  counter_reg[165]/C
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[165]/Q
                         net (fo=3, routed)           2.377     2.833    counter_reg[165]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.489 r  counter_reg[0]_i_2220/CO[3]
                         net (fo=1, routed)           0.000     3.489    counter_reg[0]_i_2220_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.603 r  counter_reg[0]_i_2218/CO[3]
                         net (fo=1, routed)           0.000     3.603    counter_reg[0]_i_2218_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.717 r  counter_reg[0]_i_2217/CO[3]
                         net (fo=1, routed)           0.000     3.717    counter_reg[0]_i_2217_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.831 r  counter_reg[0]_i_2235/CO[3]
                         net (fo=1, routed)           0.000     3.831    counter_reg[0]_i_2235_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.945 r  counter_reg[0]_i_2233/CO[3]
                         net (fo=1, routed)           0.000     3.945    counter_reg[0]_i_2233_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.059 r  counter_reg[0]_i_2232/CO[3]
                         net (fo=1, routed)           0.000     4.059    counter_reg[0]_i_2232_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.173 r  counter_reg[0]_i_2227/CO[3]
                         net (fo=1, routed)           0.000     4.173    counter_reg[0]_i_2227_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.287 r  counter_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     4.287    counter_reg[0]_i_2230_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.401 r  counter_reg[0]_i_2229/CO[3]
                         net (fo=1, routed)           0.000     4.401    counter_reg[0]_i_2229_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  counter_reg[0]_i_2222/CO[3]
                         net (fo=1, routed)           0.000     4.515    counter_reg[0]_i_2222_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  counter_reg[0]_i_2225/CO[3]
                         net (fo=1, routed)           0.000     4.629    counter_reg[0]_i_2225_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  counter_reg[0]_i_2224/CO[3]
                         net (fo=1, routed)           0.000     4.743    counter_reg[0]_i_2224_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  counter_reg[0]_i_1265/CO[3]
                         net (fo=1, routed)           0.000     4.857    counter_reg[0]_i_1265_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  counter_reg[0]_i_1263/CO[3]
                         net (fo=1, routed)           0.000     4.971    counter_reg[0]_i_1263_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  counter_reg[0]_i_1262/CO[3]
                         net (fo=1, routed)           0.000     5.085    counter_reg[0]_i_1262_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  counter_reg[0]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     5.199    counter_reg[0]_i_1257_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  counter_reg[0]_i_1260/CO[3]
                         net (fo=1, routed)           0.000     5.313    counter_reg[0]_i_1260_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  counter_reg[0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000     5.427    counter_reg[0]_i_1259_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  counter_reg[0]_i_1252/CO[3]
                         net (fo=1, routed)           0.000     5.541    counter_reg[0]_i_1252_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  counter_reg[0]_i_1255/CO[3]
                         net (fo=1, routed)           0.000     5.655    counter_reg[0]_i_1255_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  counter_reg[0]_i_1254/CO[3]
                         net (fo=1, routed)           0.009     5.778    counter_reg[0]_i_1254_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.892 r  counter_reg[0]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     5.892    counter_reg[0]_i_1250_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.006 r  counter_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000     6.006    counter_reg[0]_i_1248_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.120 r  counter_reg[0]_i_1247/CO[3]
                         net (fo=1, routed)           0.000     6.120    counter_reg[0]_i_1247_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  counter_reg[0]_i_1242/CO[3]
                         net (fo=1, routed)           0.000     6.234    counter_reg[0]_i_1242_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  counter_reg[0]_i_1245/CO[3]
                         net (fo=1, routed)           0.000     6.348    counter_reg[0]_i_1245_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  counter_reg[0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000     6.462    counter_reg[0]_i_1244_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  counter_reg[0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     6.576    counter_reg[0]_i_1236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  counter_reg[0]_i_1240/CO[3]
                         net (fo=1, routed)           0.000     6.690    counter_reg[0]_i_1240_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  counter_reg[0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     6.804    counter_reg[0]_i_1239_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  counter_reg[0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000     6.918    counter_reg[0]_i_1291_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  counter_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     7.032    counter_reg[0]_i_1289_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  counter_reg[0]_i_1288/CO[3]
                         net (fo=1, routed)           0.000     7.146    counter_reg[0]_i_1288_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  counter_reg[0]_i_1283/CO[3]
                         net (fo=1, routed)           0.000     7.260    counter_reg[0]_i_1283_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  counter_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000     7.374    counter_reg[0]_i_1286_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  counter_reg[0]_i_1285/CO[3]
                         net (fo=1, routed)           0.000     7.488    counter_reg[0]_i_1285_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  counter_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000     7.602    counter_reg[0]_i_1279_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.759 r  counter_reg[0]_i_2134/CO[1]
                         net (fo=1, routed)           0.647     8.406    counter_reg[0]_i_2134_n_2
    SLICE_X62Y40         LUT2 (Prop_lut2_I1_O)        0.329     8.735 r  counter[0]_i_955/O
                         net (fo=80, routed)          5.805    14.539    counter[0]_i_955_n_0
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.663 r  counter[0]_i_240/O
                         net (fo=80, routed)          2.560    17.223    counter[0]_i_240_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.347 r  counter[0]_i_256/O
                         net (fo=80, routed)          1.295    18.642    counter[0]_i_256_n_0
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124    18.766 r  counter[0]_i_1000/O
                         net (fo=80, routed)          6.633    25.399    counter[0]_i_1000_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.124    25.523 r  counter[0]_i_1022/O
                         net (fo=80, routed)          1.432    26.955    counter[0]_i_1022_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I0_O)        0.124    27.079 r  counter[0]_i_2038/O
                         net (fo=80, routed)          1.652    28.731    counter[0]_i_2038_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.855 r  counter[0]_i_1974/O
                         net (fo=80, routed)          1.235    30.090    counter[0]_i_1974_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124    30.214 r  counter[0]_i_1987/O
                         net (fo=80, routed)          5.218    35.433    counter[0]_i_1987_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124    35.557 r  counter[0]_i_1904/O
                         net (fo=80, routed)          0.600    36.157    counter[0]_i_1904_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124    36.281 r  counter[0]_i_1784/O
                         net (fo=80, routed)          1.297    37.578    counter[0]_i_1784_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    37.702 r  counter[0]_i_1718/O
                         net (fo=80, routed)          0.446    38.147    counter[0]_i_1718_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    38.271 r  counter[0]_i_1721/O
                         net (fo=80, routed)          5.587    43.859    counter[0]_i_1721_n_0
    SLICE_X36Y110        LUT2 (Prop_lut2_I0_O)        0.124    43.983 r  counter[0]_i_1795/O
                         net (fo=80, routed)          5.328    49.310    counter[0]_i_1795_n_0
    SLICE_X32Y141        LUT2 (Prop_lut2_I0_O)        0.124    49.434 r  counter[0]_i_2343/O
                         net (fo=80, routed)          2.904    52.339    counter[0]_i_2343_n_0
    SLICE_X34Y76         LUT2 (Prop_lut2_I0_O)        0.124    52.463 r  counter[0]_i_1378/O
                         net (fo=80, routed)          1.146    53.609    counter[0]_i_1378_n_0
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124    53.733 r  counter[0]_i_1403/O
                         net (fo=80, routed)          6.201    59.934    counter[0]_i_1403_n_0
    SLICE_X36Y116        LUT2 (Prop_lut2_I0_O)        0.124    60.058 r  counter[0]_i_1488/O
                         net (fo=80, routed)          5.195    65.253    counter[0]_i_1488_n_0
    SLICE_X35Y144        LUT2 (Prop_lut2_I0_O)        0.124    65.377 r  counter[0]_i_1428/O
                         net (fo=80, routed)          4.193    69.569    counter[0]_i_1428_n_0
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.124    69.693 r  counter[0]_i_1441/O
                         net (fo=80, routed)          5.497    75.191    counter[0]_i_1441_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    75.315 r  counter[0]_i_1172/O
                         net (fo=80, routed)          6.863    82.178    counter[0]_i_1172_n_0
    SLICE_X50Y127        LUT2 (Prop_lut2_I0_O)        0.124    82.302 r  counter[0]_i_468/O
                         net (fo=80, routed)          1.810    84.112    counter[0]_i_468_n_0
    SLICE_X53Y138        LUT2 (Prop_lut2_I0_O)        0.124    84.236 r  counter[0]_i_402/O
                         net (fo=80, routed)          2.602    86.838    counter[0]_i_402_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.124    86.962 r  counter[0]_i_415/O
                         net (fo=80, routed)          5.033    91.995    counter[0]_i_415_n_0
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.124    92.119 r  counter[0]_i_367/O
                         net (fo=79, routed)          4.459    96.578    counter[0]_i_367_n_0
    SLICE_X40Y144        LUT5 (Prop_lut5_I3_O)        0.124    96.702 r  counter[0]_i_393/O
                         net (fo=1, routed)           1.032    97.734    counter[0]_i_393_n_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I5_O)        0.124    97.858 r  counter[0]_i_95/O
                         net (fo=1, routed)           0.994    98.852    counter[0]_i_95_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124    98.976 r  counter[0]_i_18/O
                         net (fo=1, routed)           6.466   105.441    counter[0]_i_18_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.565 r  counter[0]_i_4/O
                         net (fo=1, routed)           1.634   107.199    counter[0]_i_4_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124   107.323 r  counter[0]_i_1/O
                         net (fo=4099, routed)       17.685   125.008    p_2_out
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  counter2[0]_i_2211/O
                         net (fo=1, routed)           0.000   125.132    counter2[0]_i_2211_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.664 r  counter2_reg[0]_i_1115/CO[3]
                         net (fo=1, routed)           0.000   125.664    counter2_reg[0]_i_1115_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.778 r  counter2_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000   125.778    counter2_reg[0]_i_381_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.892 r  counter2_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000   125.892    counter2_reg[0]_i_397_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.006 r  counter2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   126.006    counter2_reg[0]_i_396_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.120 r  counter2_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000   126.120    counter2_reg[0]_i_395_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.234 r  counter2_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000   126.234    counter2_reg[0]_i_394_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.348 r  counter2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   126.348    counter2_reg[0]_i_399_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.462 r  counter2_reg[0]_i_398/CO[3]
                         net (fo=1, routed)           0.000   126.462    counter2_reg[0]_i_398_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.576 r  counter2_reg[0]_i_341/CO[3]
                         net (fo=1, routed)           0.000   126.576    counter2_reg[0]_i_341_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.690 r  counter2_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000   126.690    counter2_reg[0]_i_340_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.804 r  counter2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000   126.804    counter2_reg[0]_i_339_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.918 r  counter2_reg[0]_i_337/CO[3]
                         net (fo=1, routed)           0.000   126.918    counter2_reg[0]_i_337_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.032 r  counter2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000   127.032    counter2_reg[0]_i_336_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.146 r  counter2_reg[0]_i_338/CO[3]
                         net (fo=1, routed)           0.000   127.146    counter2_reg[0]_i_338_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.260 r  counter2_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000   127.260    counter2_reg[0]_i_333_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.374 r  counter2_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000   127.374    counter2_reg[0]_i_332_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.488 r  counter2_reg[0]_i_335/CO[3]
                         net (fo=1, routed)           0.000   127.488    counter2_reg[0]_i_335_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.602 r  counter2_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000   127.602    counter2_reg[0]_i_334_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.716 r  counter2_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000   127.716    counter2_reg[0]_i_350_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.830 r  counter2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000   127.830    counter2_reg[0]_i_349_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.944 r  counter2_reg[0]_i_347/CO[3]
                         net (fo=1, routed)           0.000   127.944    counter2_reg[0]_i_347_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.058 r  counter2_reg[0]_i_346/CO[3]
                         net (fo=1, routed)           0.000   128.058    counter2_reg[0]_i_346_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.172 r  counter2_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000   128.172    counter2_reg[0]_i_348_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.286 r  counter2_reg[0]_i_343/CO[3]
                         net (fo=1, routed)           0.000   128.286    counter2_reg[0]_i_343_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.400 r  counter2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009   128.409    counter2_reg[0]_i_342_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.523 r  counter2_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000   128.523    counter2_reg[0]_i_345_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.637 r  counter2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000   128.637    counter2_reg[0]_i_344_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.751 r  counter2_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000   128.751    counter2_reg[0]_i_359_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.865 r  counter2_reg[0]_i_358/CO[3]
                         net (fo=1, routed)           0.000   128.865    counter2_reg[0]_i_358_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.979 r  counter2_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000   128.979    counter2_reg[0]_i_356_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.093 r  counter2_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000   129.093    counter2_reg[0]_i_355_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.207 r  counter2_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   129.207    counter2_reg[0]_i_357_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.321 r  counter2_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.000   129.321    counter2_reg[0]_i_352_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.435 r  counter2_reg[0]_i_351/CO[3]
                         net (fo=1, routed)           0.000   129.435    counter2_reg[0]_i_351_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.549 r  counter2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   129.549    counter2_reg[0]_i_354_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.663 r  counter2_reg[0]_i_353/CO[3]
                         net (fo=1, routed)           0.000   129.663    counter2_reg[0]_i_353_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.777 r  counter2_reg[0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000   129.777    counter2_reg[0]_i_1222_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.891 r  counter2_reg[0]_i_1224/CO[3]
                         net (fo=1, routed)           0.000   129.891    counter2_reg[0]_i_1224_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.005 r  counter2_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000   130.005    counter2_reg[0]_i_1223_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.162 r  counter2_reg[0]_i_1237/CO[1]
                         net (fo=80, routed)          0.467   130.629    counter2_reg[0]_i_1237_n_2
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329   130.958 r  counter2[0]_i_955/O
                         net (fo=80, routed)          5.010   135.968    counter2[0]_i_955_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124   136.092 r  counter2[0]_i_240/O
                         net (fo=80, routed)          2.420   138.512    counter2[0]_i_240_n_0
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.124   138.636 r  counter2[0]_i_256/O
                         net (fo=80, routed)          0.951   139.587    counter2[0]_i_256_n_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.124   139.711 r  counter2[0]_i_1000/O
                         net (fo=80, routed)          6.345   146.056    counter2[0]_i_1000_n_0
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.124   146.180 r  counter2[0]_i_1022/O
                         net (fo=80, routed)          2.281   148.461    counter2[0]_i_1022_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124   148.585 r  counter2[0]_i_2038/O
                         net (fo=80, routed)          5.050   153.636    counter2[0]_i_2038_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.124   153.760 r  counter2[0]_i_1974/O
                         net (fo=80, routed)          1.080   154.840    counter2[0]_i_1974_n_0
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.124   154.964 r  counter2[0]_i_1987/O
                         net (fo=80, routed)          6.667   161.631    counter2[0]_i_1987_n_0
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.124   161.755 r  counter2[0]_i_1904/O
                         net (fo=80, routed)          6.429   168.184    counter2[0]_i_1904_n_0
    SLICE_X6Y129         LUT2 (Prop_lut2_I0_O)        0.124   168.308 r  counter2[0]_i_1784/O
                         net (fo=80, routed)          1.476   169.784    counter2[0]_i_1784_n_0
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124   169.908 r  counter2[0]_i_1718/O
                         net (fo=80, routed)          2.751   172.660    counter2[0]_i_1718_n_0
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124   172.784 r  counter2[0]_i_1721/O
                         net (fo=80, routed)          6.049   178.833    counter2[0]_i_1721_n_0
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.124   178.957 r  counter2[0]_i_1795/O
                         net (fo=80, routed)          7.597   186.554    counter2[0]_i_1795_n_0
    SLICE_X8Y137         LUT2 (Prop_lut2_I0_O)        0.124   186.678 r  counter2[0]_i_2344/O
                         net (fo=80, routed)          0.871   187.549    counter2[0]_i_2344_n_0
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.124   187.673 r  counter2[0]_i_1378/O
                         net (fo=80, routed)          2.425   190.097    counter2[0]_i_1378_n_0
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.124   190.221 r  counter2[0]_i_1403/O
                         net (fo=80, routed)          5.986   196.208    counter2[0]_i_1403_n_0
    SLICE_X12Y119        LUT2 (Prop_lut2_I0_O)        0.124   196.332 r  counter2[0]_i_1488/O
                         net (fo=80, routed)          4.536   200.868    counter2[0]_i_1488_n_0
    SLICE_X16Y142        LUT2 (Prop_lut2_I0_O)        0.124   200.992 r  counter2[0]_i_1428/O
                         net (fo=80, routed)          3.070   204.062    counter2[0]_i_1428_n_0
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124   204.186 r  counter2[0]_i_1441/O
                         net (fo=80, routed)          1.958   206.144    counter2[0]_i_1441_n_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124   206.268 r  counter2[0]_i_1172/O
                         net (fo=80, routed)          5.689   211.957    counter2[0]_i_1172_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.124   212.081 r  counter2[0]_i_468/O
                         net (fo=80, routed)          3.937   216.018    counter2[0]_i_468_n_0
    SLICE_X21Y147        LUT2 (Prop_lut2_I0_O)        0.124   216.142 r  counter2[0]_i_402/O
                         net (fo=80, routed)          2.648   218.791    counter2[0]_i_402_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I0_O)        0.124   218.915 r  counter2[0]_i_415/O
                         net (fo=80, routed)          5.351   224.265    counter2[0]_i_415_n_0
    SLICE_X31Y128        LUT2 (Prop_lut2_I0_O)        0.124   224.389 r  counter2[0]_i_367/O
                         net (fo=79, routed)          2.582   226.971    counter2[0]_i_367_n_0
    SLICE_X27Y143        LUT5 (Prop_lut5_I3_O)        0.124   227.095 r  counter2[0]_i_393/O
                         net (fo=1, routed)           0.815   227.910    counter2[0]_i_393_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I5_O)        0.124   228.034 r  counter2[0]_i_95/O
                         net (fo=1, routed)           0.781   228.815    counter2[0]_i_95_n_0
    SLICE_X27Y145        LUT5 (Prop_lut5_I4_O)        0.124   228.939 r  counter2[0]_i_18/O
                         net (fo=1, routed)           6.082   235.022    counter2[0]_i_18_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.124   235.146 r  counter2[0]_i_4/O
                         net (fo=1, routed)           2.855   238.001    counter2[0]_i_4_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124   238.124 r  counter2[0]_i_1/O
                         net (fo=4097, routed)       45.230   283.355    p_5_out
    SLICE_X5Y104         FDRE                                         r  counter2_reg[1016]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[165]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[1017]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        283.355ns  (logic 18.120ns (6.395%)  route 265.235ns (93.605%))
  Logic Levels:           138  (CARRY4=78 FDRE=1 LUT2=49 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE                         0.000     0.000 r  counter_reg[165]/C
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[165]/Q
                         net (fo=3, routed)           2.377     2.833    counter_reg[165]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.489 r  counter_reg[0]_i_2220/CO[3]
                         net (fo=1, routed)           0.000     3.489    counter_reg[0]_i_2220_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.603 r  counter_reg[0]_i_2218/CO[3]
                         net (fo=1, routed)           0.000     3.603    counter_reg[0]_i_2218_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.717 r  counter_reg[0]_i_2217/CO[3]
                         net (fo=1, routed)           0.000     3.717    counter_reg[0]_i_2217_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.831 r  counter_reg[0]_i_2235/CO[3]
                         net (fo=1, routed)           0.000     3.831    counter_reg[0]_i_2235_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.945 r  counter_reg[0]_i_2233/CO[3]
                         net (fo=1, routed)           0.000     3.945    counter_reg[0]_i_2233_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.059 r  counter_reg[0]_i_2232/CO[3]
                         net (fo=1, routed)           0.000     4.059    counter_reg[0]_i_2232_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.173 r  counter_reg[0]_i_2227/CO[3]
                         net (fo=1, routed)           0.000     4.173    counter_reg[0]_i_2227_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.287 r  counter_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     4.287    counter_reg[0]_i_2230_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.401 r  counter_reg[0]_i_2229/CO[3]
                         net (fo=1, routed)           0.000     4.401    counter_reg[0]_i_2229_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  counter_reg[0]_i_2222/CO[3]
                         net (fo=1, routed)           0.000     4.515    counter_reg[0]_i_2222_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  counter_reg[0]_i_2225/CO[3]
                         net (fo=1, routed)           0.000     4.629    counter_reg[0]_i_2225_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  counter_reg[0]_i_2224/CO[3]
                         net (fo=1, routed)           0.000     4.743    counter_reg[0]_i_2224_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  counter_reg[0]_i_1265/CO[3]
                         net (fo=1, routed)           0.000     4.857    counter_reg[0]_i_1265_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  counter_reg[0]_i_1263/CO[3]
                         net (fo=1, routed)           0.000     4.971    counter_reg[0]_i_1263_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  counter_reg[0]_i_1262/CO[3]
                         net (fo=1, routed)           0.000     5.085    counter_reg[0]_i_1262_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  counter_reg[0]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     5.199    counter_reg[0]_i_1257_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  counter_reg[0]_i_1260/CO[3]
                         net (fo=1, routed)           0.000     5.313    counter_reg[0]_i_1260_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  counter_reg[0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000     5.427    counter_reg[0]_i_1259_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  counter_reg[0]_i_1252/CO[3]
                         net (fo=1, routed)           0.000     5.541    counter_reg[0]_i_1252_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  counter_reg[0]_i_1255/CO[3]
                         net (fo=1, routed)           0.000     5.655    counter_reg[0]_i_1255_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  counter_reg[0]_i_1254/CO[3]
                         net (fo=1, routed)           0.009     5.778    counter_reg[0]_i_1254_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.892 r  counter_reg[0]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     5.892    counter_reg[0]_i_1250_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.006 r  counter_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000     6.006    counter_reg[0]_i_1248_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.120 r  counter_reg[0]_i_1247/CO[3]
                         net (fo=1, routed)           0.000     6.120    counter_reg[0]_i_1247_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  counter_reg[0]_i_1242/CO[3]
                         net (fo=1, routed)           0.000     6.234    counter_reg[0]_i_1242_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  counter_reg[0]_i_1245/CO[3]
                         net (fo=1, routed)           0.000     6.348    counter_reg[0]_i_1245_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  counter_reg[0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000     6.462    counter_reg[0]_i_1244_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  counter_reg[0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     6.576    counter_reg[0]_i_1236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  counter_reg[0]_i_1240/CO[3]
                         net (fo=1, routed)           0.000     6.690    counter_reg[0]_i_1240_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  counter_reg[0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     6.804    counter_reg[0]_i_1239_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  counter_reg[0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000     6.918    counter_reg[0]_i_1291_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  counter_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     7.032    counter_reg[0]_i_1289_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  counter_reg[0]_i_1288/CO[3]
                         net (fo=1, routed)           0.000     7.146    counter_reg[0]_i_1288_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  counter_reg[0]_i_1283/CO[3]
                         net (fo=1, routed)           0.000     7.260    counter_reg[0]_i_1283_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  counter_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000     7.374    counter_reg[0]_i_1286_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  counter_reg[0]_i_1285/CO[3]
                         net (fo=1, routed)           0.000     7.488    counter_reg[0]_i_1285_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  counter_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000     7.602    counter_reg[0]_i_1279_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.759 r  counter_reg[0]_i_2134/CO[1]
                         net (fo=1, routed)           0.647     8.406    counter_reg[0]_i_2134_n_2
    SLICE_X62Y40         LUT2 (Prop_lut2_I1_O)        0.329     8.735 r  counter[0]_i_955/O
                         net (fo=80, routed)          5.805    14.539    counter[0]_i_955_n_0
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.663 r  counter[0]_i_240/O
                         net (fo=80, routed)          2.560    17.223    counter[0]_i_240_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.347 r  counter[0]_i_256/O
                         net (fo=80, routed)          1.295    18.642    counter[0]_i_256_n_0
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124    18.766 r  counter[0]_i_1000/O
                         net (fo=80, routed)          6.633    25.399    counter[0]_i_1000_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.124    25.523 r  counter[0]_i_1022/O
                         net (fo=80, routed)          1.432    26.955    counter[0]_i_1022_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I0_O)        0.124    27.079 r  counter[0]_i_2038/O
                         net (fo=80, routed)          1.652    28.731    counter[0]_i_2038_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.855 r  counter[0]_i_1974/O
                         net (fo=80, routed)          1.235    30.090    counter[0]_i_1974_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124    30.214 r  counter[0]_i_1987/O
                         net (fo=80, routed)          5.218    35.433    counter[0]_i_1987_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124    35.557 r  counter[0]_i_1904/O
                         net (fo=80, routed)          0.600    36.157    counter[0]_i_1904_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124    36.281 r  counter[0]_i_1784/O
                         net (fo=80, routed)          1.297    37.578    counter[0]_i_1784_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    37.702 r  counter[0]_i_1718/O
                         net (fo=80, routed)          0.446    38.147    counter[0]_i_1718_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    38.271 r  counter[0]_i_1721/O
                         net (fo=80, routed)          5.587    43.859    counter[0]_i_1721_n_0
    SLICE_X36Y110        LUT2 (Prop_lut2_I0_O)        0.124    43.983 r  counter[0]_i_1795/O
                         net (fo=80, routed)          5.328    49.310    counter[0]_i_1795_n_0
    SLICE_X32Y141        LUT2 (Prop_lut2_I0_O)        0.124    49.434 r  counter[0]_i_2343/O
                         net (fo=80, routed)          2.904    52.339    counter[0]_i_2343_n_0
    SLICE_X34Y76         LUT2 (Prop_lut2_I0_O)        0.124    52.463 r  counter[0]_i_1378/O
                         net (fo=80, routed)          1.146    53.609    counter[0]_i_1378_n_0
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124    53.733 r  counter[0]_i_1403/O
                         net (fo=80, routed)          6.201    59.934    counter[0]_i_1403_n_0
    SLICE_X36Y116        LUT2 (Prop_lut2_I0_O)        0.124    60.058 r  counter[0]_i_1488/O
                         net (fo=80, routed)          5.195    65.253    counter[0]_i_1488_n_0
    SLICE_X35Y144        LUT2 (Prop_lut2_I0_O)        0.124    65.377 r  counter[0]_i_1428/O
                         net (fo=80, routed)          4.193    69.569    counter[0]_i_1428_n_0
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.124    69.693 r  counter[0]_i_1441/O
                         net (fo=80, routed)          5.497    75.191    counter[0]_i_1441_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    75.315 r  counter[0]_i_1172/O
                         net (fo=80, routed)          6.863    82.178    counter[0]_i_1172_n_0
    SLICE_X50Y127        LUT2 (Prop_lut2_I0_O)        0.124    82.302 r  counter[0]_i_468/O
                         net (fo=80, routed)          1.810    84.112    counter[0]_i_468_n_0
    SLICE_X53Y138        LUT2 (Prop_lut2_I0_O)        0.124    84.236 r  counter[0]_i_402/O
                         net (fo=80, routed)          2.602    86.838    counter[0]_i_402_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.124    86.962 r  counter[0]_i_415/O
                         net (fo=80, routed)          5.033    91.995    counter[0]_i_415_n_0
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.124    92.119 r  counter[0]_i_367/O
                         net (fo=79, routed)          4.459    96.578    counter[0]_i_367_n_0
    SLICE_X40Y144        LUT5 (Prop_lut5_I3_O)        0.124    96.702 r  counter[0]_i_393/O
                         net (fo=1, routed)           1.032    97.734    counter[0]_i_393_n_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I5_O)        0.124    97.858 r  counter[0]_i_95/O
                         net (fo=1, routed)           0.994    98.852    counter[0]_i_95_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124    98.976 r  counter[0]_i_18/O
                         net (fo=1, routed)           6.466   105.441    counter[0]_i_18_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.565 r  counter[0]_i_4/O
                         net (fo=1, routed)           1.634   107.199    counter[0]_i_4_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124   107.323 r  counter[0]_i_1/O
                         net (fo=4099, routed)       17.685   125.008    p_2_out
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  counter2[0]_i_2211/O
                         net (fo=1, routed)           0.000   125.132    counter2[0]_i_2211_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.664 r  counter2_reg[0]_i_1115/CO[3]
                         net (fo=1, routed)           0.000   125.664    counter2_reg[0]_i_1115_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.778 r  counter2_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000   125.778    counter2_reg[0]_i_381_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.892 r  counter2_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000   125.892    counter2_reg[0]_i_397_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.006 r  counter2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   126.006    counter2_reg[0]_i_396_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.120 r  counter2_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000   126.120    counter2_reg[0]_i_395_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.234 r  counter2_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000   126.234    counter2_reg[0]_i_394_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.348 r  counter2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   126.348    counter2_reg[0]_i_399_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.462 r  counter2_reg[0]_i_398/CO[3]
                         net (fo=1, routed)           0.000   126.462    counter2_reg[0]_i_398_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.576 r  counter2_reg[0]_i_341/CO[3]
                         net (fo=1, routed)           0.000   126.576    counter2_reg[0]_i_341_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.690 r  counter2_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000   126.690    counter2_reg[0]_i_340_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.804 r  counter2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000   126.804    counter2_reg[0]_i_339_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.918 r  counter2_reg[0]_i_337/CO[3]
                         net (fo=1, routed)           0.000   126.918    counter2_reg[0]_i_337_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.032 r  counter2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000   127.032    counter2_reg[0]_i_336_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.146 r  counter2_reg[0]_i_338/CO[3]
                         net (fo=1, routed)           0.000   127.146    counter2_reg[0]_i_338_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.260 r  counter2_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000   127.260    counter2_reg[0]_i_333_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.374 r  counter2_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000   127.374    counter2_reg[0]_i_332_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.488 r  counter2_reg[0]_i_335/CO[3]
                         net (fo=1, routed)           0.000   127.488    counter2_reg[0]_i_335_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.602 r  counter2_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000   127.602    counter2_reg[0]_i_334_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.716 r  counter2_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000   127.716    counter2_reg[0]_i_350_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.830 r  counter2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000   127.830    counter2_reg[0]_i_349_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.944 r  counter2_reg[0]_i_347/CO[3]
                         net (fo=1, routed)           0.000   127.944    counter2_reg[0]_i_347_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.058 r  counter2_reg[0]_i_346/CO[3]
                         net (fo=1, routed)           0.000   128.058    counter2_reg[0]_i_346_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.172 r  counter2_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000   128.172    counter2_reg[0]_i_348_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.286 r  counter2_reg[0]_i_343/CO[3]
                         net (fo=1, routed)           0.000   128.286    counter2_reg[0]_i_343_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.400 r  counter2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009   128.409    counter2_reg[0]_i_342_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.523 r  counter2_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000   128.523    counter2_reg[0]_i_345_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.637 r  counter2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000   128.637    counter2_reg[0]_i_344_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.751 r  counter2_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000   128.751    counter2_reg[0]_i_359_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.865 r  counter2_reg[0]_i_358/CO[3]
                         net (fo=1, routed)           0.000   128.865    counter2_reg[0]_i_358_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.979 r  counter2_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000   128.979    counter2_reg[0]_i_356_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.093 r  counter2_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000   129.093    counter2_reg[0]_i_355_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.207 r  counter2_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   129.207    counter2_reg[0]_i_357_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.321 r  counter2_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.000   129.321    counter2_reg[0]_i_352_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.435 r  counter2_reg[0]_i_351/CO[3]
                         net (fo=1, routed)           0.000   129.435    counter2_reg[0]_i_351_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.549 r  counter2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   129.549    counter2_reg[0]_i_354_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.663 r  counter2_reg[0]_i_353/CO[3]
                         net (fo=1, routed)           0.000   129.663    counter2_reg[0]_i_353_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.777 r  counter2_reg[0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000   129.777    counter2_reg[0]_i_1222_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.891 r  counter2_reg[0]_i_1224/CO[3]
                         net (fo=1, routed)           0.000   129.891    counter2_reg[0]_i_1224_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.005 r  counter2_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000   130.005    counter2_reg[0]_i_1223_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.162 r  counter2_reg[0]_i_1237/CO[1]
                         net (fo=80, routed)          0.467   130.629    counter2_reg[0]_i_1237_n_2
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329   130.958 r  counter2[0]_i_955/O
                         net (fo=80, routed)          5.010   135.968    counter2[0]_i_955_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124   136.092 r  counter2[0]_i_240/O
                         net (fo=80, routed)          2.420   138.512    counter2[0]_i_240_n_0
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.124   138.636 r  counter2[0]_i_256/O
                         net (fo=80, routed)          0.951   139.587    counter2[0]_i_256_n_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.124   139.711 r  counter2[0]_i_1000/O
                         net (fo=80, routed)          6.345   146.056    counter2[0]_i_1000_n_0
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.124   146.180 r  counter2[0]_i_1022/O
                         net (fo=80, routed)          2.281   148.461    counter2[0]_i_1022_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124   148.585 r  counter2[0]_i_2038/O
                         net (fo=80, routed)          5.050   153.636    counter2[0]_i_2038_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.124   153.760 r  counter2[0]_i_1974/O
                         net (fo=80, routed)          1.080   154.840    counter2[0]_i_1974_n_0
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.124   154.964 r  counter2[0]_i_1987/O
                         net (fo=80, routed)          6.667   161.631    counter2[0]_i_1987_n_0
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.124   161.755 r  counter2[0]_i_1904/O
                         net (fo=80, routed)          6.429   168.184    counter2[0]_i_1904_n_0
    SLICE_X6Y129         LUT2 (Prop_lut2_I0_O)        0.124   168.308 r  counter2[0]_i_1784/O
                         net (fo=80, routed)          1.476   169.784    counter2[0]_i_1784_n_0
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124   169.908 r  counter2[0]_i_1718/O
                         net (fo=80, routed)          2.751   172.660    counter2[0]_i_1718_n_0
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124   172.784 r  counter2[0]_i_1721/O
                         net (fo=80, routed)          6.049   178.833    counter2[0]_i_1721_n_0
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.124   178.957 r  counter2[0]_i_1795/O
                         net (fo=80, routed)          7.597   186.554    counter2[0]_i_1795_n_0
    SLICE_X8Y137         LUT2 (Prop_lut2_I0_O)        0.124   186.678 r  counter2[0]_i_2344/O
                         net (fo=80, routed)          0.871   187.549    counter2[0]_i_2344_n_0
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.124   187.673 r  counter2[0]_i_1378/O
                         net (fo=80, routed)          2.425   190.097    counter2[0]_i_1378_n_0
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.124   190.221 r  counter2[0]_i_1403/O
                         net (fo=80, routed)          5.986   196.208    counter2[0]_i_1403_n_0
    SLICE_X12Y119        LUT2 (Prop_lut2_I0_O)        0.124   196.332 r  counter2[0]_i_1488/O
                         net (fo=80, routed)          4.536   200.868    counter2[0]_i_1488_n_0
    SLICE_X16Y142        LUT2 (Prop_lut2_I0_O)        0.124   200.992 r  counter2[0]_i_1428/O
                         net (fo=80, routed)          3.070   204.062    counter2[0]_i_1428_n_0
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124   204.186 r  counter2[0]_i_1441/O
                         net (fo=80, routed)          1.958   206.144    counter2[0]_i_1441_n_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124   206.268 r  counter2[0]_i_1172/O
                         net (fo=80, routed)          5.689   211.957    counter2[0]_i_1172_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.124   212.081 r  counter2[0]_i_468/O
                         net (fo=80, routed)          3.937   216.018    counter2[0]_i_468_n_0
    SLICE_X21Y147        LUT2 (Prop_lut2_I0_O)        0.124   216.142 r  counter2[0]_i_402/O
                         net (fo=80, routed)          2.648   218.791    counter2[0]_i_402_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I0_O)        0.124   218.915 r  counter2[0]_i_415/O
                         net (fo=80, routed)          5.351   224.265    counter2[0]_i_415_n_0
    SLICE_X31Y128        LUT2 (Prop_lut2_I0_O)        0.124   224.389 r  counter2[0]_i_367/O
                         net (fo=79, routed)          2.582   226.971    counter2[0]_i_367_n_0
    SLICE_X27Y143        LUT5 (Prop_lut5_I3_O)        0.124   227.095 r  counter2[0]_i_393/O
                         net (fo=1, routed)           0.815   227.910    counter2[0]_i_393_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I5_O)        0.124   228.034 r  counter2[0]_i_95/O
                         net (fo=1, routed)           0.781   228.815    counter2[0]_i_95_n_0
    SLICE_X27Y145        LUT5 (Prop_lut5_I4_O)        0.124   228.939 r  counter2[0]_i_18/O
                         net (fo=1, routed)           6.082   235.022    counter2[0]_i_18_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.124   235.146 r  counter2[0]_i_4/O
                         net (fo=1, routed)           2.855   238.001    counter2[0]_i_4_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124   238.124 r  counter2[0]_i_1/O
                         net (fo=4097, routed)       45.230   283.355    p_5_out
    SLICE_X5Y104         FDRE                                         r  counter2_reg[1017]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[165]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[1018]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        283.355ns  (logic 18.120ns (6.395%)  route 265.235ns (93.605%))
  Logic Levels:           138  (CARRY4=78 FDRE=1 LUT2=49 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE                         0.000     0.000 r  counter_reg[165]/C
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[165]/Q
                         net (fo=3, routed)           2.377     2.833    counter_reg[165]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.489 r  counter_reg[0]_i_2220/CO[3]
                         net (fo=1, routed)           0.000     3.489    counter_reg[0]_i_2220_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.603 r  counter_reg[0]_i_2218/CO[3]
                         net (fo=1, routed)           0.000     3.603    counter_reg[0]_i_2218_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.717 r  counter_reg[0]_i_2217/CO[3]
                         net (fo=1, routed)           0.000     3.717    counter_reg[0]_i_2217_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.831 r  counter_reg[0]_i_2235/CO[3]
                         net (fo=1, routed)           0.000     3.831    counter_reg[0]_i_2235_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.945 r  counter_reg[0]_i_2233/CO[3]
                         net (fo=1, routed)           0.000     3.945    counter_reg[0]_i_2233_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.059 r  counter_reg[0]_i_2232/CO[3]
                         net (fo=1, routed)           0.000     4.059    counter_reg[0]_i_2232_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.173 r  counter_reg[0]_i_2227/CO[3]
                         net (fo=1, routed)           0.000     4.173    counter_reg[0]_i_2227_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.287 r  counter_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     4.287    counter_reg[0]_i_2230_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.401 r  counter_reg[0]_i_2229/CO[3]
                         net (fo=1, routed)           0.000     4.401    counter_reg[0]_i_2229_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  counter_reg[0]_i_2222/CO[3]
                         net (fo=1, routed)           0.000     4.515    counter_reg[0]_i_2222_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  counter_reg[0]_i_2225/CO[3]
                         net (fo=1, routed)           0.000     4.629    counter_reg[0]_i_2225_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  counter_reg[0]_i_2224/CO[3]
                         net (fo=1, routed)           0.000     4.743    counter_reg[0]_i_2224_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  counter_reg[0]_i_1265/CO[3]
                         net (fo=1, routed)           0.000     4.857    counter_reg[0]_i_1265_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  counter_reg[0]_i_1263/CO[3]
                         net (fo=1, routed)           0.000     4.971    counter_reg[0]_i_1263_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  counter_reg[0]_i_1262/CO[3]
                         net (fo=1, routed)           0.000     5.085    counter_reg[0]_i_1262_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  counter_reg[0]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     5.199    counter_reg[0]_i_1257_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  counter_reg[0]_i_1260/CO[3]
                         net (fo=1, routed)           0.000     5.313    counter_reg[0]_i_1260_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  counter_reg[0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000     5.427    counter_reg[0]_i_1259_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  counter_reg[0]_i_1252/CO[3]
                         net (fo=1, routed)           0.000     5.541    counter_reg[0]_i_1252_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  counter_reg[0]_i_1255/CO[3]
                         net (fo=1, routed)           0.000     5.655    counter_reg[0]_i_1255_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  counter_reg[0]_i_1254/CO[3]
                         net (fo=1, routed)           0.009     5.778    counter_reg[0]_i_1254_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.892 r  counter_reg[0]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     5.892    counter_reg[0]_i_1250_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.006 r  counter_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000     6.006    counter_reg[0]_i_1248_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.120 r  counter_reg[0]_i_1247/CO[3]
                         net (fo=1, routed)           0.000     6.120    counter_reg[0]_i_1247_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  counter_reg[0]_i_1242/CO[3]
                         net (fo=1, routed)           0.000     6.234    counter_reg[0]_i_1242_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  counter_reg[0]_i_1245/CO[3]
                         net (fo=1, routed)           0.000     6.348    counter_reg[0]_i_1245_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  counter_reg[0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000     6.462    counter_reg[0]_i_1244_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  counter_reg[0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     6.576    counter_reg[0]_i_1236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  counter_reg[0]_i_1240/CO[3]
                         net (fo=1, routed)           0.000     6.690    counter_reg[0]_i_1240_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  counter_reg[0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     6.804    counter_reg[0]_i_1239_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  counter_reg[0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000     6.918    counter_reg[0]_i_1291_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  counter_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     7.032    counter_reg[0]_i_1289_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  counter_reg[0]_i_1288/CO[3]
                         net (fo=1, routed)           0.000     7.146    counter_reg[0]_i_1288_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  counter_reg[0]_i_1283/CO[3]
                         net (fo=1, routed)           0.000     7.260    counter_reg[0]_i_1283_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  counter_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000     7.374    counter_reg[0]_i_1286_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  counter_reg[0]_i_1285/CO[3]
                         net (fo=1, routed)           0.000     7.488    counter_reg[0]_i_1285_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  counter_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000     7.602    counter_reg[0]_i_1279_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.759 r  counter_reg[0]_i_2134/CO[1]
                         net (fo=1, routed)           0.647     8.406    counter_reg[0]_i_2134_n_2
    SLICE_X62Y40         LUT2 (Prop_lut2_I1_O)        0.329     8.735 r  counter[0]_i_955/O
                         net (fo=80, routed)          5.805    14.539    counter[0]_i_955_n_0
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.663 r  counter[0]_i_240/O
                         net (fo=80, routed)          2.560    17.223    counter[0]_i_240_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.347 r  counter[0]_i_256/O
                         net (fo=80, routed)          1.295    18.642    counter[0]_i_256_n_0
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124    18.766 r  counter[0]_i_1000/O
                         net (fo=80, routed)          6.633    25.399    counter[0]_i_1000_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.124    25.523 r  counter[0]_i_1022/O
                         net (fo=80, routed)          1.432    26.955    counter[0]_i_1022_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I0_O)        0.124    27.079 r  counter[0]_i_2038/O
                         net (fo=80, routed)          1.652    28.731    counter[0]_i_2038_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.855 r  counter[0]_i_1974/O
                         net (fo=80, routed)          1.235    30.090    counter[0]_i_1974_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124    30.214 r  counter[0]_i_1987/O
                         net (fo=80, routed)          5.218    35.433    counter[0]_i_1987_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124    35.557 r  counter[0]_i_1904/O
                         net (fo=80, routed)          0.600    36.157    counter[0]_i_1904_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124    36.281 r  counter[0]_i_1784/O
                         net (fo=80, routed)          1.297    37.578    counter[0]_i_1784_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    37.702 r  counter[0]_i_1718/O
                         net (fo=80, routed)          0.446    38.147    counter[0]_i_1718_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    38.271 r  counter[0]_i_1721/O
                         net (fo=80, routed)          5.587    43.859    counter[0]_i_1721_n_0
    SLICE_X36Y110        LUT2 (Prop_lut2_I0_O)        0.124    43.983 r  counter[0]_i_1795/O
                         net (fo=80, routed)          5.328    49.310    counter[0]_i_1795_n_0
    SLICE_X32Y141        LUT2 (Prop_lut2_I0_O)        0.124    49.434 r  counter[0]_i_2343/O
                         net (fo=80, routed)          2.904    52.339    counter[0]_i_2343_n_0
    SLICE_X34Y76         LUT2 (Prop_lut2_I0_O)        0.124    52.463 r  counter[0]_i_1378/O
                         net (fo=80, routed)          1.146    53.609    counter[0]_i_1378_n_0
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124    53.733 r  counter[0]_i_1403/O
                         net (fo=80, routed)          6.201    59.934    counter[0]_i_1403_n_0
    SLICE_X36Y116        LUT2 (Prop_lut2_I0_O)        0.124    60.058 r  counter[0]_i_1488/O
                         net (fo=80, routed)          5.195    65.253    counter[0]_i_1488_n_0
    SLICE_X35Y144        LUT2 (Prop_lut2_I0_O)        0.124    65.377 r  counter[0]_i_1428/O
                         net (fo=80, routed)          4.193    69.569    counter[0]_i_1428_n_0
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.124    69.693 r  counter[0]_i_1441/O
                         net (fo=80, routed)          5.497    75.191    counter[0]_i_1441_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    75.315 r  counter[0]_i_1172/O
                         net (fo=80, routed)          6.863    82.178    counter[0]_i_1172_n_0
    SLICE_X50Y127        LUT2 (Prop_lut2_I0_O)        0.124    82.302 r  counter[0]_i_468/O
                         net (fo=80, routed)          1.810    84.112    counter[0]_i_468_n_0
    SLICE_X53Y138        LUT2 (Prop_lut2_I0_O)        0.124    84.236 r  counter[0]_i_402/O
                         net (fo=80, routed)          2.602    86.838    counter[0]_i_402_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.124    86.962 r  counter[0]_i_415/O
                         net (fo=80, routed)          5.033    91.995    counter[0]_i_415_n_0
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.124    92.119 r  counter[0]_i_367/O
                         net (fo=79, routed)          4.459    96.578    counter[0]_i_367_n_0
    SLICE_X40Y144        LUT5 (Prop_lut5_I3_O)        0.124    96.702 r  counter[0]_i_393/O
                         net (fo=1, routed)           1.032    97.734    counter[0]_i_393_n_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I5_O)        0.124    97.858 r  counter[0]_i_95/O
                         net (fo=1, routed)           0.994    98.852    counter[0]_i_95_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124    98.976 r  counter[0]_i_18/O
                         net (fo=1, routed)           6.466   105.441    counter[0]_i_18_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.565 r  counter[0]_i_4/O
                         net (fo=1, routed)           1.634   107.199    counter[0]_i_4_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124   107.323 r  counter[0]_i_1/O
                         net (fo=4099, routed)       17.685   125.008    p_2_out
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  counter2[0]_i_2211/O
                         net (fo=1, routed)           0.000   125.132    counter2[0]_i_2211_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.664 r  counter2_reg[0]_i_1115/CO[3]
                         net (fo=1, routed)           0.000   125.664    counter2_reg[0]_i_1115_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.778 r  counter2_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000   125.778    counter2_reg[0]_i_381_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.892 r  counter2_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000   125.892    counter2_reg[0]_i_397_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.006 r  counter2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   126.006    counter2_reg[0]_i_396_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.120 r  counter2_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000   126.120    counter2_reg[0]_i_395_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.234 r  counter2_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000   126.234    counter2_reg[0]_i_394_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.348 r  counter2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   126.348    counter2_reg[0]_i_399_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.462 r  counter2_reg[0]_i_398/CO[3]
                         net (fo=1, routed)           0.000   126.462    counter2_reg[0]_i_398_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.576 r  counter2_reg[0]_i_341/CO[3]
                         net (fo=1, routed)           0.000   126.576    counter2_reg[0]_i_341_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.690 r  counter2_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000   126.690    counter2_reg[0]_i_340_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.804 r  counter2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000   126.804    counter2_reg[0]_i_339_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.918 r  counter2_reg[0]_i_337/CO[3]
                         net (fo=1, routed)           0.000   126.918    counter2_reg[0]_i_337_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.032 r  counter2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000   127.032    counter2_reg[0]_i_336_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.146 r  counter2_reg[0]_i_338/CO[3]
                         net (fo=1, routed)           0.000   127.146    counter2_reg[0]_i_338_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.260 r  counter2_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000   127.260    counter2_reg[0]_i_333_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.374 r  counter2_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000   127.374    counter2_reg[0]_i_332_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.488 r  counter2_reg[0]_i_335/CO[3]
                         net (fo=1, routed)           0.000   127.488    counter2_reg[0]_i_335_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.602 r  counter2_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000   127.602    counter2_reg[0]_i_334_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.716 r  counter2_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000   127.716    counter2_reg[0]_i_350_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.830 r  counter2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000   127.830    counter2_reg[0]_i_349_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.944 r  counter2_reg[0]_i_347/CO[3]
                         net (fo=1, routed)           0.000   127.944    counter2_reg[0]_i_347_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.058 r  counter2_reg[0]_i_346/CO[3]
                         net (fo=1, routed)           0.000   128.058    counter2_reg[0]_i_346_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.172 r  counter2_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000   128.172    counter2_reg[0]_i_348_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.286 r  counter2_reg[0]_i_343/CO[3]
                         net (fo=1, routed)           0.000   128.286    counter2_reg[0]_i_343_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.400 r  counter2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009   128.409    counter2_reg[0]_i_342_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.523 r  counter2_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000   128.523    counter2_reg[0]_i_345_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.637 r  counter2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000   128.637    counter2_reg[0]_i_344_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.751 r  counter2_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000   128.751    counter2_reg[0]_i_359_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.865 r  counter2_reg[0]_i_358/CO[3]
                         net (fo=1, routed)           0.000   128.865    counter2_reg[0]_i_358_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.979 r  counter2_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000   128.979    counter2_reg[0]_i_356_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.093 r  counter2_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000   129.093    counter2_reg[0]_i_355_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.207 r  counter2_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   129.207    counter2_reg[0]_i_357_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.321 r  counter2_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.000   129.321    counter2_reg[0]_i_352_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.435 r  counter2_reg[0]_i_351/CO[3]
                         net (fo=1, routed)           0.000   129.435    counter2_reg[0]_i_351_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.549 r  counter2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   129.549    counter2_reg[0]_i_354_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.663 r  counter2_reg[0]_i_353/CO[3]
                         net (fo=1, routed)           0.000   129.663    counter2_reg[0]_i_353_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.777 r  counter2_reg[0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000   129.777    counter2_reg[0]_i_1222_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.891 r  counter2_reg[0]_i_1224/CO[3]
                         net (fo=1, routed)           0.000   129.891    counter2_reg[0]_i_1224_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.005 r  counter2_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000   130.005    counter2_reg[0]_i_1223_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.162 r  counter2_reg[0]_i_1237/CO[1]
                         net (fo=80, routed)          0.467   130.629    counter2_reg[0]_i_1237_n_2
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329   130.958 r  counter2[0]_i_955/O
                         net (fo=80, routed)          5.010   135.968    counter2[0]_i_955_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124   136.092 r  counter2[0]_i_240/O
                         net (fo=80, routed)          2.420   138.512    counter2[0]_i_240_n_0
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.124   138.636 r  counter2[0]_i_256/O
                         net (fo=80, routed)          0.951   139.587    counter2[0]_i_256_n_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.124   139.711 r  counter2[0]_i_1000/O
                         net (fo=80, routed)          6.345   146.056    counter2[0]_i_1000_n_0
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.124   146.180 r  counter2[0]_i_1022/O
                         net (fo=80, routed)          2.281   148.461    counter2[0]_i_1022_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124   148.585 r  counter2[0]_i_2038/O
                         net (fo=80, routed)          5.050   153.636    counter2[0]_i_2038_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.124   153.760 r  counter2[0]_i_1974/O
                         net (fo=80, routed)          1.080   154.840    counter2[0]_i_1974_n_0
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.124   154.964 r  counter2[0]_i_1987/O
                         net (fo=80, routed)          6.667   161.631    counter2[0]_i_1987_n_0
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.124   161.755 r  counter2[0]_i_1904/O
                         net (fo=80, routed)          6.429   168.184    counter2[0]_i_1904_n_0
    SLICE_X6Y129         LUT2 (Prop_lut2_I0_O)        0.124   168.308 r  counter2[0]_i_1784/O
                         net (fo=80, routed)          1.476   169.784    counter2[0]_i_1784_n_0
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124   169.908 r  counter2[0]_i_1718/O
                         net (fo=80, routed)          2.751   172.660    counter2[0]_i_1718_n_0
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124   172.784 r  counter2[0]_i_1721/O
                         net (fo=80, routed)          6.049   178.833    counter2[0]_i_1721_n_0
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.124   178.957 r  counter2[0]_i_1795/O
                         net (fo=80, routed)          7.597   186.554    counter2[0]_i_1795_n_0
    SLICE_X8Y137         LUT2 (Prop_lut2_I0_O)        0.124   186.678 r  counter2[0]_i_2344/O
                         net (fo=80, routed)          0.871   187.549    counter2[0]_i_2344_n_0
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.124   187.673 r  counter2[0]_i_1378/O
                         net (fo=80, routed)          2.425   190.097    counter2[0]_i_1378_n_0
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.124   190.221 r  counter2[0]_i_1403/O
                         net (fo=80, routed)          5.986   196.208    counter2[0]_i_1403_n_0
    SLICE_X12Y119        LUT2 (Prop_lut2_I0_O)        0.124   196.332 r  counter2[0]_i_1488/O
                         net (fo=80, routed)          4.536   200.868    counter2[0]_i_1488_n_0
    SLICE_X16Y142        LUT2 (Prop_lut2_I0_O)        0.124   200.992 r  counter2[0]_i_1428/O
                         net (fo=80, routed)          3.070   204.062    counter2[0]_i_1428_n_0
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124   204.186 r  counter2[0]_i_1441/O
                         net (fo=80, routed)          1.958   206.144    counter2[0]_i_1441_n_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124   206.268 r  counter2[0]_i_1172/O
                         net (fo=80, routed)          5.689   211.957    counter2[0]_i_1172_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.124   212.081 r  counter2[0]_i_468/O
                         net (fo=80, routed)          3.937   216.018    counter2[0]_i_468_n_0
    SLICE_X21Y147        LUT2 (Prop_lut2_I0_O)        0.124   216.142 r  counter2[0]_i_402/O
                         net (fo=80, routed)          2.648   218.791    counter2[0]_i_402_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I0_O)        0.124   218.915 r  counter2[0]_i_415/O
                         net (fo=80, routed)          5.351   224.265    counter2[0]_i_415_n_0
    SLICE_X31Y128        LUT2 (Prop_lut2_I0_O)        0.124   224.389 r  counter2[0]_i_367/O
                         net (fo=79, routed)          2.582   226.971    counter2[0]_i_367_n_0
    SLICE_X27Y143        LUT5 (Prop_lut5_I3_O)        0.124   227.095 r  counter2[0]_i_393/O
                         net (fo=1, routed)           0.815   227.910    counter2[0]_i_393_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I5_O)        0.124   228.034 r  counter2[0]_i_95/O
                         net (fo=1, routed)           0.781   228.815    counter2[0]_i_95_n_0
    SLICE_X27Y145        LUT5 (Prop_lut5_I4_O)        0.124   228.939 r  counter2[0]_i_18/O
                         net (fo=1, routed)           6.082   235.022    counter2[0]_i_18_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.124   235.146 r  counter2[0]_i_4/O
                         net (fo=1, routed)           2.855   238.001    counter2[0]_i_4_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124   238.124 r  counter2[0]_i_1/O
                         net (fo=4097, routed)       45.230   283.355    p_5_out
    SLICE_X5Y104         FDRE                                         r  counter2_reg[1018]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[165]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[1019]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        283.355ns  (logic 18.120ns (6.395%)  route 265.235ns (93.605%))
  Logic Levels:           138  (CARRY4=78 FDRE=1 LUT2=49 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE                         0.000     0.000 r  counter_reg[165]/C
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[165]/Q
                         net (fo=3, routed)           2.377     2.833    counter_reg[165]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.489 r  counter_reg[0]_i_2220/CO[3]
                         net (fo=1, routed)           0.000     3.489    counter_reg[0]_i_2220_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.603 r  counter_reg[0]_i_2218/CO[3]
                         net (fo=1, routed)           0.000     3.603    counter_reg[0]_i_2218_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.717 r  counter_reg[0]_i_2217/CO[3]
                         net (fo=1, routed)           0.000     3.717    counter_reg[0]_i_2217_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.831 r  counter_reg[0]_i_2235/CO[3]
                         net (fo=1, routed)           0.000     3.831    counter_reg[0]_i_2235_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.945 r  counter_reg[0]_i_2233/CO[3]
                         net (fo=1, routed)           0.000     3.945    counter_reg[0]_i_2233_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.059 r  counter_reg[0]_i_2232/CO[3]
                         net (fo=1, routed)           0.000     4.059    counter_reg[0]_i_2232_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.173 r  counter_reg[0]_i_2227/CO[3]
                         net (fo=1, routed)           0.000     4.173    counter_reg[0]_i_2227_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.287 r  counter_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     4.287    counter_reg[0]_i_2230_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.401 r  counter_reg[0]_i_2229/CO[3]
                         net (fo=1, routed)           0.000     4.401    counter_reg[0]_i_2229_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  counter_reg[0]_i_2222/CO[3]
                         net (fo=1, routed)           0.000     4.515    counter_reg[0]_i_2222_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  counter_reg[0]_i_2225/CO[3]
                         net (fo=1, routed)           0.000     4.629    counter_reg[0]_i_2225_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  counter_reg[0]_i_2224/CO[3]
                         net (fo=1, routed)           0.000     4.743    counter_reg[0]_i_2224_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  counter_reg[0]_i_1265/CO[3]
                         net (fo=1, routed)           0.000     4.857    counter_reg[0]_i_1265_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  counter_reg[0]_i_1263/CO[3]
                         net (fo=1, routed)           0.000     4.971    counter_reg[0]_i_1263_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  counter_reg[0]_i_1262/CO[3]
                         net (fo=1, routed)           0.000     5.085    counter_reg[0]_i_1262_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  counter_reg[0]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     5.199    counter_reg[0]_i_1257_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  counter_reg[0]_i_1260/CO[3]
                         net (fo=1, routed)           0.000     5.313    counter_reg[0]_i_1260_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  counter_reg[0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000     5.427    counter_reg[0]_i_1259_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  counter_reg[0]_i_1252/CO[3]
                         net (fo=1, routed)           0.000     5.541    counter_reg[0]_i_1252_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  counter_reg[0]_i_1255/CO[3]
                         net (fo=1, routed)           0.000     5.655    counter_reg[0]_i_1255_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  counter_reg[0]_i_1254/CO[3]
                         net (fo=1, routed)           0.009     5.778    counter_reg[0]_i_1254_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.892 r  counter_reg[0]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     5.892    counter_reg[0]_i_1250_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.006 r  counter_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000     6.006    counter_reg[0]_i_1248_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.120 r  counter_reg[0]_i_1247/CO[3]
                         net (fo=1, routed)           0.000     6.120    counter_reg[0]_i_1247_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  counter_reg[0]_i_1242/CO[3]
                         net (fo=1, routed)           0.000     6.234    counter_reg[0]_i_1242_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  counter_reg[0]_i_1245/CO[3]
                         net (fo=1, routed)           0.000     6.348    counter_reg[0]_i_1245_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  counter_reg[0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000     6.462    counter_reg[0]_i_1244_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  counter_reg[0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     6.576    counter_reg[0]_i_1236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  counter_reg[0]_i_1240/CO[3]
                         net (fo=1, routed)           0.000     6.690    counter_reg[0]_i_1240_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  counter_reg[0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     6.804    counter_reg[0]_i_1239_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  counter_reg[0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000     6.918    counter_reg[0]_i_1291_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  counter_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     7.032    counter_reg[0]_i_1289_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  counter_reg[0]_i_1288/CO[3]
                         net (fo=1, routed)           0.000     7.146    counter_reg[0]_i_1288_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  counter_reg[0]_i_1283/CO[3]
                         net (fo=1, routed)           0.000     7.260    counter_reg[0]_i_1283_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  counter_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000     7.374    counter_reg[0]_i_1286_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  counter_reg[0]_i_1285/CO[3]
                         net (fo=1, routed)           0.000     7.488    counter_reg[0]_i_1285_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  counter_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000     7.602    counter_reg[0]_i_1279_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.759 r  counter_reg[0]_i_2134/CO[1]
                         net (fo=1, routed)           0.647     8.406    counter_reg[0]_i_2134_n_2
    SLICE_X62Y40         LUT2 (Prop_lut2_I1_O)        0.329     8.735 r  counter[0]_i_955/O
                         net (fo=80, routed)          5.805    14.539    counter[0]_i_955_n_0
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.663 r  counter[0]_i_240/O
                         net (fo=80, routed)          2.560    17.223    counter[0]_i_240_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.347 r  counter[0]_i_256/O
                         net (fo=80, routed)          1.295    18.642    counter[0]_i_256_n_0
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124    18.766 r  counter[0]_i_1000/O
                         net (fo=80, routed)          6.633    25.399    counter[0]_i_1000_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.124    25.523 r  counter[0]_i_1022/O
                         net (fo=80, routed)          1.432    26.955    counter[0]_i_1022_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I0_O)        0.124    27.079 r  counter[0]_i_2038/O
                         net (fo=80, routed)          1.652    28.731    counter[0]_i_2038_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.855 r  counter[0]_i_1974/O
                         net (fo=80, routed)          1.235    30.090    counter[0]_i_1974_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124    30.214 r  counter[0]_i_1987/O
                         net (fo=80, routed)          5.218    35.433    counter[0]_i_1987_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124    35.557 r  counter[0]_i_1904/O
                         net (fo=80, routed)          0.600    36.157    counter[0]_i_1904_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124    36.281 r  counter[0]_i_1784/O
                         net (fo=80, routed)          1.297    37.578    counter[0]_i_1784_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    37.702 r  counter[0]_i_1718/O
                         net (fo=80, routed)          0.446    38.147    counter[0]_i_1718_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    38.271 r  counter[0]_i_1721/O
                         net (fo=80, routed)          5.587    43.859    counter[0]_i_1721_n_0
    SLICE_X36Y110        LUT2 (Prop_lut2_I0_O)        0.124    43.983 r  counter[0]_i_1795/O
                         net (fo=80, routed)          5.328    49.310    counter[0]_i_1795_n_0
    SLICE_X32Y141        LUT2 (Prop_lut2_I0_O)        0.124    49.434 r  counter[0]_i_2343/O
                         net (fo=80, routed)          2.904    52.339    counter[0]_i_2343_n_0
    SLICE_X34Y76         LUT2 (Prop_lut2_I0_O)        0.124    52.463 r  counter[0]_i_1378/O
                         net (fo=80, routed)          1.146    53.609    counter[0]_i_1378_n_0
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124    53.733 r  counter[0]_i_1403/O
                         net (fo=80, routed)          6.201    59.934    counter[0]_i_1403_n_0
    SLICE_X36Y116        LUT2 (Prop_lut2_I0_O)        0.124    60.058 r  counter[0]_i_1488/O
                         net (fo=80, routed)          5.195    65.253    counter[0]_i_1488_n_0
    SLICE_X35Y144        LUT2 (Prop_lut2_I0_O)        0.124    65.377 r  counter[0]_i_1428/O
                         net (fo=80, routed)          4.193    69.569    counter[0]_i_1428_n_0
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.124    69.693 r  counter[0]_i_1441/O
                         net (fo=80, routed)          5.497    75.191    counter[0]_i_1441_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    75.315 r  counter[0]_i_1172/O
                         net (fo=80, routed)          6.863    82.178    counter[0]_i_1172_n_0
    SLICE_X50Y127        LUT2 (Prop_lut2_I0_O)        0.124    82.302 r  counter[0]_i_468/O
                         net (fo=80, routed)          1.810    84.112    counter[0]_i_468_n_0
    SLICE_X53Y138        LUT2 (Prop_lut2_I0_O)        0.124    84.236 r  counter[0]_i_402/O
                         net (fo=80, routed)          2.602    86.838    counter[0]_i_402_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.124    86.962 r  counter[0]_i_415/O
                         net (fo=80, routed)          5.033    91.995    counter[0]_i_415_n_0
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.124    92.119 r  counter[0]_i_367/O
                         net (fo=79, routed)          4.459    96.578    counter[0]_i_367_n_0
    SLICE_X40Y144        LUT5 (Prop_lut5_I3_O)        0.124    96.702 r  counter[0]_i_393/O
                         net (fo=1, routed)           1.032    97.734    counter[0]_i_393_n_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I5_O)        0.124    97.858 r  counter[0]_i_95/O
                         net (fo=1, routed)           0.994    98.852    counter[0]_i_95_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124    98.976 r  counter[0]_i_18/O
                         net (fo=1, routed)           6.466   105.441    counter[0]_i_18_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.565 r  counter[0]_i_4/O
                         net (fo=1, routed)           1.634   107.199    counter[0]_i_4_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124   107.323 r  counter[0]_i_1/O
                         net (fo=4099, routed)       17.685   125.008    p_2_out
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  counter2[0]_i_2211/O
                         net (fo=1, routed)           0.000   125.132    counter2[0]_i_2211_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.664 r  counter2_reg[0]_i_1115/CO[3]
                         net (fo=1, routed)           0.000   125.664    counter2_reg[0]_i_1115_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.778 r  counter2_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000   125.778    counter2_reg[0]_i_381_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.892 r  counter2_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000   125.892    counter2_reg[0]_i_397_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.006 r  counter2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   126.006    counter2_reg[0]_i_396_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.120 r  counter2_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000   126.120    counter2_reg[0]_i_395_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.234 r  counter2_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000   126.234    counter2_reg[0]_i_394_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.348 r  counter2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   126.348    counter2_reg[0]_i_399_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.462 r  counter2_reg[0]_i_398/CO[3]
                         net (fo=1, routed)           0.000   126.462    counter2_reg[0]_i_398_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.576 r  counter2_reg[0]_i_341/CO[3]
                         net (fo=1, routed)           0.000   126.576    counter2_reg[0]_i_341_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.690 r  counter2_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000   126.690    counter2_reg[0]_i_340_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.804 r  counter2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000   126.804    counter2_reg[0]_i_339_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.918 r  counter2_reg[0]_i_337/CO[3]
                         net (fo=1, routed)           0.000   126.918    counter2_reg[0]_i_337_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.032 r  counter2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000   127.032    counter2_reg[0]_i_336_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.146 r  counter2_reg[0]_i_338/CO[3]
                         net (fo=1, routed)           0.000   127.146    counter2_reg[0]_i_338_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.260 r  counter2_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000   127.260    counter2_reg[0]_i_333_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.374 r  counter2_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000   127.374    counter2_reg[0]_i_332_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.488 r  counter2_reg[0]_i_335/CO[3]
                         net (fo=1, routed)           0.000   127.488    counter2_reg[0]_i_335_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.602 r  counter2_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000   127.602    counter2_reg[0]_i_334_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.716 r  counter2_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000   127.716    counter2_reg[0]_i_350_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.830 r  counter2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000   127.830    counter2_reg[0]_i_349_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.944 r  counter2_reg[0]_i_347/CO[3]
                         net (fo=1, routed)           0.000   127.944    counter2_reg[0]_i_347_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.058 r  counter2_reg[0]_i_346/CO[3]
                         net (fo=1, routed)           0.000   128.058    counter2_reg[0]_i_346_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.172 r  counter2_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000   128.172    counter2_reg[0]_i_348_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.286 r  counter2_reg[0]_i_343/CO[3]
                         net (fo=1, routed)           0.000   128.286    counter2_reg[0]_i_343_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.400 r  counter2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009   128.409    counter2_reg[0]_i_342_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.523 r  counter2_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000   128.523    counter2_reg[0]_i_345_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.637 r  counter2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000   128.637    counter2_reg[0]_i_344_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.751 r  counter2_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000   128.751    counter2_reg[0]_i_359_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.865 r  counter2_reg[0]_i_358/CO[3]
                         net (fo=1, routed)           0.000   128.865    counter2_reg[0]_i_358_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.979 r  counter2_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000   128.979    counter2_reg[0]_i_356_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.093 r  counter2_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000   129.093    counter2_reg[0]_i_355_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.207 r  counter2_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   129.207    counter2_reg[0]_i_357_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.321 r  counter2_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.000   129.321    counter2_reg[0]_i_352_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.435 r  counter2_reg[0]_i_351/CO[3]
                         net (fo=1, routed)           0.000   129.435    counter2_reg[0]_i_351_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.549 r  counter2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   129.549    counter2_reg[0]_i_354_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.663 r  counter2_reg[0]_i_353/CO[3]
                         net (fo=1, routed)           0.000   129.663    counter2_reg[0]_i_353_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.777 r  counter2_reg[0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000   129.777    counter2_reg[0]_i_1222_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.891 r  counter2_reg[0]_i_1224/CO[3]
                         net (fo=1, routed)           0.000   129.891    counter2_reg[0]_i_1224_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.005 r  counter2_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000   130.005    counter2_reg[0]_i_1223_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.162 r  counter2_reg[0]_i_1237/CO[1]
                         net (fo=80, routed)          0.467   130.629    counter2_reg[0]_i_1237_n_2
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329   130.958 r  counter2[0]_i_955/O
                         net (fo=80, routed)          5.010   135.968    counter2[0]_i_955_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124   136.092 r  counter2[0]_i_240/O
                         net (fo=80, routed)          2.420   138.512    counter2[0]_i_240_n_0
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.124   138.636 r  counter2[0]_i_256/O
                         net (fo=80, routed)          0.951   139.587    counter2[0]_i_256_n_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.124   139.711 r  counter2[0]_i_1000/O
                         net (fo=80, routed)          6.345   146.056    counter2[0]_i_1000_n_0
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.124   146.180 r  counter2[0]_i_1022/O
                         net (fo=80, routed)          2.281   148.461    counter2[0]_i_1022_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124   148.585 r  counter2[0]_i_2038/O
                         net (fo=80, routed)          5.050   153.636    counter2[0]_i_2038_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.124   153.760 r  counter2[0]_i_1974/O
                         net (fo=80, routed)          1.080   154.840    counter2[0]_i_1974_n_0
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.124   154.964 r  counter2[0]_i_1987/O
                         net (fo=80, routed)          6.667   161.631    counter2[0]_i_1987_n_0
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.124   161.755 r  counter2[0]_i_1904/O
                         net (fo=80, routed)          6.429   168.184    counter2[0]_i_1904_n_0
    SLICE_X6Y129         LUT2 (Prop_lut2_I0_O)        0.124   168.308 r  counter2[0]_i_1784/O
                         net (fo=80, routed)          1.476   169.784    counter2[0]_i_1784_n_0
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124   169.908 r  counter2[0]_i_1718/O
                         net (fo=80, routed)          2.751   172.660    counter2[0]_i_1718_n_0
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124   172.784 r  counter2[0]_i_1721/O
                         net (fo=80, routed)          6.049   178.833    counter2[0]_i_1721_n_0
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.124   178.957 r  counter2[0]_i_1795/O
                         net (fo=80, routed)          7.597   186.554    counter2[0]_i_1795_n_0
    SLICE_X8Y137         LUT2 (Prop_lut2_I0_O)        0.124   186.678 r  counter2[0]_i_2344/O
                         net (fo=80, routed)          0.871   187.549    counter2[0]_i_2344_n_0
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.124   187.673 r  counter2[0]_i_1378/O
                         net (fo=80, routed)          2.425   190.097    counter2[0]_i_1378_n_0
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.124   190.221 r  counter2[0]_i_1403/O
                         net (fo=80, routed)          5.986   196.208    counter2[0]_i_1403_n_0
    SLICE_X12Y119        LUT2 (Prop_lut2_I0_O)        0.124   196.332 r  counter2[0]_i_1488/O
                         net (fo=80, routed)          4.536   200.868    counter2[0]_i_1488_n_0
    SLICE_X16Y142        LUT2 (Prop_lut2_I0_O)        0.124   200.992 r  counter2[0]_i_1428/O
                         net (fo=80, routed)          3.070   204.062    counter2[0]_i_1428_n_0
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124   204.186 r  counter2[0]_i_1441/O
                         net (fo=80, routed)          1.958   206.144    counter2[0]_i_1441_n_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124   206.268 r  counter2[0]_i_1172/O
                         net (fo=80, routed)          5.689   211.957    counter2[0]_i_1172_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.124   212.081 r  counter2[0]_i_468/O
                         net (fo=80, routed)          3.937   216.018    counter2[0]_i_468_n_0
    SLICE_X21Y147        LUT2 (Prop_lut2_I0_O)        0.124   216.142 r  counter2[0]_i_402/O
                         net (fo=80, routed)          2.648   218.791    counter2[0]_i_402_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I0_O)        0.124   218.915 r  counter2[0]_i_415/O
                         net (fo=80, routed)          5.351   224.265    counter2[0]_i_415_n_0
    SLICE_X31Y128        LUT2 (Prop_lut2_I0_O)        0.124   224.389 r  counter2[0]_i_367/O
                         net (fo=79, routed)          2.582   226.971    counter2[0]_i_367_n_0
    SLICE_X27Y143        LUT5 (Prop_lut5_I3_O)        0.124   227.095 r  counter2[0]_i_393/O
                         net (fo=1, routed)           0.815   227.910    counter2[0]_i_393_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I5_O)        0.124   228.034 r  counter2[0]_i_95/O
                         net (fo=1, routed)           0.781   228.815    counter2[0]_i_95_n_0
    SLICE_X27Y145        LUT5 (Prop_lut5_I4_O)        0.124   228.939 r  counter2[0]_i_18/O
                         net (fo=1, routed)           6.082   235.022    counter2[0]_i_18_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.124   235.146 r  counter2[0]_i_4/O
                         net (fo=1, routed)           2.855   238.001    counter2[0]_i_4_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124   238.124 r  counter2[0]_i_1/O
                         net (fo=4097, routed)       45.230   283.355    p_5_out
    SLICE_X5Y104         FDRE                                         r  counter2_reg[1019]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[165]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[1020]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        283.214ns  (logic 18.120ns (6.398%)  route 265.094ns (93.602%))
  Logic Levels:           138  (CARRY4=78 FDRE=1 LUT2=49 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE                         0.000     0.000 r  counter_reg[165]/C
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[165]/Q
                         net (fo=3, routed)           2.377     2.833    counter_reg[165]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.489 r  counter_reg[0]_i_2220/CO[3]
                         net (fo=1, routed)           0.000     3.489    counter_reg[0]_i_2220_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.603 r  counter_reg[0]_i_2218/CO[3]
                         net (fo=1, routed)           0.000     3.603    counter_reg[0]_i_2218_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.717 r  counter_reg[0]_i_2217/CO[3]
                         net (fo=1, routed)           0.000     3.717    counter_reg[0]_i_2217_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.831 r  counter_reg[0]_i_2235/CO[3]
                         net (fo=1, routed)           0.000     3.831    counter_reg[0]_i_2235_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.945 r  counter_reg[0]_i_2233/CO[3]
                         net (fo=1, routed)           0.000     3.945    counter_reg[0]_i_2233_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.059 r  counter_reg[0]_i_2232/CO[3]
                         net (fo=1, routed)           0.000     4.059    counter_reg[0]_i_2232_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.173 r  counter_reg[0]_i_2227/CO[3]
                         net (fo=1, routed)           0.000     4.173    counter_reg[0]_i_2227_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.287 r  counter_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     4.287    counter_reg[0]_i_2230_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.401 r  counter_reg[0]_i_2229/CO[3]
                         net (fo=1, routed)           0.000     4.401    counter_reg[0]_i_2229_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  counter_reg[0]_i_2222/CO[3]
                         net (fo=1, routed)           0.000     4.515    counter_reg[0]_i_2222_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  counter_reg[0]_i_2225/CO[3]
                         net (fo=1, routed)           0.000     4.629    counter_reg[0]_i_2225_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  counter_reg[0]_i_2224/CO[3]
                         net (fo=1, routed)           0.000     4.743    counter_reg[0]_i_2224_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  counter_reg[0]_i_1265/CO[3]
                         net (fo=1, routed)           0.000     4.857    counter_reg[0]_i_1265_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  counter_reg[0]_i_1263/CO[3]
                         net (fo=1, routed)           0.000     4.971    counter_reg[0]_i_1263_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  counter_reg[0]_i_1262/CO[3]
                         net (fo=1, routed)           0.000     5.085    counter_reg[0]_i_1262_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  counter_reg[0]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     5.199    counter_reg[0]_i_1257_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  counter_reg[0]_i_1260/CO[3]
                         net (fo=1, routed)           0.000     5.313    counter_reg[0]_i_1260_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  counter_reg[0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000     5.427    counter_reg[0]_i_1259_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  counter_reg[0]_i_1252/CO[3]
                         net (fo=1, routed)           0.000     5.541    counter_reg[0]_i_1252_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  counter_reg[0]_i_1255/CO[3]
                         net (fo=1, routed)           0.000     5.655    counter_reg[0]_i_1255_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  counter_reg[0]_i_1254/CO[3]
                         net (fo=1, routed)           0.009     5.778    counter_reg[0]_i_1254_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.892 r  counter_reg[0]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     5.892    counter_reg[0]_i_1250_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.006 r  counter_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000     6.006    counter_reg[0]_i_1248_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.120 r  counter_reg[0]_i_1247/CO[3]
                         net (fo=1, routed)           0.000     6.120    counter_reg[0]_i_1247_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  counter_reg[0]_i_1242/CO[3]
                         net (fo=1, routed)           0.000     6.234    counter_reg[0]_i_1242_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  counter_reg[0]_i_1245/CO[3]
                         net (fo=1, routed)           0.000     6.348    counter_reg[0]_i_1245_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  counter_reg[0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000     6.462    counter_reg[0]_i_1244_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  counter_reg[0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     6.576    counter_reg[0]_i_1236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  counter_reg[0]_i_1240/CO[3]
                         net (fo=1, routed)           0.000     6.690    counter_reg[0]_i_1240_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  counter_reg[0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     6.804    counter_reg[0]_i_1239_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  counter_reg[0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000     6.918    counter_reg[0]_i_1291_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  counter_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     7.032    counter_reg[0]_i_1289_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  counter_reg[0]_i_1288/CO[3]
                         net (fo=1, routed)           0.000     7.146    counter_reg[0]_i_1288_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  counter_reg[0]_i_1283/CO[3]
                         net (fo=1, routed)           0.000     7.260    counter_reg[0]_i_1283_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  counter_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000     7.374    counter_reg[0]_i_1286_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  counter_reg[0]_i_1285/CO[3]
                         net (fo=1, routed)           0.000     7.488    counter_reg[0]_i_1285_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  counter_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000     7.602    counter_reg[0]_i_1279_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.759 r  counter_reg[0]_i_2134/CO[1]
                         net (fo=1, routed)           0.647     8.406    counter_reg[0]_i_2134_n_2
    SLICE_X62Y40         LUT2 (Prop_lut2_I1_O)        0.329     8.735 r  counter[0]_i_955/O
                         net (fo=80, routed)          5.805    14.539    counter[0]_i_955_n_0
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.663 r  counter[0]_i_240/O
                         net (fo=80, routed)          2.560    17.223    counter[0]_i_240_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.347 r  counter[0]_i_256/O
                         net (fo=80, routed)          1.295    18.642    counter[0]_i_256_n_0
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124    18.766 r  counter[0]_i_1000/O
                         net (fo=80, routed)          6.633    25.399    counter[0]_i_1000_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.124    25.523 r  counter[0]_i_1022/O
                         net (fo=80, routed)          1.432    26.955    counter[0]_i_1022_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I0_O)        0.124    27.079 r  counter[0]_i_2038/O
                         net (fo=80, routed)          1.652    28.731    counter[0]_i_2038_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.855 r  counter[0]_i_1974/O
                         net (fo=80, routed)          1.235    30.090    counter[0]_i_1974_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124    30.214 r  counter[0]_i_1987/O
                         net (fo=80, routed)          5.218    35.433    counter[0]_i_1987_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124    35.557 r  counter[0]_i_1904/O
                         net (fo=80, routed)          0.600    36.157    counter[0]_i_1904_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124    36.281 r  counter[0]_i_1784/O
                         net (fo=80, routed)          1.297    37.578    counter[0]_i_1784_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    37.702 r  counter[0]_i_1718/O
                         net (fo=80, routed)          0.446    38.147    counter[0]_i_1718_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    38.271 r  counter[0]_i_1721/O
                         net (fo=80, routed)          5.587    43.859    counter[0]_i_1721_n_0
    SLICE_X36Y110        LUT2 (Prop_lut2_I0_O)        0.124    43.983 r  counter[0]_i_1795/O
                         net (fo=80, routed)          5.328    49.310    counter[0]_i_1795_n_0
    SLICE_X32Y141        LUT2 (Prop_lut2_I0_O)        0.124    49.434 r  counter[0]_i_2343/O
                         net (fo=80, routed)          2.904    52.339    counter[0]_i_2343_n_0
    SLICE_X34Y76         LUT2 (Prop_lut2_I0_O)        0.124    52.463 r  counter[0]_i_1378/O
                         net (fo=80, routed)          1.146    53.609    counter[0]_i_1378_n_0
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124    53.733 r  counter[0]_i_1403/O
                         net (fo=80, routed)          6.201    59.934    counter[0]_i_1403_n_0
    SLICE_X36Y116        LUT2 (Prop_lut2_I0_O)        0.124    60.058 r  counter[0]_i_1488/O
                         net (fo=80, routed)          5.195    65.253    counter[0]_i_1488_n_0
    SLICE_X35Y144        LUT2 (Prop_lut2_I0_O)        0.124    65.377 r  counter[0]_i_1428/O
                         net (fo=80, routed)          4.193    69.569    counter[0]_i_1428_n_0
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.124    69.693 r  counter[0]_i_1441/O
                         net (fo=80, routed)          5.497    75.191    counter[0]_i_1441_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    75.315 r  counter[0]_i_1172/O
                         net (fo=80, routed)          6.863    82.178    counter[0]_i_1172_n_0
    SLICE_X50Y127        LUT2 (Prop_lut2_I0_O)        0.124    82.302 r  counter[0]_i_468/O
                         net (fo=80, routed)          1.810    84.112    counter[0]_i_468_n_0
    SLICE_X53Y138        LUT2 (Prop_lut2_I0_O)        0.124    84.236 r  counter[0]_i_402/O
                         net (fo=80, routed)          2.602    86.838    counter[0]_i_402_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.124    86.962 r  counter[0]_i_415/O
                         net (fo=80, routed)          5.033    91.995    counter[0]_i_415_n_0
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.124    92.119 r  counter[0]_i_367/O
                         net (fo=79, routed)          4.459    96.578    counter[0]_i_367_n_0
    SLICE_X40Y144        LUT5 (Prop_lut5_I3_O)        0.124    96.702 r  counter[0]_i_393/O
                         net (fo=1, routed)           1.032    97.734    counter[0]_i_393_n_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I5_O)        0.124    97.858 r  counter[0]_i_95/O
                         net (fo=1, routed)           0.994    98.852    counter[0]_i_95_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124    98.976 r  counter[0]_i_18/O
                         net (fo=1, routed)           6.466   105.441    counter[0]_i_18_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.565 r  counter[0]_i_4/O
                         net (fo=1, routed)           1.634   107.199    counter[0]_i_4_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124   107.323 r  counter[0]_i_1/O
                         net (fo=4099, routed)       17.685   125.008    p_2_out
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  counter2[0]_i_2211/O
                         net (fo=1, routed)           0.000   125.132    counter2[0]_i_2211_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.664 r  counter2_reg[0]_i_1115/CO[3]
                         net (fo=1, routed)           0.000   125.664    counter2_reg[0]_i_1115_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.778 r  counter2_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000   125.778    counter2_reg[0]_i_381_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.892 r  counter2_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000   125.892    counter2_reg[0]_i_397_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.006 r  counter2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   126.006    counter2_reg[0]_i_396_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.120 r  counter2_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000   126.120    counter2_reg[0]_i_395_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.234 r  counter2_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000   126.234    counter2_reg[0]_i_394_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.348 r  counter2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   126.348    counter2_reg[0]_i_399_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.462 r  counter2_reg[0]_i_398/CO[3]
                         net (fo=1, routed)           0.000   126.462    counter2_reg[0]_i_398_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.576 r  counter2_reg[0]_i_341/CO[3]
                         net (fo=1, routed)           0.000   126.576    counter2_reg[0]_i_341_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.690 r  counter2_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000   126.690    counter2_reg[0]_i_340_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.804 r  counter2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000   126.804    counter2_reg[0]_i_339_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.918 r  counter2_reg[0]_i_337/CO[3]
                         net (fo=1, routed)           0.000   126.918    counter2_reg[0]_i_337_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.032 r  counter2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000   127.032    counter2_reg[0]_i_336_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.146 r  counter2_reg[0]_i_338/CO[3]
                         net (fo=1, routed)           0.000   127.146    counter2_reg[0]_i_338_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.260 r  counter2_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000   127.260    counter2_reg[0]_i_333_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.374 r  counter2_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000   127.374    counter2_reg[0]_i_332_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.488 r  counter2_reg[0]_i_335/CO[3]
                         net (fo=1, routed)           0.000   127.488    counter2_reg[0]_i_335_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.602 r  counter2_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000   127.602    counter2_reg[0]_i_334_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.716 r  counter2_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000   127.716    counter2_reg[0]_i_350_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.830 r  counter2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000   127.830    counter2_reg[0]_i_349_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.944 r  counter2_reg[0]_i_347/CO[3]
                         net (fo=1, routed)           0.000   127.944    counter2_reg[0]_i_347_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.058 r  counter2_reg[0]_i_346/CO[3]
                         net (fo=1, routed)           0.000   128.058    counter2_reg[0]_i_346_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.172 r  counter2_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000   128.172    counter2_reg[0]_i_348_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.286 r  counter2_reg[0]_i_343/CO[3]
                         net (fo=1, routed)           0.000   128.286    counter2_reg[0]_i_343_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.400 r  counter2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009   128.409    counter2_reg[0]_i_342_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.523 r  counter2_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000   128.523    counter2_reg[0]_i_345_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.637 r  counter2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000   128.637    counter2_reg[0]_i_344_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.751 r  counter2_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000   128.751    counter2_reg[0]_i_359_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.865 r  counter2_reg[0]_i_358/CO[3]
                         net (fo=1, routed)           0.000   128.865    counter2_reg[0]_i_358_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.979 r  counter2_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000   128.979    counter2_reg[0]_i_356_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.093 r  counter2_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000   129.093    counter2_reg[0]_i_355_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.207 r  counter2_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   129.207    counter2_reg[0]_i_357_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.321 r  counter2_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.000   129.321    counter2_reg[0]_i_352_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.435 r  counter2_reg[0]_i_351/CO[3]
                         net (fo=1, routed)           0.000   129.435    counter2_reg[0]_i_351_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.549 r  counter2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   129.549    counter2_reg[0]_i_354_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.663 r  counter2_reg[0]_i_353/CO[3]
                         net (fo=1, routed)           0.000   129.663    counter2_reg[0]_i_353_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.777 r  counter2_reg[0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000   129.777    counter2_reg[0]_i_1222_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.891 r  counter2_reg[0]_i_1224/CO[3]
                         net (fo=1, routed)           0.000   129.891    counter2_reg[0]_i_1224_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.005 r  counter2_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000   130.005    counter2_reg[0]_i_1223_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.162 r  counter2_reg[0]_i_1237/CO[1]
                         net (fo=80, routed)          0.467   130.629    counter2_reg[0]_i_1237_n_2
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329   130.958 r  counter2[0]_i_955/O
                         net (fo=80, routed)          5.010   135.968    counter2[0]_i_955_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124   136.092 r  counter2[0]_i_240/O
                         net (fo=80, routed)          2.420   138.512    counter2[0]_i_240_n_0
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.124   138.636 r  counter2[0]_i_256/O
                         net (fo=80, routed)          0.951   139.587    counter2[0]_i_256_n_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.124   139.711 r  counter2[0]_i_1000/O
                         net (fo=80, routed)          6.345   146.056    counter2[0]_i_1000_n_0
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.124   146.180 r  counter2[0]_i_1022/O
                         net (fo=80, routed)          2.281   148.461    counter2[0]_i_1022_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124   148.585 r  counter2[0]_i_2038/O
                         net (fo=80, routed)          5.050   153.636    counter2[0]_i_2038_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.124   153.760 r  counter2[0]_i_1974/O
                         net (fo=80, routed)          1.080   154.840    counter2[0]_i_1974_n_0
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.124   154.964 r  counter2[0]_i_1987/O
                         net (fo=80, routed)          6.667   161.631    counter2[0]_i_1987_n_0
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.124   161.755 r  counter2[0]_i_1904/O
                         net (fo=80, routed)          6.429   168.184    counter2[0]_i_1904_n_0
    SLICE_X6Y129         LUT2 (Prop_lut2_I0_O)        0.124   168.308 r  counter2[0]_i_1784/O
                         net (fo=80, routed)          1.476   169.784    counter2[0]_i_1784_n_0
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124   169.908 r  counter2[0]_i_1718/O
                         net (fo=80, routed)          2.751   172.660    counter2[0]_i_1718_n_0
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124   172.784 r  counter2[0]_i_1721/O
                         net (fo=80, routed)          6.049   178.833    counter2[0]_i_1721_n_0
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.124   178.957 r  counter2[0]_i_1795/O
                         net (fo=80, routed)          7.597   186.554    counter2[0]_i_1795_n_0
    SLICE_X8Y137         LUT2 (Prop_lut2_I0_O)        0.124   186.678 r  counter2[0]_i_2344/O
                         net (fo=80, routed)          0.871   187.549    counter2[0]_i_2344_n_0
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.124   187.673 r  counter2[0]_i_1378/O
                         net (fo=80, routed)          2.425   190.097    counter2[0]_i_1378_n_0
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.124   190.221 r  counter2[0]_i_1403/O
                         net (fo=80, routed)          5.986   196.208    counter2[0]_i_1403_n_0
    SLICE_X12Y119        LUT2 (Prop_lut2_I0_O)        0.124   196.332 r  counter2[0]_i_1488/O
                         net (fo=80, routed)          4.536   200.868    counter2[0]_i_1488_n_0
    SLICE_X16Y142        LUT2 (Prop_lut2_I0_O)        0.124   200.992 r  counter2[0]_i_1428/O
                         net (fo=80, routed)          3.070   204.062    counter2[0]_i_1428_n_0
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124   204.186 r  counter2[0]_i_1441/O
                         net (fo=80, routed)          1.958   206.144    counter2[0]_i_1441_n_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124   206.268 r  counter2[0]_i_1172/O
                         net (fo=80, routed)          5.689   211.957    counter2[0]_i_1172_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.124   212.081 r  counter2[0]_i_468/O
                         net (fo=80, routed)          3.937   216.018    counter2[0]_i_468_n_0
    SLICE_X21Y147        LUT2 (Prop_lut2_I0_O)        0.124   216.142 r  counter2[0]_i_402/O
                         net (fo=80, routed)          2.648   218.791    counter2[0]_i_402_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I0_O)        0.124   218.915 r  counter2[0]_i_415/O
                         net (fo=80, routed)          5.351   224.265    counter2[0]_i_415_n_0
    SLICE_X31Y128        LUT2 (Prop_lut2_I0_O)        0.124   224.389 r  counter2[0]_i_367/O
                         net (fo=79, routed)          2.582   226.971    counter2[0]_i_367_n_0
    SLICE_X27Y143        LUT5 (Prop_lut5_I3_O)        0.124   227.095 r  counter2[0]_i_393/O
                         net (fo=1, routed)           0.815   227.910    counter2[0]_i_393_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I5_O)        0.124   228.034 r  counter2[0]_i_95/O
                         net (fo=1, routed)           0.781   228.815    counter2[0]_i_95_n_0
    SLICE_X27Y145        LUT5 (Prop_lut5_I4_O)        0.124   228.939 r  counter2[0]_i_18/O
                         net (fo=1, routed)           6.082   235.022    counter2[0]_i_18_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.124   235.146 r  counter2[0]_i_4/O
                         net (fo=1, routed)           2.855   238.001    counter2[0]_i_4_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124   238.124 r  counter2[0]_i_1/O
                         net (fo=4097, routed)       45.090   283.214    p_5_out
    SLICE_X5Y105         FDRE                                         r  counter2_reg[1020]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[165]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[1021]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        283.214ns  (logic 18.120ns (6.398%)  route 265.094ns (93.602%))
  Logic Levels:           138  (CARRY4=78 FDRE=1 LUT2=49 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE                         0.000     0.000 r  counter_reg[165]/C
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[165]/Q
                         net (fo=3, routed)           2.377     2.833    counter_reg[165]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.489 r  counter_reg[0]_i_2220/CO[3]
                         net (fo=1, routed)           0.000     3.489    counter_reg[0]_i_2220_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.603 r  counter_reg[0]_i_2218/CO[3]
                         net (fo=1, routed)           0.000     3.603    counter_reg[0]_i_2218_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.717 r  counter_reg[0]_i_2217/CO[3]
                         net (fo=1, routed)           0.000     3.717    counter_reg[0]_i_2217_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.831 r  counter_reg[0]_i_2235/CO[3]
                         net (fo=1, routed)           0.000     3.831    counter_reg[0]_i_2235_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.945 r  counter_reg[0]_i_2233/CO[3]
                         net (fo=1, routed)           0.000     3.945    counter_reg[0]_i_2233_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.059 r  counter_reg[0]_i_2232/CO[3]
                         net (fo=1, routed)           0.000     4.059    counter_reg[0]_i_2232_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.173 r  counter_reg[0]_i_2227/CO[3]
                         net (fo=1, routed)           0.000     4.173    counter_reg[0]_i_2227_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.287 r  counter_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     4.287    counter_reg[0]_i_2230_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.401 r  counter_reg[0]_i_2229/CO[3]
                         net (fo=1, routed)           0.000     4.401    counter_reg[0]_i_2229_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  counter_reg[0]_i_2222/CO[3]
                         net (fo=1, routed)           0.000     4.515    counter_reg[0]_i_2222_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  counter_reg[0]_i_2225/CO[3]
                         net (fo=1, routed)           0.000     4.629    counter_reg[0]_i_2225_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  counter_reg[0]_i_2224/CO[3]
                         net (fo=1, routed)           0.000     4.743    counter_reg[0]_i_2224_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  counter_reg[0]_i_1265/CO[3]
                         net (fo=1, routed)           0.000     4.857    counter_reg[0]_i_1265_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  counter_reg[0]_i_1263/CO[3]
                         net (fo=1, routed)           0.000     4.971    counter_reg[0]_i_1263_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  counter_reg[0]_i_1262/CO[3]
                         net (fo=1, routed)           0.000     5.085    counter_reg[0]_i_1262_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  counter_reg[0]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     5.199    counter_reg[0]_i_1257_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  counter_reg[0]_i_1260/CO[3]
                         net (fo=1, routed)           0.000     5.313    counter_reg[0]_i_1260_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  counter_reg[0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000     5.427    counter_reg[0]_i_1259_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  counter_reg[0]_i_1252/CO[3]
                         net (fo=1, routed)           0.000     5.541    counter_reg[0]_i_1252_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  counter_reg[0]_i_1255/CO[3]
                         net (fo=1, routed)           0.000     5.655    counter_reg[0]_i_1255_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  counter_reg[0]_i_1254/CO[3]
                         net (fo=1, routed)           0.009     5.778    counter_reg[0]_i_1254_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.892 r  counter_reg[0]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     5.892    counter_reg[0]_i_1250_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.006 r  counter_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000     6.006    counter_reg[0]_i_1248_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.120 r  counter_reg[0]_i_1247/CO[3]
                         net (fo=1, routed)           0.000     6.120    counter_reg[0]_i_1247_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  counter_reg[0]_i_1242/CO[3]
                         net (fo=1, routed)           0.000     6.234    counter_reg[0]_i_1242_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  counter_reg[0]_i_1245/CO[3]
                         net (fo=1, routed)           0.000     6.348    counter_reg[0]_i_1245_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  counter_reg[0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000     6.462    counter_reg[0]_i_1244_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  counter_reg[0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     6.576    counter_reg[0]_i_1236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  counter_reg[0]_i_1240/CO[3]
                         net (fo=1, routed)           0.000     6.690    counter_reg[0]_i_1240_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  counter_reg[0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     6.804    counter_reg[0]_i_1239_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  counter_reg[0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000     6.918    counter_reg[0]_i_1291_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  counter_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     7.032    counter_reg[0]_i_1289_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  counter_reg[0]_i_1288/CO[3]
                         net (fo=1, routed)           0.000     7.146    counter_reg[0]_i_1288_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  counter_reg[0]_i_1283/CO[3]
                         net (fo=1, routed)           0.000     7.260    counter_reg[0]_i_1283_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  counter_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000     7.374    counter_reg[0]_i_1286_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  counter_reg[0]_i_1285/CO[3]
                         net (fo=1, routed)           0.000     7.488    counter_reg[0]_i_1285_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  counter_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000     7.602    counter_reg[0]_i_1279_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.759 r  counter_reg[0]_i_2134/CO[1]
                         net (fo=1, routed)           0.647     8.406    counter_reg[0]_i_2134_n_2
    SLICE_X62Y40         LUT2 (Prop_lut2_I1_O)        0.329     8.735 r  counter[0]_i_955/O
                         net (fo=80, routed)          5.805    14.539    counter[0]_i_955_n_0
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.663 r  counter[0]_i_240/O
                         net (fo=80, routed)          2.560    17.223    counter[0]_i_240_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.347 r  counter[0]_i_256/O
                         net (fo=80, routed)          1.295    18.642    counter[0]_i_256_n_0
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124    18.766 r  counter[0]_i_1000/O
                         net (fo=80, routed)          6.633    25.399    counter[0]_i_1000_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.124    25.523 r  counter[0]_i_1022/O
                         net (fo=80, routed)          1.432    26.955    counter[0]_i_1022_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I0_O)        0.124    27.079 r  counter[0]_i_2038/O
                         net (fo=80, routed)          1.652    28.731    counter[0]_i_2038_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.855 r  counter[0]_i_1974/O
                         net (fo=80, routed)          1.235    30.090    counter[0]_i_1974_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124    30.214 r  counter[0]_i_1987/O
                         net (fo=80, routed)          5.218    35.433    counter[0]_i_1987_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124    35.557 r  counter[0]_i_1904/O
                         net (fo=80, routed)          0.600    36.157    counter[0]_i_1904_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124    36.281 r  counter[0]_i_1784/O
                         net (fo=80, routed)          1.297    37.578    counter[0]_i_1784_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    37.702 r  counter[0]_i_1718/O
                         net (fo=80, routed)          0.446    38.147    counter[0]_i_1718_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    38.271 r  counter[0]_i_1721/O
                         net (fo=80, routed)          5.587    43.859    counter[0]_i_1721_n_0
    SLICE_X36Y110        LUT2 (Prop_lut2_I0_O)        0.124    43.983 r  counter[0]_i_1795/O
                         net (fo=80, routed)          5.328    49.310    counter[0]_i_1795_n_0
    SLICE_X32Y141        LUT2 (Prop_lut2_I0_O)        0.124    49.434 r  counter[0]_i_2343/O
                         net (fo=80, routed)          2.904    52.339    counter[0]_i_2343_n_0
    SLICE_X34Y76         LUT2 (Prop_lut2_I0_O)        0.124    52.463 r  counter[0]_i_1378/O
                         net (fo=80, routed)          1.146    53.609    counter[0]_i_1378_n_0
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124    53.733 r  counter[0]_i_1403/O
                         net (fo=80, routed)          6.201    59.934    counter[0]_i_1403_n_0
    SLICE_X36Y116        LUT2 (Prop_lut2_I0_O)        0.124    60.058 r  counter[0]_i_1488/O
                         net (fo=80, routed)          5.195    65.253    counter[0]_i_1488_n_0
    SLICE_X35Y144        LUT2 (Prop_lut2_I0_O)        0.124    65.377 r  counter[0]_i_1428/O
                         net (fo=80, routed)          4.193    69.569    counter[0]_i_1428_n_0
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.124    69.693 r  counter[0]_i_1441/O
                         net (fo=80, routed)          5.497    75.191    counter[0]_i_1441_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    75.315 r  counter[0]_i_1172/O
                         net (fo=80, routed)          6.863    82.178    counter[0]_i_1172_n_0
    SLICE_X50Y127        LUT2 (Prop_lut2_I0_O)        0.124    82.302 r  counter[0]_i_468/O
                         net (fo=80, routed)          1.810    84.112    counter[0]_i_468_n_0
    SLICE_X53Y138        LUT2 (Prop_lut2_I0_O)        0.124    84.236 r  counter[0]_i_402/O
                         net (fo=80, routed)          2.602    86.838    counter[0]_i_402_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.124    86.962 r  counter[0]_i_415/O
                         net (fo=80, routed)          5.033    91.995    counter[0]_i_415_n_0
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.124    92.119 r  counter[0]_i_367/O
                         net (fo=79, routed)          4.459    96.578    counter[0]_i_367_n_0
    SLICE_X40Y144        LUT5 (Prop_lut5_I3_O)        0.124    96.702 r  counter[0]_i_393/O
                         net (fo=1, routed)           1.032    97.734    counter[0]_i_393_n_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I5_O)        0.124    97.858 r  counter[0]_i_95/O
                         net (fo=1, routed)           0.994    98.852    counter[0]_i_95_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124    98.976 r  counter[0]_i_18/O
                         net (fo=1, routed)           6.466   105.441    counter[0]_i_18_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.565 r  counter[0]_i_4/O
                         net (fo=1, routed)           1.634   107.199    counter[0]_i_4_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124   107.323 r  counter[0]_i_1/O
                         net (fo=4099, routed)       17.685   125.008    p_2_out
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  counter2[0]_i_2211/O
                         net (fo=1, routed)           0.000   125.132    counter2[0]_i_2211_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.664 r  counter2_reg[0]_i_1115/CO[3]
                         net (fo=1, routed)           0.000   125.664    counter2_reg[0]_i_1115_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.778 r  counter2_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000   125.778    counter2_reg[0]_i_381_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.892 r  counter2_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000   125.892    counter2_reg[0]_i_397_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.006 r  counter2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   126.006    counter2_reg[0]_i_396_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.120 r  counter2_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000   126.120    counter2_reg[0]_i_395_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.234 r  counter2_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000   126.234    counter2_reg[0]_i_394_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.348 r  counter2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   126.348    counter2_reg[0]_i_399_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.462 r  counter2_reg[0]_i_398/CO[3]
                         net (fo=1, routed)           0.000   126.462    counter2_reg[0]_i_398_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.576 r  counter2_reg[0]_i_341/CO[3]
                         net (fo=1, routed)           0.000   126.576    counter2_reg[0]_i_341_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.690 r  counter2_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000   126.690    counter2_reg[0]_i_340_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.804 r  counter2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000   126.804    counter2_reg[0]_i_339_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.918 r  counter2_reg[0]_i_337/CO[3]
                         net (fo=1, routed)           0.000   126.918    counter2_reg[0]_i_337_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.032 r  counter2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000   127.032    counter2_reg[0]_i_336_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.146 r  counter2_reg[0]_i_338/CO[3]
                         net (fo=1, routed)           0.000   127.146    counter2_reg[0]_i_338_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.260 r  counter2_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000   127.260    counter2_reg[0]_i_333_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.374 r  counter2_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000   127.374    counter2_reg[0]_i_332_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.488 r  counter2_reg[0]_i_335/CO[3]
                         net (fo=1, routed)           0.000   127.488    counter2_reg[0]_i_335_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.602 r  counter2_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000   127.602    counter2_reg[0]_i_334_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.716 r  counter2_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000   127.716    counter2_reg[0]_i_350_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.830 r  counter2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000   127.830    counter2_reg[0]_i_349_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.944 r  counter2_reg[0]_i_347/CO[3]
                         net (fo=1, routed)           0.000   127.944    counter2_reg[0]_i_347_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.058 r  counter2_reg[0]_i_346/CO[3]
                         net (fo=1, routed)           0.000   128.058    counter2_reg[0]_i_346_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.172 r  counter2_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000   128.172    counter2_reg[0]_i_348_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.286 r  counter2_reg[0]_i_343/CO[3]
                         net (fo=1, routed)           0.000   128.286    counter2_reg[0]_i_343_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.400 r  counter2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009   128.409    counter2_reg[0]_i_342_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.523 r  counter2_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000   128.523    counter2_reg[0]_i_345_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.637 r  counter2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000   128.637    counter2_reg[0]_i_344_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.751 r  counter2_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000   128.751    counter2_reg[0]_i_359_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.865 r  counter2_reg[0]_i_358/CO[3]
                         net (fo=1, routed)           0.000   128.865    counter2_reg[0]_i_358_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.979 r  counter2_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000   128.979    counter2_reg[0]_i_356_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.093 r  counter2_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000   129.093    counter2_reg[0]_i_355_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.207 r  counter2_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   129.207    counter2_reg[0]_i_357_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.321 r  counter2_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.000   129.321    counter2_reg[0]_i_352_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.435 r  counter2_reg[0]_i_351/CO[3]
                         net (fo=1, routed)           0.000   129.435    counter2_reg[0]_i_351_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.549 r  counter2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   129.549    counter2_reg[0]_i_354_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.663 r  counter2_reg[0]_i_353/CO[3]
                         net (fo=1, routed)           0.000   129.663    counter2_reg[0]_i_353_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.777 r  counter2_reg[0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000   129.777    counter2_reg[0]_i_1222_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.891 r  counter2_reg[0]_i_1224/CO[3]
                         net (fo=1, routed)           0.000   129.891    counter2_reg[0]_i_1224_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.005 r  counter2_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000   130.005    counter2_reg[0]_i_1223_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.162 r  counter2_reg[0]_i_1237/CO[1]
                         net (fo=80, routed)          0.467   130.629    counter2_reg[0]_i_1237_n_2
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329   130.958 r  counter2[0]_i_955/O
                         net (fo=80, routed)          5.010   135.968    counter2[0]_i_955_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124   136.092 r  counter2[0]_i_240/O
                         net (fo=80, routed)          2.420   138.512    counter2[0]_i_240_n_0
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.124   138.636 r  counter2[0]_i_256/O
                         net (fo=80, routed)          0.951   139.587    counter2[0]_i_256_n_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.124   139.711 r  counter2[0]_i_1000/O
                         net (fo=80, routed)          6.345   146.056    counter2[0]_i_1000_n_0
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.124   146.180 r  counter2[0]_i_1022/O
                         net (fo=80, routed)          2.281   148.461    counter2[0]_i_1022_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124   148.585 r  counter2[0]_i_2038/O
                         net (fo=80, routed)          5.050   153.636    counter2[0]_i_2038_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.124   153.760 r  counter2[0]_i_1974/O
                         net (fo=80, routed)          1.080   154.840    counter2[0]_i_1974_n_0
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.124   154.964 r  counter2[0]_i_1987/O
                         net (fo=80, routed)          6.667   161.631    counter2[0]_i_1987_n_0
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.124   161.755 r  counter2[0]_i_1904/O
                         net (fo=80, routed)          6.429   168.184    counter2[0]_i_1904_n_0
    SLICE_X6Y129         LUT2 (Prop_lut2_I0_O)        0.124   168.308 r  counter2[0]_i_1784/O
                         net (fo=80, routed)          1.476   169.784    counter2[0]_i_1784_n_0
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124   169.908 r  counter2[0]_i_1718/O
                         net (fo=80, routed)          2.751   172.660    counter2[0]_i_1718_n_0
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124   172.784 r  counter2[0]_i_1721/O
                         net (fo=80, routed)          6.049   178.833    counter2[0]_i_1721_n_0
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.124   178.957 r  counter2[0]_i_1795/O
                         net (fo=80, routed)          7.597   186.554    counter2[0]_i_1795_n_0
    SLICE_X8Y137         LUT2 (Prop_lut2_I0_O)        0.124   186.678 r  counter2[0]_i_2344/O
                         net (fo=80, routed)          0.871   187.549    counter2[0]_i_2344_n_0
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.124   187.673 r  counter2[0]_i_1378/O
                         net (fo=80, routed)          2.425   190.097    counter2[0]_i_1378_n_0
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.124   190.221 r  counter2[0]_i_1403/O
                         net (fo=80, routed)          5.986   196.208    counter2[0]_i_1403_n_0
    SLICE_X12Y119        LUT2 (Prop_lut2_I0_O)        0.124   196.332 r  counter2[0]_i_1488/O
                         net (fo=80, routed)          4.536   200.868    counter2[0]_i_1488_n_0
    SLICE_X16Y142        LUT2 (Prop_lut2_I0_O)        0.124   200.992 r  counter2[0]_i_1428/O
                         net (fo=80, routed)          3.070   204.062    counter2[0]_i_1428_n_0
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124   204.186 r  counter2[0]_i_1441/O
                         net (fo=80, routed)          1.958   206.144    counter2[0]_i_1441_n_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124   206.268 r  counter2[0]_i_1172/O
                         net (fo=80, routed)          5.689   211.957    counter2[0]_i_1172_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.124   212.081 r  counter2[0]_i_468/O
                         net (fo=80, routed)          3.937   216.018    counter2[0]_i_468_n_0
    SLICE_X21Y147        LUT2 (Prop_lut2_I0_O)        0.124   216.142 r  counter2[0]_i_402/O
                         net (fo=80, routed)          2.648   218.791    counter2[0]_i_402_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I0_O)        0.124   218.915 r  counter2[0]_i_415/O
                         net (fo=80, routed)          5.351   224.265    counter2[0]_i_415_n_0
    SLICE_X31Y128        LUT2 (Prop_lut2_I0_O)        0.124   224.389 r  counter2[0]_i_367/O
                         net (fo=79, routed)          2.582   226.971    counter2[0]_i_367_n_0
    SLICE_X27Y143        LUT5 (Prop_lut5_I3_O)        0.124   227.095 r  counter2[0]_i_393/O
                         net (fo=1, routed)           0.815   227.910    counter2[0]_i_393_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I5_O)        0.124   228.034 r  counter2[0]_i_95/O
                         net (fo=1, routed)           0.781   228.815    counter2[0]_i_95_n_0
    SLICE_X27Y145        LUT5 (Prop_lut5_I4_O)        0.124   228.939 r  counter2[0]_i_18/O
                         net (fo=1, routed)           6.082   235.022    counter2[0]_i_18_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.124   235.146 r  counter2[0]_i_4/O
                         net (fo=1, routed)           2.855   238.001    counter2[0]_i_4_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124   238.124 r  counter2[0]_i_1/O
                         net (fo=4097, routed)       45.090   283.214    p_5_out
    SLICE_X5Y105         FDRE                                         r  counter2_reg[1021]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[165]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[1022]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        283.214ns  (logic 18.120ns (6.398%)  route 265.094ns (93.602%))
  Logic Levels:           138  (CARRY4=78 FDRE=1 LUT2=49 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE                         0.000     0.000 r  counter_reg[165]/C
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[165]/Q
                         net (fo=3, routed)           2.377     2.833    counter_reg[165]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.489 r  counter_reg[0]_i_2220/CO[3]
                         net (fo=1, routed)           0.000     3.489    counter_reg[0]_i_2220_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.603 r  counter_reg[0]_i_2218/CO[3]
                         net (fo=1, routed)           0.000     3.603    counter_reg[0]_i_2218_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.717 r  counter_reg[0]_i_2217/CO[3]
                         net (fo=1, routed)           0.000     3.717    counter_reg[0]_i_2217_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.831 r  counter_reg[0]_i_2235/CO[3]
                         net (fo=1, routed)           0.000     3.831    counter_reg[0]_i_2235_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.945 r  counter_reg[0]_i_2233/CO[3]
                         net (fo=1, routed)           0.000     3.945    counter_reg[0]_i_2233_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.059 r  counter_reg[0]_i_2232/CO[3]
                         net (fo=1, routed)           0.000     4.059    counter_reg[0]_i_2232_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.173 r  counter_reg[0]_i_2227/CO[3]
                         net (fo=1, routed)           0.000     4.173    counter_reg[0]_i_2227_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.287 r  counter_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     4.287    counter_reg[0]_i_2230_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.401 r  counter_reg[0]_i_2229/CO[3]
                         net (fo=1, routed)           0.000     4.401    counter_reg[0]_i_2229_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  counter_reg[0]_i_2222/CO[3]
                         net (fo=1, routed)           0.000     4.515    counter_reg[0]_i_2222_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  counter_reg[0]_i_2225/CO[3]
                         net (fo=1, routed)           0.000     4.629    counter_reg[0]_i_2225_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  counter_reg[0]_i_2224/CO[3]
                         net (fo=1, routed)           0.000     4.743    counter_reg[0]_i_2224_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  counter_reg[0]_i_1265/CO[3]
                         net (fo=1, routed)           0.000     4.857    counter_reg[0]_i_1265_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  counter_reg[0]_i_1263/CO[3]
                         net (fo=1, routed)           0.000     4.971    counter_reg[0]_i_1263_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  counter_reg[0]_i_1262/CO[3]
                         net (fo=1, routed)           0.000     5.085    counter_reg[0]_i_1262_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  counter_reg[0]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     5.199    counter_reg[0]_i_1257_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  counter_reg[0]_i_1260/CO[3]
                         net (fo=1, routed)           0.000     5.313    counter_reg[0]_i_1260_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  counter_reg[0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000     5.427    counter_reg[0]_i_1259_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  counter_reg[0]_i_1252/CO[3]
                         net (fo=1, routed)           0.000     5.541    counter_reg[0]_i_1252_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  counter_reg[0]_i_1255/CO[3]
                         net (fo=1, routed)           0.000     5.655    counter_reg[0]_i_1255_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  counter_reg[0]_i_1254/CO[3]
                         net (fo=1, routed)           0.009     5.778    counter_reg[0]_i_1254_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.892 r  counter_reg[0]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     5.892    counter_reg[0]_i_1250_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.006 r  counter_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000     6.006    counter_reg[0]_i_1248_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.120 r  counter_reg[0]_i_1247/CO[3]
                         net (fo=1, routed)           0.000     6.120    counter_reg[0]_i_1247_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  counter_reg[0]_i_1242/CO[3]
                         net (fo=1, routed)           0.000     6.234    counter_reg[0]_i_1242_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  counter_reg[0]_i_1245/CO[3]
                         net (fo=1, routed)           0.000     6.348    counter_reg[0]_i_1245_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  counter_reg[0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000     6.462    counter_reg[0]_i_1244_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  counter_reg[0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     6.576    counter_reg[0]_i_1236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  counter_reg[0]_i_1240/CO[3]
                         net (fo=1, routed)           0.000     6.690    counter_reg[0]_i_1240_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  counter_reg[0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     6.804    counter_reg[0]_i_1239_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  counter_reg[0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000     6.918    counter_reg[0]_i_1291_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  counter_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     7.032    counter_reg[0]_i_1289_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  counter_reg[0]_i_1288/CO[3]
                         net (fo=1, routed)           0.000     7.146    counter_reg[0]_i_1288_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  counter_reg[0]_i_1283/CO[3]
                         net (fo=1, routed)           0.000     7.260    counter_reg[0]_i_1283_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  counter_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000     7.374    counter_reg[0]_i_1286_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  counter_reg[0]_i_1285/CO[3]
                         net (fo=1, routed)           0.000     7.488    counter_reg[0]_i_1285_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  counter_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000     7.602    counter_reg[0]_i_1279_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.759 r  counter_reg[0]_i_2134/CO[1]
                         net (fo=1, routed)           0.647     8.406    counter_reg[0]_i_2134_n_2
    SLICE_X62Y40         LUT2 (Prop_lut2_I1_O)        0.329     8.735 r  counter[0]_i_955/O
                         net (fo=80, routed)          5.805    14.539    counter[0]_i_955_n_0
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.663 r  counter[0]_i_240/O
                         net (fo=80, routed)          2.560    17.223    counter[0]_i_240_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.347 r  counter[0]_i_256/O
                         net (fo=80, routed)          1.295    18.642    counter[0]_i_256_n_0
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124    18.766 r  counter[0]_i_1000/O
                         net (fo=80, routed)          6.633    25.399    counter[0]_i_1000_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.124    25.523 r  counter[0]_i_1022/O
                         net (fo=80, routed)          1.432    26.955    counter[0]_i_1022_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I0_O)        0.124    27.079 r  counter[0]_i_2038/O
                         net (fo=80, routed)          1.652    28.731    counter[0]_i_2038_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.855 r  counter[0]_i_1974/O
                         net (fo=80, routed)          1.235    30.090    counter[0]_i_1974_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124    30.214 r  counter[0]_i_1987/O
                         net (fo=80, routed)          5.218    35.433    counter[0]_i_1987_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124    35.557 r  counter[0]_i_1904/O
                         net (fo=80, routed)          0.600    36.157    counter[0]_i_1904_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124    36.281 r  counter[0]_i_1784/O
                         net (fo=80, routed)          1.297    37.578    counter[0]_i_1784_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    37.702 r  counter[0]_i_1718/O
                         net (fo=80, routed)          0.446    38.147    counter[0]_i_1718_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    38.271 r  counter[0]_i_1721/O
                         net (fo=80, routed)          5.587    43.859    counter[0]_i_1721_n_0
    SLICE_X36Y110        LUT2 (Prop_lut2_I0_O)        0.124    43.983 r  counter[0]_i_1795/O
                         net (fo=80, routed)          5.328    49.310    counter[0]_i_1795_n_0
    SLICE_X32Y141        LUT2 (Prop_lut2_I0_O)        0.124    49.434 r  counter[0]_i_2343/O
                         net (fo=80, routed)          2.904    52.339    counter[0]_i_2343_n_0
    SLICE_X34Y76         LUT2 (Prop_lut2_I0_O)        0.124    52.463 r  counter[0]_i_1378/O
                         net (fo=80, routed)          1.146    53.609    counter[0]_i_1378_n_0
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124    53.733 r  counter[0]_i_1403/O
                         net (fo=80, routed)          6.201    59.934    counter[0]_i_1403_n_0
    SLICE_X36Y116        LUT2 (Prop_lut2_I0_O)        0.124    60.058 r  counter[0]_i_1488/O
                         net (fo=80, routed)          5.195    65.253    counter[0]_i_1488_n_0
    SLICE_X35Y144        LUT2 (Prop_lut2_I0_O)        0.124    65.377 r  counter[0]_i_1428/O
                         net (fo=80, routed)          4.193    69.569    counter[0]_i_1428_n_0
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.124    69.693 r  counter[0]_i_1441/O
                         net (fo=80, routed)          5.497    75.191    counter[0]_i_1441_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    75.315 r  counter[0]_i_1172/O
                         net (fo=80, routed)          6.863    82.178    counter[0]_i_1172_n_0
    SLICE_X50Y127        LUT2 (Prop_lut2_I0_O)        0.124    82.302 r  counter[0]_i_468/O
                         net (fo=80, routed)          1.810    84.112    counter[0]_i_468_n_0
    SLICE_X53Y138        LUT2 (Prop_lut2_I0_O)        0.124    84.236 r  counter[0]_i_402/O
                         net (fo=80, routed)          2.602    86.838    counter[0]_i_402_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.124    86.962 r  counter[0]_i_415/O
                         net (fo=80, routed)          5.033    91.995    counter[0]_i_415_n_0
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.124    92.119 r  counter[0]_i_367/O
                         net (fo=79, routed)          4.459    96.578    counter[0]_i_367_n_0
    SLICE_X40Y144        LUT5 (Prop_lut5_I3_O)        0.124    96.702 r  counter[0]_i_393/O
                         net (fo=1, routed)           1.032    97.734    counter[0]_i_393_n_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I5_O)        0.124    97.858 r  counter[0]_i_95/O
                         net (fo=1, routed)           0.994    98.852    counter[0]_i_95_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124    98.976 r  counter[0]_i_18/O
                         net (fo=1, routed)           6.466   105.441    counter[0]_i_18_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.565 r  counter[0]_i_4/O
                         net (fo=1, routed)           1.634   107.199    counter[0]_i_4_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124   107.323 r  counter[0]_i_1/O
                         net (fo=4099, routed)       17.685   125.008    p_2_out
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  counter2[0]_i_2211/O
                         net (fo=1, routed)           0.000   125.132    counter2[0]_i_2211_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.664 r  counter2_reg[0]_i_1115/CO[3]
                         net (fo=1, routed)           0.000   125.664    counter2_reg[0]_i_1115_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.778 r  counter2_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000   125.778    counter2_reg[0]_i_381_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.892 r  counter2_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000   125.892    counter2_reg[0]_i_397_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.006 r  counter2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   126.006    counter2_reg[0]_i_396_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.120 r  counter2_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000   126.120    counter2_reg[0]_i_395_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.234 r  counter2_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000   126.234    counter2_reg[0]_i_394_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.348 r  counter2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   126.348    counter2_reg[0]_i_399_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.462 r  counter2_reg[0]_i_398/CO[3]
                         net (fo=1, routed)           0.000   126.462    counter2_reg[0]_i_398_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.576 r  counter2_reg[0]_i_341/CO[3]
                         net (fo=1, routed)           0.000   126.576    counter2_reg[0]_i_341_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.690 r  counter2_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000   126.690    counter2_reg[0]_i_340_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.804 r  counter2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000   126.804    counter2_reg[0]_i_339_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.918 r  counter2_reg[0]_i_337/CO[3]
                         net (fo=1, routed)           0.000   126.918    counter2_reg[0]_i_337_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.032 r  counter2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000   127.032    counter2_reg[0]_i_336_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.146 r  counter2_reg[0]_i_338/CO[3]
                         net (fo=1, routed)           0.000   127.146    counter2_reg[0]_i_338_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.260 r  counter2_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000   127.260    counter2_reg[0]_i_333_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.374 r  counter2_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000   127.374    counter2_reg[0]_i_332_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.488 r  counter2_reg[0]_i_335/CO[3]
                         net (fo=1, routed)           0.000   127.488    counter2_reg[0]_i_335_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.602 r  counter2_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000   127.602    counter2_reg[0]_i_334_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.716 r  counter2_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000   127.716    counter2_reg[0]_i_350_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.830 r  counter2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000   127.830    counter2_reg[0]_i_349_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.944 r  counter2_reg[0]_i_347/CO[3]
                         net (fo=1, routed)           0.000   127.944    counter2_reg[0]_i_347_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.058 r  counter2_reg[0]_i_346/CO[3]
                         net (fo=1, routed)           0.000   128.058    counter2_reg[0]_i_346_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.172 r  counter2_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000   128.172    counter2_reg[0]_i_348_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.286 r  counter2_reg[0]_i_343/CO[3]
                         net (fo=1, routed)           0.000   128.286    counter2_reg[0]_i_343_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.400 r  counter2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009   128.409    counter2_reg[0]_i_342_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.523 r  counter2_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000   128.523    counter2_reg[0]_i_345_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.637 r  counter2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000   128.637    counter2_reg[0]_i_344_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.751 r  counter2_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000   128.751    counter2_reg[0]_i_359_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.865 r  counter2_reg[0]_i_358/CO[3]
                         net (fo=1, routed)           0.000   128.865    counter2_reg[0]_i_358_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.979 r  counter2_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000   128.979    counter2_reg[0]_i_356_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.093 r  counter2_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000   129.093    counter2_reg[0]_i_355_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.207 r  counter2_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   129.207    counter2_reg[0]_i_357_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.321 r  counter2_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.000   129.321    counter2_reg[0]_i_352_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.435 r  counter2_reg[0]_i_351/CO[3]
                         net (fo=1, routed)           0.000   129.435    counter2_reg[0]_i_351_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.549 r  counter2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   129.549    counter2_reg[0]_i_354_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.663 r  counter2_reg[0]_i_353/CO[3]
                         net (fo=1, routed)           0.000   129.663    counter2_reg[0]_i_353_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.777 r  counter2_reg[0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000   129.777    counter2_reg[0]_i_1222_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.891 r  counter2_reg[0]_i_1224/CO[3]
                         net (fo=1, routed)           0.000   129.891    counter2_reg[0]_i_1224_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.005 r  counter2_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000   130.005    counter2_reg[0]_i_1223_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.162 r  counter2_reg[0]_i_1237/CO[1]
                         net (fo=80, routed)          0.467   130.629    counter2_reg[0]_i_1237_n_2
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329   130.958 r  counter2[0]_i_955/O
                         net (fo=80, routed)          5.010   135.968    counter2[0]_i_955_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124   136.092 r  counter2[0]_i_240/O
                         net (fo=80, routed)          2.420   138.512    counter2[0]_i_240_n_0
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.124   138.636 r  counter2[0]_i_256/O
                         net (fo=80, routed)          0.951   139.587    counter2[0]_i_256_n_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.124   139.711 r  counter2[0]_i_1000/O
                         net (fo=80, routed)          6.345   146.056    counter2[0]_i_1000_n_0
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.124   146.180 r  counter2[0]_i_1022/O
                         net (fo=80, routed)          2.281   148.461    counter2[0]_i_1022_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124   148.585 r  counter2[0]_i_2038/O
                         net (fo=80, routed)          5.050   153.636    counter2[0]_i_2038_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.124   153.760 r  counter2[0]_i_1974/O
                         net (fo=80, routed)          1.080   154.840    counter2[0]_i_1974_n_0
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.124   154.964 r  counter2[0]_i_1987/O
                         net (fo=80, routed)          6.667   161.631    counter2[0]_i_1987_n_0
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.124   161.755 r  counter2[0]_i_1904/O
                         net (fo=80, routed)          6.429   168.184    counter2[0]_i_1904_n_0
    SLICE_X6Y129         LUT2 (Prop_lut2_I0_O)        0.124   168.308 r  counter2[0]_i_1784/O
                         net (fo=80, routed)          1.476   169.784    counter2[0]_i_1784_n_0
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124   169.908 r  counter2[0]_i_1718/O
                         net (fo=80, routed)          2.751   172.660    counter2[0]_i_1718_n_0
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124   172.784 r  counter2[0]_i_1721/O
                         net (fo=80, routed)          6.049   178.833    counter2[0]_i_1721_n_0
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.124   178.957 r  counter2[0]_i_1795/O
                         net (fo=80, routed)          7.597   186.554    counter2[0]_i_1795_n_0
    SLICE_X8Y137         LUT2 (Prop_lut2_I0_O)        0.124   186.678 r  counter2[0]_i_2344/O
                         net (fo=80, routed)          0.871   187.549    counter2[0]_i_2344_n_0
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.124   187.673 r  counter2[0]_i_1378/O
                         net (fo=80, routed)          2.425   190.097    counter2[0]_i_1378_n_0
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.124   190.221 r  counter2[0]_i_1403/O
                         net (fo=80, routed)          5.986   196.208    counter2[0]_i_1403_n_0
    SLICE_X12Y119        LUT2 (Prop_lut2_I0_O)        0.124   196.332 r  counter2[0]_i_1488/O
                         net (fo=80, routed)          4.536   200.868    counter2[0]_i_1488_n_0
    SLICE_X16Y142        LUT2 (Prop_lut2_I0_O)        0.124   200.992 r  counter2[0]_i_1428/O
                         net (fo=80, routed)          3.070   204.062    counter2[0]_i_1428_n_0
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124   204.186 r  counter2[0]_i_1441/O
                         net (fo=80, routed)          1.958   206.144    counter2[0]_i_1441_n_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124   206.268 r  counter2[0]_i_1172/O
                         net (fo=80, routed)          5.689   211.957    counter2[0]_i_1172_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.124   212.081 r  counter2[0]_i_468/O
                         net (fo=80, routed)          3.937   216.018    counter2[0]_i_468_n_0
    SLICE_X21Y147        LUT2 (Prop_lut2_I0_O)        0.124   216.142 r  counter2[0]_i_402/O
                         net (fo=80, routed)          2.648   218.791    counter2[0]_i_402_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I0_O)        0.124   218.915 r  counter2[0]_i_415/O
                         net (fo=80, routed)          5.351   224.265    counter2[0]_i_415_n_0
    SLICE_X31Y128        LUT2 (Prop_lut2_I0_O)        0.124   224.389 r  counter2[0]_i_367/O
                         net (fo=79, routed)          2.582   226.971    counter2[0]_i_367_n_0
    SLICE_X27Y143        LUT5 (Prop_lut5_I3_O)        0.124   227.095 r  counter2[0]_i_393/O
                         net (fo=1, routed)           0.815   227.910    counter2[0]_i_393_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I5_O)        0.124   228.034 r  counter2[0]_i_95/O
                         net (fo=1, routed)           0.781   228.815    counter2[0]_i_95_n_0
    SLICE_X27Y145        LUT5 (Prop_lut5_I4_O)        0.124   228.939 r  counter2[0]_i_18/O
                         net (fo=1, routed)           6.082   235.022    counter2[0]_i_18_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.124   235.146 r  counter2[0]_i_4/O
                         net (fo=1, routed)           2.855   238.001    counter2[0]_i_4_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124   238.124 r  counter2[0]_i_1/O
                         net (fo=4097, routed)       45.090   283.214    p_5_out
    SLICE_X5Y105         FDRE                                         r  counter2_reg[1022]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[165]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[1023]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        283.214ns  (logic 18.120ns (6.398%)  route 265.094ns (93.602%))
  Logic Levels:           138  (CARRY4=78 FDRE=1 LUT2=49 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE                         0.000     0.000 r  counter_reg[165]/C
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[165]/Q
                         net (fo=3, routed)           2.377     2.833    counter_reg[165]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.489 r  counter_reg[0]_i_2220/CO[3]
                         net (fo=1, routed)           0.000     3.489    counter_reg[0]_i_2220_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.603 r  counter_reg[0]_i_2218/CO[3]
                         net (fo=1, routed)           0.000     3.603    counter_reg[0]_i_2218_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.717 r  counter_reg[0]_i_2217/CO[3]
                         net (fo=1, routed)           0.000     3.717    counter_reg[0]_i_2217_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.831 r  counter_reg[0]_i_2235/CO[3]
                         net (fo=1, routed)           0.000     3.831    counter_reg[0]_i_2235_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.945 r  counter_reg[0]_i_2233/CO[3]
                         net (fo=1, routed)           0.000     3.945    counter_reg[0]_i_2233_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.059 r  counter_reg[0]_i_2232/CO[3]
                         net (fo=1, routed)           0.000     4.059    counter_reg[0]_i_2232_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.173 r  counter_reg[0]_i_2227/CO[3]
                         net (fo=1, routed)           0.000     4.173    counter_reg[0]_i_2227_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.287 r  counter_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     4.287    counter_reg[0]_i_2230_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.401 r  counter_reg[0]_i_2229/CO[3]
                         net (fo=1, routed)           0.000     4.401    counter_reg[0]_i_2229_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  counter_reg[0]_i_2222/CO[3]
                         net (fo=1, routed)           0.000     4.515    counter_reg[0]_i_2222_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  counter_reg[0]_i_2225/CO[3]
                         net (fo=1, routed)           0.000     4.629    counter_reg[0]_i_2225_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  counter_reg[0]_i_2224/CO[3]
                         net (fo=1, routed)           0.000     4.743    counter_reg[0]_i_2224_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  counter_reg[0]_i_1265/CO[3]
                         net (fo=1, routed)           0.000     4.857    counter_reg[0]_i_1265_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  counter_reg[0]_i_1263/CO[3]
                         net (fo=1, routed)           0.000     4.971    counter_reg[0]_i_1263_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  counter_reg[0]_i_1262/CO[3]
                         net (fo=1, routed)           0.000     5.085    counter_reg[0]_i_1262_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  counter_reg[0]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     5.199    counter_reg[0]_i_1257_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  counter_reg[0]_i_1260/CO[3]
                         net (fo=1, routed)           0.000     5.313    counter_reg[0]_i_1260_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  counter_reg[0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000     5.427    counter_reg[0]_i_1259_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  counter_reg[0]_i_1252/CO[3]
                         net (fo=1, routed)           0.000     5.541    counter_reg[0]_i_1252_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  counter_reg[0]_i_1255/CO[3]
                         net (fo=1, routed)           0.000     5.655    counter_reg[0]_i_1255_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  counter_reg[0]_i_1254/CO[3]
                         net (fo=1, routed)           0.009     5.778    counter_reg[0]_i_1254_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.892 r  counter_reg[0]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     5.892    counter_reg[0]_i_1250_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.006 r  counter_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000     6.006    counter_reg[0]_i_1248_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.120 r  counter_reg[0]_i_1247/CO[3]
                         net (fo=1, routed)           0.000     6.120    counter_reg[0]_i_1247_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  counter_reg[0]_i_1242/CO[3]
                         net (fo=1, routed)           0.000     6.234    counter_reg[0]_i_1242_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  counter_reg[0]_i_1245/CO[3]
                         net (fo=1, routed)           0.000     6.348    counter_reg[0]_i_1245_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  counter_reg[0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000     6.462    counter_reg[0]_i_1244_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  counter_reg[0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     6.576    counter_reg[0]_i_1236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  counter_reg[0]_i_1240/CO[3]
                         net (fo=1, routed)           0.000     6.690    counter_reg[0]_i_1240_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  counter_reg[0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     6.804    counter_reg[0]_i_1239_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  counter_reg[0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000     6.918    counter_reg[0]_i_1291_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  counter_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     7.032    counter_reg[0]_i_1289_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  counter_reg[0]_i_1288/CO[3]
                         net (fo=1, routed)           0.000     7.146    counter_reg[0]_i_1288_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  counter_reg[0]_i_1283/CO[3]
                         net (fo=1, routed)           0.000     7.260    counter_reg[0]_i_1283_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  counter_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000     7.374    counter_reg[0]_i_1286_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  counter_reg[0]_i_1285/CO[3]
                         net (fo=1, routed)           0.000     7.488    counter_reg[0]_i_1285_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  counter_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000     7.602    counter_reg[0]_i_1279_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.759 r  counter_reg[0]_i_2134/CO[1]
                         net (fo=1, routed)           0.647     8.406    counter_reg[0]_i_2134_n_2
    SLICE_X62Y40         LUT2 (Prop_lut2_I1_O)        0.329     8.735 r  counter[0]_i_955/O
                         net (fo=80, routed)          5.805    14.539    counter[0]_i_955_n_0
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.663 r  counter[0]_i_240/O
                         net (fo=80, routed)          2.560    17.223    counter[0]_i_240_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.347 r  counter[0]_i_256/O
                         net (fo=80, routed)          1.295    18.642    counter[0]_i_256_n_0
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124    18.766 r  counter[0]_i_1000/O
                         net (fo=80, routed)          6.633    25.399    counter[0]_i_1000_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.124    25.523 r  counter[0]_i_1022/O
                         net (fo=80, routed)          1.432    26.955    counter[0]_i_1022_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I0_O)        0.124    27.079 r  counter[0]_i_2038/O
                         net (fo=80, routed)          1.652    28.731    counter[0]_i_2038_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.855 r  counter[0]_i_1974/O
                         net (fo=80, routed)          1.235    30.090    counter[0]_i_1974_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124    30.214 r  counter[0]_i_1987/O
                         net (fo=80, routed)          5.218    35.433    counter[0]_i_1987_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124    35.557 r  counter[0]_i_1904/O
                         net (fo=80, routed)          0.600    36.157    counter[0]_i_1904_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124    36.281 r  counter[0]_i_1784/O
                         net (fo=80, routed)          1.297    37.578    counter[0]_i_1784_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    37.702 r  counter[0]_i_1718/O
                         net (fo=80, routed)          0.446    38.147    counter[0]_i_1718_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    38.271 r  counter[0]_i_1721/O
                         net (fo=80, routed)          5.587    43.859    counter[0]_i_1721_n_0
    SLICE_X36Y110        LUT2 (Prop_lut2_I0_O)        0.124    43.983 r  counter[0]_i_1795/O
                         net (fo=80, routed)          5.328    49.310    counter[0]_i_1795_n_0
    SLICE_X32Y141        LUT2 (Prop_lut2_I0_O)        0.124    49.434 r  counter[0]_i_2343/O
                         net (fo=80, routed)          2.904    52.339    counter[0]_i_2343_n_0
    SLICE_X34Y76         LUT2 (Prop_lut2_I0_O)        0.124    52.463 r  counter[0]_i_1378/O
                         net (fo=80, routed)          1.146    53.609    counter[0]_i_1378_n_0
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124    53.733 r  counter[0]_i_1403/O
                         net (fo=80, routed)          6.201    59.934    counter[0]_i_1403_n_0
    SLICE_X36Y116        LUT2 (Prop_lut2_I0_O)        0.124    60.058 r  counter[0]_i_1488/O
                         net (fo=80, routed)          5.195    65.253    counter[0]_i_1488_n_0
    SLICE_X35Y144        LUT2 (Prop_lut2_I0_O)        0.124    65.377 r  counter[0]_i_1428/O
                         net (fo=80, routed)          4.193    69.569    counter[0]_i_1428_n_0
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.124    69.693 r  counter[0]_i_1441/O
                         net (fo=80, routed)          5.497    75.191    counter[0]_i_1441_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    75.315 r  counter[0]_i_1172/O
                         net (fo=80, routed)          6.863    82.178    counter[0]_i_1172_n_0
    SLICE_X50Y127        LUT2 (Prop_lut2_I0_O)        0.124    82.302 r  counter[0]_i_468/O
                         net (fo=80, routed)          1.810    84.112    counter[0]_i_468_n_0
    SLICE_X53Y138        LUT2 (Prop_lut2_I0_O)        0.124    84.236 r  counter[0]_i_402/O
                         net (fo=80, routed)          2.602    86.838    counter[0]_i_402_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.124    86.962 r  counter[0]_i_415/O
                         net (fo=80, routed)          5.033    91.995    counter[0]_i_415_n_0
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.124    92.119 r  counter[0]_i_367/O
                         net (fo=79, routed)          4.459    96.578    counter[0]_i_367_n_0
    SLICE_X40Y144        LUT5 (Prop_lut5_I3_O)        0.124    96.702 r  counter[0]_i_393/O
                         net (fo=1, routed)           1.032    97.734    counter[0]_i_393_n_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I5_O)        0.124    97.858 r  counter[0]_i_95/O
                         net (fo=1, routed)           0.994    98.852    counter[0]_i_95_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124    98.976 r  counter[0]_i_18/O
                         net (fo=1, routed)           6.466   105.441    counter[0]_i_18_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.565 r  counter[0]_i_4/O
                         net (fo=1, routed)           1.634   107.199    counter[0]_i_4_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124   107.323 r  counter[0]_i_1/O
                         net (fo=4099, routed)       17.685   125.008    p_2_out
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  counter2[0]_i_2211/O
                         net (fo=1, routed)           0.000   125.132    counter2[0]_i_2211_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.664 r  counter2_reg[0]_i_1115/CO[3]
                         net (fo=1, routed)           0.000   125.664    counter2_reg[0]_i_1115_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.778 r  counter2_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000   125.778    counter2_reg[0]_i_381_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.892 r  counter2_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000   125.892    counter2_reg[0]_i_397_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.006 r  counter2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   126.006    counter2_reg[0]_i_396_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.120 r  counter2_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000   126.120    counter2_reg[0]_i_395_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.234 r  counter2_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000   126.234    counter2_reg[0]_i_394_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.348 r  counter2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   126.348    counter2_reg[0]_i_399_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.462 r  counter2_reg[0]_i_398/CO[3]
                         net (fo=1, routed)           0.000   126.462    counter2_reg[0]_i_398_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.576 r  counter2_reg[0]_i_341/CO[3]
                         net (fo=1, routed)           0.000   126.576    counter2_reg[0]_i_341_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.690 r  counter2_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000   126.690    counter2_reg[0]_i_340_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.804 r  counter2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000   126.804    counter2_reg[0]_i_339_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.918 r  counter2_reg[0]_i_337/CO[3]
                         net (fo=1, routed)           0.000   126.918    counter2_reg[0]_i_337_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.032 r  counter2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000   127.032    counter2_reg[0]_i_336_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.146 r  counter2_reg[0]_i_338/CO[3]
                         net (fo=1, routed)           0.000   127.146    counter2_reg[0]_i_338_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.260 r  counter2_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000   127.260    counter2_reg[0]_i_333_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.374 r  counter2_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000   127.374    counter2_reg[0]_i_332_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.488 r  counter2_reg[0]_i_335/CO[3]
                         net (fo=1, routed)           0.000   127.488    counter2_reg[0]_i_335_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.602 r  counter2_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000   127.602    counter2_reg[0]_i_334_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.716 r  counter2_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000   127.716    counter2_reg[0]_i_350_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.830 r  counter2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000   127.830    counter2_reg[0]_i_349_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.944 r  counter2_reg[0]_i_347/CO[3]
                         net (fo=1, routed)           0.000   127.944    counter2_reg[0]_i_347_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.058 r  counter2_reg[0]_i_346/CO[3]
                         net (fo=1, routed)           0.000   128.058    counter2_reg[0]_i_346_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.172 r  counter2_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000   128.172    counter2_reg[0]_i_348_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.286 r  counter2_reg[0]_i_343/CO[3]
                         net (fo=1, routed)           0.000   128.286    counter2_reg[0]_i_343_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.400 r  counter2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009   128.409    counter2_reg[0]_i_342_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.523 r  counter2_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000   128.523    counter2_reg[0]_i_345_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.637 r  counter2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000   128.637    counter2_reg[0]_i_344_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.751 r  counter2_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000   128.751    counter2_reg[0]_i_359_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.865 r  counter2_reg[0]_i_358/CO[3]
                         net (fo=1, routed)           0.000   128.865    counter2_reg[0]_i_358_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.979 r  counter2_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000   128.979    counter2_reg[0]_i_356_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.093 r  counter2_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000   129.093    counter2_reg[0]_i_355_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.207 r  counter2_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   129.207    counter2_reg[0]_i_357_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.321 r  counter2_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.000   129.321    counter2_reg[0]_i_352_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.435 r  counter2_reg[0]_i_351/CO[3]
                         net (fo=1, routed)           0.000   129.435    counter2_reg[0]_i_351_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.549 r  counter2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   129.549    counter2_reg[0]_i_354_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.663 r  counter2_reg[0]_i_353/CO[3]
                         net (fo=1, routed)           0.000   129.663    counter2_reg[0]_i_353_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.777 r  counter2_reg[0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000   129.777    counter2_reg[0]_i_1222_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.891 r  counter2_reg[0]_i_1224/CO[3]
                         net (fo=1, routed)           0.000   129.891    counter2_reg[0]_i_1224_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.005 r  counter2_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000   130.005    counter2_reg[0]_i_1223_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.162 r  counter2_reg[0]_i_1237/CO[1]
                         net (fo=80, routed)          0.467   130.629    counter2_reg[0]_i_1237_n_2
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329   130.958 r  counter2[0]_i_955/O
                         net (fo=80, routed)          5.010   135.968    counter2[0]_i_955_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124   136.092 r  counter2[0]_i_240/O
                         net (fo=80, routed)          2.420   138.512    counter2[0]_i_240_n_0
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.124   138.636 r  counter2[0]_i_256/O
                         net (fo=80, routed)          0.951   139.587    counter2[0]_i_256_n_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.124   139.711 r  counter2[0]_i_1000/O
                         net (fo=80, routed)          6.345   146.056    counter2[0]_i_1000_n_0
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.124   146.180 r  counter2[0]_i_1022/O
                         net (fo=80, routed)          2.281   148.461    counter2[0]_i_1022_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124   148.585 r  counter2[0]_i_2038/O
                         net (fo=80, routed)          5.050   153.636    counter2[0]_i_2038_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.124   153.760 r  counter2[0]_i_1974/O
                         net (fo=80, routed)          1.080   154.840    counter2[0]_i_1974_n_0
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.124   154.964 r  counter2[0]_i_1987/O
                         net (fo=80, routed)          6.667   161.631    counter2[0]_i_1987_n_0
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.124   161.755 r  counter2[0]_i_1904/O
                         net (fo=80, routed)          6.429   168.184    counter2[0]_i_1904_n_0
    SLICE_X6Y129         LUT2 (Prop_lut2_I0_O)        0.124   168.308 r  counter2[0]_i_1784/O
                         net (fo=80, routed)          1.476   169.784    counter2[0]_i_1784_n_0
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124   169.908 r  counter2[0]_i_1718/O
                         net (fo=80, routed)          2.751   172.660    counter2[0]_i_1718_n_0
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124   172.784 r  counter2[0]_i_1721/O
                         net (fo=80, routed)          6.049   178.833    counter2[0]_i_1721_n_0
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.124   178.957 r  counter2[0]_i_1795/O
                         net (fo=80, routed)          7.597   186.554    counter2[0]_i_1795_n_0
    SLICE_X8Y137         LUT2 (Prop_lut2_I0_O)        0.124   186.678 r  counter2[0]_i_2344/O
                         net (fo=80, routed)          0.871   187.549    counter2[0]_i_2344_n_0
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.124   187.673 r  counter2[0]_i_1378/O
                         net (fo=80, routed)          2.425   190.097    counter2[0]_i_1378_n_0
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.124   190.221 r  counter2[0]_i_1403/O
                         net (fo=80, routed)          5.986   196.208    counter2[0]_i_1403_n_0
    SLICE_X12Y119        LUT2 (Prop_lut2_I0_O)        0.124   196.332 r  counter2[0]_i_1488/O
                         net (fo=80, routed)          4.536   200.868    counter2[0]_i_1488_n_0
    SLICE_X16Y142        LUT2 (Prop_lut2_I0_O)        0.124   200.992 r  counter2[0]_i_1428/O
                         net (fo=80, routed)          3.070   204.062    counter2[0]_i_1428_n_0
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124   204.186 r  counter2[0]_i_1441/O
                         net (fo=80, routed)          1.958   206.144    counter2[0]_i_1441_n_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124   206.268 r  counter2[0]_i_1172/O
                         net (fo=80, routed)          5.689   211.957    counter2[0]_i_1172_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.124   212.081 r  counter2[0]_i_468/O
                         net (fo=80, routed)          3.937   216.018    counter2[0]_i_468_n_0
    SLICE_X21Y147        LUT2 (Prop_lut2_I0_O)        0.124   216.142 r  counter2[0]_i_402/O
                         net (fo=80, routed)          2.648   218.791    counter2[0]_i_402_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I0_O)        0.124   218.915 r  counter2[0]_i_415/O
                         net (fo=80, routed)          5.351   224.265    counter2[0]_i_415_n_0
    SLICE_X31Y128        LUT2 (Prop_lut2_I0_O)        0.124   224.389 r  counter2[0]_i_367/O
                         net (fo=79, routed)          2.582   226.971    counter2[0]_i_367_n_0
    SLICE_X27Y143        LUT5 (Prop_lut5_I3_O)        0.124   227.095 r  counter2[0]_i_393/O
                         net (fo=1, routed)           0.815   227.910    counter2[0]_i_393_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I5_O)        0.124   228.034 r  counter2[0]_i_95/O
                         net (fo=1, routed)           0.781   228.815    counter2[0]_i_95_n_0
    SLICE_X27Y145        LUT5 (Prop_lut5_I4_O)        0.124   228.939 r  counter2[0]_i_18/O
                         net (fo=1, routed)           6.082   235.022    counter2[0]_i_18_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.124   235.146 r  counter2[0]_i_4/O
                         net (fo=1, routed)           2.855   238.001    counter2[0]_i_4_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124   238.124 r  counter2[0]_i_1/O
                         net (fo=4097, routed)       45.090   283.214    p_5_out
    SLICE_X5Y105         FDRE                                         r  counter2_reg[1023]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[165]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[1024]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        283.064ns  (logic 18.120ns (6.401%)  route 264.943ns (93.599%))
  Logic Levels:           138  (CARRY4=78 FDRE=1 LUT2=49 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE                         0.000     0.000 r  counter_reg[165]/C
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[165]/Q
                         net (fo=3, routed)           2.377     2.833    counter_reg[165]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.489 r  counter_reg[0]_i_2220/CO[3]
                         net (fo=1, routed)           0.000     3.489    counter_reg[0]_i_2220_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.603 r  counter_reg[0]_i_2218/CO[3]
                         net (fo=1, routed)           0.000     3.603    counter_reg[0]_i_2218_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.717 r  counter_reg[0]_i_2217/CO[3]
                         net (fo=1, routed)           0.000     3.717    counter_reg[0]_i_2217_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.831 r  counter_reg[0]_i_2235/CO[3]
                         net (fo=1, routed)           0.000     3.831    counter_reg[0]_i_2235_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.945 r  counter_reg[0]_i_2233/CO[3]
                         net (fo=1, routed)           0.000     3.945    counter_reg[0]_i_2233_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.059 r  counter_reg[0]_i_2232/CO[3]
                         net (fo=1, routed)           0.000     4.059    counter_reg[0]_i_2232_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.173 r  counter_reg[0]_i_2227/CO[3]
                         net (fo=1, routed)           0.000     4.173    counter_reg[0]_i_2227_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.287 r  counter_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     4.287    counter_reg[0]_i_2230_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.401 r  counter_reg[0]_i_2229/CO[3]
                         net (fo=1, routed)           0.000     4.401    counter_reg[0]_i_2229_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  counter_reg[0]_i_2222/CO[3]
                         net (fo=1, routed)           0.000     4.515    counter_reg[0]_i_2222_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  counter_reg[0]_i_2225/CO[3]
                         net (fo=1, routed)           0.000     4.629    counter_reg[0]_i_2225_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  counter_reg[0]_i_2224/CO[3]
                         net (fo=1, routed)           0.000     4.743    counter_reg[0]_i_2224_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  counter_reg[0]_i_1265/CO[3]
                         net (fo=1, routed)           0.000     4.857    counter_reg[0]_i_1265_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  counter_reg[0]_i_1263/CO[3]
                         net (fo=1, routed)           0.000     4.971    counter_reg[0]_i_1263_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  counter_reg[0]_i_1262/CO[3]
                         net (fo=1, routed)           0.000     5.085    counter_reg[0]_i_1262_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  counter_reg[0]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     5.199    counter_reg[0]_i_1257_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  counter_reg[0]_i_1260/CO[3]
                         net (fo=1, routed)           0.000     5.313    counter_reg[0]_i_1260_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  counter_reg[0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000     5.427    counter_reg[0]_i_1259_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  counter_reg[0]_i_1252/CO[3]
                         net (fo=1, routed)           0.000     5.541    counter_reg[0]_i_1252_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  counter_reg[0]_i_1255/CO[3]
                         net (fo=1, routed)           0.000     5.655    counter_reg[0]_i_1255_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  counter_reg[0]_i_1254/CO[3]
                         net (fo=1, routed)           0.009     5.778    counter_reg[0]_i_1254_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.892 r  counter_reg[0]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     5.892    counter_reg[0]_i_1250_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.006 r  counter_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000     6.006    counter_reg[0]_i_1248_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.120 r  counter_reg[0]_i_1247/CO[3]
                         net (fo=1, routed)           0.000     6.120    counter_reg[0]_i_1247_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  counter_reg[0]_i_1242/CO[3]
                         net (fo=1, routed)           0.000     6.234    counter_reg[0]_i_1242_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  counter_reg[0]_i_1245/CO[3]
                         net (fo=1, routed)           0.000     6.348    counter_reg[0]_i_1245_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  counter_reg[0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000     6.462    counter_reg[0]_i_1244_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  counter_reg[0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     6.576    counter_reg[0]_i_1236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  counter_reg[0]_i_1240/CO[3]
                         net (fo=1, routed)           0.000     6.690    counter_reg[0]_i_1240_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  counter_reg[0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     6.804    counter_reg[0]_i_1239_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  counter_reg[0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000     6.918    counter_reg[0]_i_1291_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  counter_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     7.032    counter_reg[0]_i_1289_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  counter_reg[0]_i_1288/CO[3]
                         net (fo=1, routed)           0.000     7.146    counter_reg[0]_i_1288_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  counter_reg[0]_i_1283/CO[3]
                         net (fo=1, routed)           0.000     7.260    counter_reg[0]_i_1283_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  counter_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000     7.374    counter_reg[0]_i_1286_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  counter_reg[0]_i_1285/CO[3]
                         net (fo=1, routed)           0.000     7.488    counter_reg[0]_i_1285_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  counter_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000     7.602    counter_reg[0]_i_1279_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.759 r  counter_reg[0]_i_2134/CO[1]
                         net (fo=1, routed)           0.647     8.406    counter_reg[0]_i_2134_n_2
    SLICE_X62Y40         LUT2 (Prop_lut2_I1_O)        0.329     8.735 r  counter[0]_i_955/O
                         net (fo=80, routed)          5.805    14.539    counter[0]_i_955_n_0
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.663 r  counter[0]_i_240/O
                         net (fo=80, routed)          2.560    17.223    counter[0]_i_240_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.347 r  counter[0]_i_256/O
                         net (fo=80, routed)          1.295    18.642    counter[0]_i_256_n_0
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124    18.766 r  counter[0]_i_1000/O
                         net (fo=80, routed)          6.633    25.399    counter[0]_i_1000_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.124    25.523 r  counter[0]_i_1022/O
                         net (fo=80, routed)          1.432    26.955    counter[0]_i_1022_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I0_O)        0.124    27.079 r  counter[0]_i_2038/O
                         net (fo=80, routed)          1.652    28.731    counter[0]_i_2038_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.855 r  counter[0]_i_1974/O
                         net (fo=80, routed)          1.235    30.090    counter[0]_i_1974_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124    30.214 r  counter[0]_i_1987/O
                         net (fo=80, routed)          5.218    35.433    counter[0]_i_1987_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124    35.557 r  counter[0]_i_1904/O
                         net (fo=80, routed)          0.600    36.157    counter[0]_i_1904_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124    36.281 r  counter[0]_i_1784/O
                         net (fo=80, routed)          1.297    37.578    counter[0]_i_1784_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    37.702 r  counter[0]_i_1718/O
                         net (fo=80, routed)          0.446    38.147    counter[0]_i_1718_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    38.271 r  counter[0]_i_1721/O
                         net (fo=80, routed)          5.587    43.859    counter[0]_i_1721_n_0
    SLICE_X36Y110        LUT2 (Prop_lut2_I0_O)        0.124    43.983 r  counter[0]_i_1795/O
                         net (fo=80, routed)          5.328    49.310    counter[0]_i_1795_n_0
    SLICE_X32Y141        LUT2 (Prop_lut2_I0_O)        0.124    49.434 r  counter[0]_i_2343/O
                         net (fo=80, routed)          2.904    52.339    counter[0]_i_2343_n_0
    SLICE_X34Y76         LUT2 (Prop_lut2_I0_O)        0.124    52.463 r  counter[0]_i_1378/O
                         net (fo=80, routed)          1.146    53.609    counter[0]_i_1378_n_0
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124    53.733 r  counter[0]_i_1403/O
                         net (fo=80, routed)          6.201    59.934    counter[0]_i_1403_n_0
    SLICE_X36Y116        LUT2 (Prop_lut2_I0_O)        0.124    60.058 r  counter[0]_i_1488/O
                         net (fo=80, routed)          5.195    65.253    counter[0]_i_1488_n_0
    SLICE_X35Y144        LUT2 (Prop_lut2_I0_O)        0.124    65.377 r  counter[0]_i_1428/O
                         net (fo=80, routed)          4.193    69.569    counter[0]_i_1428_n_0
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.124    69.693 r  counter[0]_i_1441/O
                         net (fo=80, routed)          5.497    75.191    counter[0]_i_1441_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    75.315 r  counter[0]_i_1172/O
                         net (fo=80, routed)          6.863    82.178    counter[0]_i_1172_n_0
    SLICE_X50Y127        LUT2 (Prop_lut2_I0_O)        0.124    82.302 r  counter[0]_i_468/O
                         net (fo=80, routed)          1.810    84.112    counter[0]_i_468_n_0
    SLICE_X53Y138        LUT2 (Prop_lut2_I0_O)        0.124    84.236 r  counter[0]_i_402/O
                         net (fo=80, routed)          2.602    86.838    counter[0]_i_402_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.124    86.962 r  counter[0]_i_415/O
                         net (fo=80, routed)          5.033    91.995    counter[0]_i_415_n_0
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.124    92.119 r  counter[0]_i_367/O
                         net (fo=79, routed)          4.459    96.578    counter[0]_i_367_n_0
    SLICE_X40Y144        LUT5 (Prop_lut5_I3_O)        0.124    96.702 r  counter[0]_i_393/O
                         net (fo=1, routed)           1.032    97.734    counter[0]_i_393_n_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I5_O)        0.124    97.858 r  counter[0]_i_95/O
                         net (fo=1, routed)           0.994    98.852    counter[0]_i_95_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124    98.976 r  counter[0]_i_18/O
                         net (fo=1, routed)           6.466   105.441    counter[0]_i_18_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.565 r  counter[0]_i_4/O
                         net (fo=1, routed)           1.634   107.199    counter[0]_i_4_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124   107.323 r  counter[0]_i_1/O
                         net (fo=4099, routed)       17.685   125.008    p_2_out
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  counter2[0]_i_2211/O
                         net (fo=1, routed)           0.000   125.132    counter2[0]_i_2211_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.664 r  counter2_reg[0]_i_1115/CO[3]
                         net (fo=1, routed)           0.000   125.664    counter2_reg[0]_i_1115_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.778 r  counter2_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000   125.778    counter2_reg[0]_i_381_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.892 r  counter2_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000   125.892    counter2_reg[0]_i_397_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.006 r  counter2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   126.006    counter2_reg[0]_i_396_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.120 r  counter2_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000   126.120    counter2_reg[0]_i_395_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.234 r  counter2_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000   126.234    counter2_reg[0]_i_394_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.348 r  counter2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   126.348    counter2_reg[0]_i_399_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.462 r  counter2_reg[0]_i_398/CO[3]
                         net (fo=1, routed)           0.000   126.462    counter2_reg[0]_i_398_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.576 r  counter2_reg[0]_i_341/CO[3]
                         net (fo=1, routed)           0.000   126.576    counter2_reg[0]_i_341_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.690 r  counter2_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000   126.690    counter2_reg[0]_i_340_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.804 r  counter2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000   126.804    counter2_reg[0]_i_339_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.918 r  counter2_reg[0]_i_337/CO[3]
                         net (fo=1, routed)           0.000   126.918    counter2_reg[0]_i_337_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.032 r  counter2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000   127.032    counter2_reg[0]_i_336_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.146 r  counter2_reg[0]_i_338/CO[3]
                         net (fo=1, routed)           0.000   127.146    counter2_reg[0]_i_338_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.260 r  counter2_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000   127.260    counter2_reg[0]_i_333_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.374 r  counter2_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000   127.374    counter2_reg[0]_i_332_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.488 r  counter2_reg[0]_i_335/CO[3]
                         net (fo=1, routed)           0.000   127.488    counter2_reg[0]_i_335_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.602 r  counter2_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000   127.602    counter2_reg[0]_i_334_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.716 r  counter2_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000   127.716    counter2_reg[0]_i_350_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.830 r  counter2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000   127.830    counter2_reg[0]_i_349_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.944 r  counter2_reg[0]_i_347/CO[3]
                         net (fo=1, routed)           0.000   127.944    counter2_reg[0]_i_347_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.058 r  counter2_reg[0]_i_346/CO[3]
                         net (fo=1, routed)           0.000   128.058    counter2_reg[0]_i_346_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.172 r  counter2_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000   128.172    counter2_reg[0]_i_348_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.286 r  counter2_reg[0]_i_343/CO[3]
                         net (fo=1, routed)           0.000   128.286    counter2_reg[0]_i_343_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.400 r  counter2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009   128.409    counter2_reg[0]_i_342_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.523 r  counter2_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000   128.523    counter2_reg[0]_i_345_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.637 r  counter2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000   128.637    counter2_reg[0]_i_344_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.751 r  counter2_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000   128.751    counter2_reg[0]_i_359_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.865 r  counter2_reg[0]_i_358/CO[3]
                         net (fo=1, routed)           0.000   128.865    counter2_reg[0]_i_358_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.979 r  counter2_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000   128.979    counter2_reg[0]_i_356_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.093 r  counter2_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000   129.093    counter2_reg[0]_i_355_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.207 r  counter2_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   129.207    counter2_reg[0]_i_357_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.321 r  counter2_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.000   129.321    counter2_reg[0]_i_352_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.435 r  counter2_reg[0]_i_351/CO[3]
                         net (fo=1, routed)           0.000   129.435    counter2_reg[0]_i_351_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.549 r  counter2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   129.549    counter2_reg[0]_i_354_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.663 r  counter2_reg[0]_i_353/CO[3]
                         net (fo=1, routed)           0.000   129.663    counter2_reg[0]_i_353_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.777 r  counter2_reg[0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000   129.777    counter2_reg[0]_i_1222_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.891 r  counter2_reg[0]_i_1224/CO[3]
                         net (fo=1, routed)           0.000   129.891    counter2_reg[0]_i_1224_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.005 r  counter2_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000   130.005    counter2_reg[0]_i_1223_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.162 r  counter2_reg[0]_i_1237/CO[1]
                         net (fo=80, routed)          0.467   130.629    counter2_reg[0]_i_1237_n_2
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329   130.958 r  counter2[0]_i_955/O
                         net (fo=80, routed)          5.010   135.968    counter2[0]_i_955_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124   136.092 r  counter2[0]_i_240/O
                         net (fo=80, routed)          2.420   138.512    counter2[0]_i_240_n_0
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.124   138.636 r  counter2[0]_i_256/O
                         net (fo=80, routed)          0.951   139.587    counter2[0]_i_256_n_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.124   139.711 r  counter2[0]_i_1000/O
                         net (fo=80, routed)          6.345   146.056    counter2[0]_i_1000_n_0
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.124   146.180 r  counter2[0]_i_1022/O
                         net (fo=80, routed)          2.281   148.461    counter2[0]_i_1022_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124   148.585 r  counter2[0]_i_2038/O
                         net (fo=80, routed)          5.050   153.636    counter2[0]_i_2038_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.124   153.760 r  counter2[0]_i_1974/O
                         net (fo=80, routed)          1.080   154.840    counter2[0]_i_1974_n_0
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.124   154.964 r  counter2[0]_i_1987/O
                         net (fo=80, routed)          6.667   161.631    counter2[0]_i_1987_n_0
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.124   161.755 r  counter2[0]_i_1904/O
                         net (fo=80, routed)          6.429   168.184    counter2[0]_i_1904_n_0
    SLICE_X6Y129         LUT2 (Prop_lut2_I0_O)        0.124   168.308 r  counter2[0]_i_1784/O
                         net (fo=80, routed)          1.476   169.784    counter2[0]_i_1784_n_0
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124   169.908 r  counter2[0]_i_1718/O
                         net (fo=80, routed)          2.751   172.660    counter2[0]_i_1718_n_0
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124   172.784 r  counter2[0]_i_1721/O
                         net (fo=80, routed)          6.049   178.833    counter2[0]_i_1721_n_0
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.124   178.957 r  counter2[0]_i_1795/O
                         net (fo=80, routed)          7.597   186.554    counter2[0]_i_1795_n_0
    SLICE_X8Y137         LUT2 (Prop_lut2_I0_O)        0.124   186.678 r  counter2[0]_i_2344/O
                         net (fo=80, routed)          0.871   187.549    counter2[0]_i_2344_n_0
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.124   187.673 r  counter2[0]_i_1378/O
                         net (fo=80, routed)          2.425   190.097    counter2[0]_i_1378_n_0
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.124   190.221 r  counter2[0]_i_1403/O
                         net (fo=80, routed)          5.986   196.208    counter2[0]_i_1403_n_0
    SLICE_X12Y119        LUT2 (Prop_lut2_I0_O)        0.124   196.332 r  counter2[0]_i_1488/O
                         net (fo=80, routed)          4.536   200.868    counter2[0]_i_1488_n_0
    SLICE_X16Y142        LUT2 (Prop_lut2_I0_O)        0.124   200.992 r  counter2[0]_i_1428/O
                         net (fo=80, routed)          3.070   204.062    counter2[0]_i_1428_n_0
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124   204.186 r  counter2[0]_i_1441/O
                         net (fo=80, routed)          1.958   206.144    counter2[0]_i_1441_n_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124   206.268 r  counter2[0]_i_1172/O
                         net (fo=80, routed)          5.689   211.957    counter2[0]_i_1172_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.124   212.081 r  counter2[0]_i_468/O
                         net (fo=80, routed)          3.937   216.018    counter2[0]_i_468_n_0
    SLICE_X21Y147        LUT2 (Prop_lut2_I0_O)        0.124   216.142 r  counter2[0]_i_402/O
                         net (fo=80, routed)          2.648   218.791    counter2[0]_i_402_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I0_O)        0.124   218.915 r  counter2[0]_i_415/O
                         net (fo=80, routed)          5.351   224.265    counter2[0]_i_415_n_0
    SLICE_X31Y128        LUT2 (Prop_lut2_I0_O)        0.124   224.389 r  counter2[0]_i_367/O
                         net (fo=79, routed)          2.582   226.971    counter2[0]_i_367_n_0
    SLICE_X27Y143        LUT5 (Prop_lut5_I3_O)        0.124   227.095 r  counter2[0]_i_393/O
                         net (fo=1, routed)           0.815   227.910    counter2[0]_i_393_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I5_O)        0.124   228.034 r  counter2[0]_i_95/O
                         net (fo=1, routed)           0.781   228.815    counter2[0]_i_95_n_0
    SLICE_X27Y145        LUT5 (Prop_lut5_I4_O)        0.124   228.939 r  counter2[0]_i_18/O
                         net (fo=1, routed)           6.082   235.022    counter2[0]_i_18_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.124   235.146 r  counter2[0]_i_4/O
                         net (fo=1, routed)           2.855   238.001    counter2[0]_i_4_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124   238.124 r  counter2[0]_i_1/O
                         net (fo=4097, routed)       44.939   283.063    p_5_out
    SLICE_X5Y106         FDRE                                         r  counter2_reg[1024]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[165]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[1025]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        283.064ns  (logic 18.120ns (6.401%)  route 264.943ns (93.599%))
  Logic Levels:           138  (CARRY4=78 FDRE=1 LUT2=49 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE                         0.000     0.000 r  counter_reg[165]/C
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[165]/Q
                         net (fo=3, routed)           2.377     2.833    counter_reg[165]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.489 r  counter_reg[0]_i_2220/CO[3]
                         net (fo=1, routed)           0.000     3.489    counter_reg[0]_i_2220_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.603 r  counter_reg[0]_i_2218/CO[3]
                         net (fo=1, routed)           0.000     3.603    counter_reg[0]_i_2218_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.717 r  counter_reg[0]_i_2217/CO[3]
                         net (fo=1, routed)           0.000     3.717    counter_reg[0]_i_2217_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.831 r  counter_reg[0]_i_2235/CO[3]
                         net (fo=1, routed)           0.000     3.831    counter_reg[0]_i_2235_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.945 r  counter_reg[0]_i_2233/CO[3]
                         net (fo=1, routed)           0.000     3.945    counter_reg[0]_i_2233_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.059 r  counter_reg[0]_i_2232/CO[3]
                         net (fo=1, routed)           0.000     4.059    counter_reg[0]_i_2232_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.173 r  counter_reg[0]_i_2227/CO[3]
                         net (fo=1, routed)           0.000     4.173    counter_reg[0]_i_2227_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.287 r  counter_reg[0]_i_2230/CO[3]
                         net (fo=1, routed)           0.000     4.287    counter_reg[0]_i_2230_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.401 r  counter_reg[0]_i_2229/CO[3]
                         net (fo=1, routed)           0.000     4.401    counter_reg[0]_i_2229_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.515 r  counter_reg[0]_i_2222/CO[3]
                         net (fo=1, routed)           0.000     4.515    counter_reg[0]_i_2222_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  counter_reg[0]_i_2225/CO[3]
                         net (fo=1, routed)           0.000     4.629    counter_reg[0]_i_2225_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  counter_reg[0]_i_2224/CO[3]
                         net (fo=1, routed)           0.000     4.743    counter_reg[0]_i_2224_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  counter_reg[0]_i_1265/CO[3]
                         net (fo=1, routed)           0.000     4.857    counter_reg[0]_i_1265_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  counter_reg[0]_i_1263/CO[3]
                         net (fo=1, routed)           0.000     4.971    counter_reg[0]_i_1263_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  counter_reg[0]_i_1262/CO[3]
                         net (fo=1, routed)           0.000     5.085    counter_reg[0]_i_1262_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  counter_reg[0]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     5.199    counter_reg[0]_i_1257_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  counter_reg[0]_i_1260/CO[3]
                         net (fo=1, routed)           0.000     5.313    counter_reg[0]_i_1260_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  counter_reg[0]_i_1259/CO[3]
                         net (fo=1, routed)           0.000     5.427    counter_reg[0]_i_1259_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  counter_reg[0]_i_1252/CO[3]
                         net (fo=1, routed)           0.000     5.541    counter_reg[0]_i_1252_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  counter_reg[0]_i_1255/CO[3]
                         net (fo=1, routed)           0.000     5.655    counter_reg[0]_i_1255_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  counter_reg[0]_i_1254/CO[3]
                         net (fo=1, routed)           0.009     5.778    counter_reg[0]_i_1254_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.892 r  counter_reg[0]_i_1250/CO[3]
                         net (fo=1, routed)           0.000     5.892    counter_reg[0]_i_1250_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.006 r  counter_reg[0]_i_1248/CO[3]
                         net (fo=1, routed)           0.000     6.006    counter_reg[0]_i_1248_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.120 r  counter_reg[0]_i_1247/CO[3]
                         net (fo=1, routed)           0.000     6.120    counter_reg[0]_i_1247_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.234 r  counter_reg[0]_i_1242/CO[3]
                         net (fo=1, routed)           0.000     6.234    counter_reg[0]_i_1242_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.348 r  counter_reg[0]_i_1245/CO[3]
                         net (fo=1, routed)           0.000     6.348    counter_reg[0]_i_1245_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  counter_reg[0]_i_1244/CO[3]
                         net (fo=1, routed)           0.000     6.462    counter_reg[0]_i_1244_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  counter_reg[0]_i_1236/CO[3]
                         net (fo=1, routed)           0.000     6.576    counter_reg[0]_i_1236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  counter_reg[0]_i_1240/CO[3]
                         net (fo=1, routed)           0.000     6.690    counter_reg[0]_i_1240_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  counter_reg[0]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     6.804    counter_reg[0]_i_1239_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  counter_reg[0]_i_1291/CO[3]
                         net (fo=1, routed)           0.000     6.918    counter_reg[0]_i_1291_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  counter_reg[0]_i_1289/CO[3]
                         net (fo=1, routed)           0.000     7.032    counter_reg[0]_i_1289_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  counter_reg[0]_i_1288/CO[3]
                         net (fo=1, routed)           0.000     7.146    counter_reg[0]_i_1288_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  counter_reg[0]_i_1283/CO[3]
                         net (fo=1, routed)           0.000     7.260    counter_reg[0]_i_1283_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  counter_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000     7.374    counter_reg[0]_i_1286_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  counter_reg[0]_i_1285/CO[3]
                         net (fo=1, routed)           0.000     7.488    counter_reg[0]_i_1285_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  counter_reg[0]_i_1279/CO[3]
                         net (fo=1, routed)           0.000     7.602    counter_reg[0]_i_1279_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.759 r  counter_reg[0]_i_2134/CO[1]
                         net (fo=1, routed)           0.647     8.406    counter_reg[0]_i_2134_n_2
    SLICE_X62Y40         LUT2 (Prop_lut2_I1_O)        0.329     8.735 r  counter[0]_i_955/O
                         net (fo=80, routed)          5.805    14.539    counter[0]_i_955_n_0
    SLICE_X60Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.663 r  counter[0]_i_240/O
                         net (fo=80, routed)          2.560    17.223    counter[0]_i_240_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.347 r  counter[0]_i_256/O
                         net (fo=80, routed)          1.295    18.642    counter[0]_i_256_n_0
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.124    18.766 r  counter[0]_i_1000/O
                         net (fo=80, routed)          6.633    25.399    counter[0]_i_1000_n_0
    SLICE_X47Y71         LUT2 (Prop_lut2_I0_O)        0.124    25.523 r  counter[0]_i_1022/O
                         net (fo=80, routed)          1.432    26.955    counter[0]_i_1022_n_0
    SLICE_X47Y74         LUT2 (Prop_lut2_I0_O)        0.124    27.079 r  counter[0]_i_2038/O
                         net (fo=80, routed)          1.652    28.731    counter[0]_i_2038_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I0_O)        0.124    28.855 r  counter[0]_i_1974/O
                         net (fo=80, routed)          1.235    30.090    counter[0]_i_1974_n_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124    30.214 r  counter[0]_i_1987/O
                         net (fo=80, routed)          5.218    35.433    counter[0]_i_1987_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124    35.557 r  counter[0]_i_1904/O
                         net (fo=80, routed)          0.600    36.157    counter[0]_i_1904_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124    36.281 r  counter[0]_i_1784/O
                         net (fo=80, routed)          1.297    37.578    counter[0]_i_1784_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    37.702 r  counter[0]_i_1718/O
                         net (fo=80, routed)          0.446    38.147    counter[0]_i_1718_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    38.271 r  counter[0]_i_1721/O
                         net (fo=80, routed)          5.587    43.859    counter[0]_i_1721_n_0
    SLICE_X36Y110        LUT2 (Prop_lut2_I0_O)        0.124    43.983 r  counter[0]_i_1795/O
                         net (fo=80, routed)          5.328    49.310    counter[0]_i_1795_n_0
    SLICE_X32Y141        LUT2 (Prop_lut2_I0_O)        0.124    49.434 r  counter[0]_i_2343/O
                         net (fo=80, routed)          2.904    52.339    counter[0]_i_2343_n_0
    SLICE_X34Y76         LUT2 (Prop_lut2_I0_O)        0.124    52.463 r  counter[0]_i_1378/O
                         net (fo=80, routed)          1.146    53.609    counter[0]_i_1378_n_0
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124    53.733 r  counter[0]_i_1403/O
                         net (fo=80, routed)          6.201    59.934    counter[0]_i_1403_n_0
    SLICE_X36Y116        LUT2 (Prop_lut2_I0_O)        0.124    60.058 r  counter[0]_i_1488/O
                         net (fo=80, routed)          5.195    65.253    counter[0]_i_1488_n_0
    SLICE_X35Y144        LUT2 (Prop_lut2_I0_O)        0.124    65.377 r  counter[0]_i_1428/O
                         net (fo=80, routed)          4.193    69.569    counter[0]_i_1428_n_0
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.124    69.693 r  counter[0]_i_1441/O
                         net (fo=80, routed)          5.497    75.191    counter[0]_i_1441_n_0
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.124    75.315 r  counter[0]_i_1172/O
                         net (fo=80, routed)          6.863    82.178    counter[0]_i_1172_n_0
    SLICE_X50Y127        LUT2 (Prop_lut2_I0_O)        0.124    82.302 r  counter[0]_i_468/O
                         net (fo=80, routed)          1.810    84.112    counter[0]_i_468_n_0
    SLICE_X53Y138        LUT2 (Prop_lut2_I0_O)        0.124    84.236 r  counter[0]_i_402/O
                         net (fo=80, routed)          2.602    86.838    counter[0]_i_402_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.124    86.962 r  counter[0]_i_415/O
                         net (fo=80, routed)          5.033    91.995    counter[0]_i_415_n_0
    SLICE_X49Y118        LUT2 (Prop_lut2_I0_O)        0.124    92.119 r  counter[0]_i_367/O
                         net (fo=79, routed)          4.459    96.578    counter[0]_i_367_n_0
    SLICE_X40Y144        LUT5 (Prop_lut5_I3_O)        0.124    96.702 r  counter[0]_i_393/O
                         net (fo=1, routed)           1.032    97.734    counter[0]_i_393_n_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I5_O)        0.124    97.858 r  counter[0]_i_95/O
                         net (fo=1, routed)           0.994    98.852    counter[0]_i_95_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124    98.976 r  counter[0]_i_18/O
                         net (fo=1, routed)           6.466   105.441    counter[0]_i_18_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124   105.565 r  counter[0]_i_4/O
                         net (fo=1, routed)           1.634   107.199    counter[0]_i_4_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.124   107.323 r  counter[0]_i_1/O
                         net (fo=4099, routed)       17.685   125.008    p_2_out
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124   125.132 r  counter2[0]_i_2211/O
                         net (fo=1, routed)           0.000   125.132    counter2[0]_i_2211_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.664 r  counter2_reg[0]_i_1115/CO[3]
                         net (fo=1, routed)           0.000   125.664    counter2_reg[0]_i_1115_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.778 r  counter2_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000   125.778    counter2_reg[0]_i_381_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.892 r  counter2_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000   125.892    counter2_reg[0]_i_397_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.006 r  counter2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000   126.006    counter2_reg[0]_i_396_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.120 r  counter2_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000   126.120    counter2_reg[0]_i_395_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.234 r  counter2_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000   126.234    counter2_reg[0]_i_394_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.348 r  counter2_reg[0]_i_399/CO[3]
                         net (fo=1, routed)           0.000   126.348    counter2_reg[0]_i_399_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.462 r  counter2_reg[0]_i_398/CO[3]
                         net (fo=1, routed)           0.000   126.462    counter2_reg[0]_i_398_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.576 r  counter2_reg[0]_i_341/CO[3]
                         net (fo=1, routed)           0.000   126.576    counter2_reg[0]_i_341_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.690 r  counter2_reg[0]_i_340/CO[3]
                         net (fo=1, routed)           0.000   126.690    counter2_reg[0]_i_340_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.804 r  counter2_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000   126.804    counter2_reg[0]_i_339_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.918 r  counter2_reg[0]_i_337/CO[3]
                         net (fo=1, routed)           0.000   126.918    counter2_reg[0]_i_337_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.032 r  counter2_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000   127.032    counter2_reg[0]_i_336_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.146 r  counter2_reg[0]_i_338/CO[3]
                         net (fo=1, routed)           0.000   127.146    counter2_reg[0]_i_338_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.260 r  counter2_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000   127.260    counter2_reg[0]_i_333_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.374 r  counter2_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000   127.374    counter2_reg[0]_i_332_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.488 r  counter2_reg[0]_i_335/CO[3]
                         net (fo=1, routed)           0.000   127.488    counter2_reg[0]_i_335_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.602 r  counter2_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000   127.602    counter2_reg[0]_i_334_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.716 r  counter2_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000   127.716    counter2_reg[0]_i_350_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.830 r  counter2_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000   127.830    counter2_reg[0]_i_349_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.944 r  counter2_reg[0]_i_347/CO[3]
                         net (fo=1, routed)           0.000   127.944    counter2_reg[0]_i_347_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.058 r  counter2_reg[0]_i_346/CO[3]
                         net (fo=1, routed)           0.000   128.058    counter2_reg[0]_i_346_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.172 r  counter2_reg[0]_i_348/CO[3]
                         net (fo=1, routed)           0.000   128.172    counter2_reg[0]_i_348_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.286 r  counter2_reg[0]_i_343/CO[3]
                         net (fo=1, routed)           0.000   128.286    counter2_reg[0]_i_343_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.400 r  counter2_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009   128.409    counter2_reg[0]_i_342_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.523 r  counter2_reg[0]_i_345/CO[3]
                         net (fo=1, routed)           0.000   128.523    counter2_reg[0]_i_345_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.637 r  counter2_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000   128.637    counter2_reg[0]_i_344_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.751 r  counter2_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000   128.751    counter2_reg[0]_i_359_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.865 r  counter2_reg[0]_i_358/CO[3]
                         net (fo=1, routed)           0.000   128.865    counter2_reg[0]_i_358_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.979 r  counter2_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000   128.979    counter2_reg[0]_i_356_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.093 r  counter2_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000   129.093    counter2_reg[0]_i_355_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.207 r  counter2_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000   129.207    counter2_reg[0]_i_357_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.321 r  counter2_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.000   129.321    counter2_reg[0]_i_352_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.435 r  counter2_reg[0]_i_351/CO[3]
                         net (fo=1, routed)           0.000   129.435    counter2_reg[0]_i_351_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.549 r  counter2_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000   129.549    counter2_reg[0]_i_354_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.663 r  counter2_reg[0]_i_353/CO[3]
                         net (fo=1, routed)           0.000   129.663    counter2_reg[0]_i_353_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.777 r  counter2_reg[0]_i_1222/CO[3]
                         net (fo=1, routed)           0.000   129.777    counter2_reg[0]_i_1222_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.891 r  counter2_reg[0]_i_1224/CO[3]
                         net (fo=1, routed)           0.000   129.891    counter2_reg[0]_i_1224_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.005 r  counter2_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000   130.005    counter2_reg[0]_i_1223_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   130.162 r  counter2_reg[0]_i_1237/CO[1]
                         net (fo=80, routed)          0.467   130.629    counter2_reg[0]_i_1237_n_2
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.329   130.958 r  counter2[0]_i_955/O
                         net (fo=80, routed)          5.010   135.968    counter2[0]_i_955_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124   136.092 r  counter2[0]_i_240/O
                         net (fo=80, routed)          2.420   138.512    counter2[0]_i_240_n_0
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.124   138.636 r  counter2[0]_i_256/O
                         net (fo=80, routed)          0.951   139.587    counter2[0]_i_256_n_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.124   139.711 r  counter2[0]_i_1000/O
                         net (fo=80, routed)          6.345   146.056    counter2[0]_i_1000_n_0
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.124   146.180 r  counter2[0]_i_1022/O
                         net (fo=80, routed)          2.281   148.461    counter2[0]_i_1022_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124   148.585 r  counter2[0]_i_2038/O
                         net (fo=80, routed)          5.050   153.636    counter2[0]_i_2038_n_0
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.124   153.760 r  counter2[0]_i_1974/O
                         net (fo=80, routed)          1.080   154.840    counter2[0]_i_1974_n_0
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.124   154.964 r  counter2[0]_i_1987/O
                         net (fo=80, routed)          6.667   161.631    counter2[0]_i_1987_n_0
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.124   161.755 r  counter2[0]_i_1904/O
                         net (fo=80, routed)          6.429   168.184    counter2[0]_i_1904_n_0
    SLICE_X6Y129         LUT2 (Prop_lut2_I0_O)        0.124   168.308 r  counter2[0]_i_1784/O
                         net (fo=80, routed)          1.476   169.784    counter2[0]_i_1784_n_0
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124   169.908 r  counter2[0]_i_1718/O
                         net (fo=80, routed)          2.751   172.660    counter2[0]_i_1718_n_0
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.124   172.784 r  counter2[0]_i_1721/O
                         net (fo=80, routed)          6.049   178.833    counter2[0]_i_1721_n_0
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.124   178.957 r  counter2[0]_i_1795/O
                         net (fo=80, routed)          7.597   186.554    counter2[0]_i_1795_n_0
    SLICE_X8Y137         LUT2 (Prop_lut2_I0_O)        0.124   186.678 r  counter2[0]_i_2344/O
                         net (fo=80, routed)          0.871   187.549    counter2[0]_i_2344_n_0
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.124   187.673 r  counter2[0]_i_1378/O
                         net (fo=80, routed)          2.425   190.097    counter2[0]_i_1378_n_0
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.124   190.221 r  counter2[0]_i_1403/O
                         net (fo=80, routed)          5.986   196.208    counter2[0]_i_1403_n_0
    SLICE_X12Y119        LUT2 (Prop_lut2_I0_O)        0.124   196.332 r  counter2[0]_i_1488/O
                         net (fo=80, routed)          4.536   200.868    counter2[0]_i_1488_n_0
    SLICE_X16Y142        LUT2 (Prop_lut2_I0_O)        0.124   200.992 r  counter2[0]_i_1428/O
                         net (fo=80, routed)          3.070   204.062    counter2[0]_i_1428_n_0
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124   204.186 r  counter2[0]_i_1441/O
                         net (fo=80, routed)          1.958   206.144    counter2[0]_i_1441_n_0
    SLICE_X34Y88         LUT2 (Prop_lut2_I0_O)        0.124   206.268 r  counter2[0]_i_1172/O
                         net (fo=80, routed)          5.689   211.957    counter2[0]_i_1172_n_0
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.124   212.081 r  counter2[0]_i_468/O
                         net (fo=80, routed)          3.937   216.018    counter2[0]_i_468_n_0
    SLICE_X21Y147        LUT2 (Prop_lut2_I0_O)        0.124   216.142 r  counter2[0]_i_402/O
                         net (fo=80, routed)          2.648   218.791    counter2[0]_i_402_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I0_O)        0.124   218.915 r  counter2[0]_i_415/O
                         net (fo=80, routed)          5.351   224.265    counter2[0]_i_415_n_0
    SLICE_X31Y128        LUT2 (Prop_lut2_I0_O)        0.124   224.389 r  counter2[0]_i_367/O
                         net (fo=79, routed)          2.582   226.971    counter2[0]_i_367_n_0
    SLICE_X27Y143        LUT5 (Prop_lut5_I3_O)        0.124   227.095 r  counter2[0]_i_393/O
                         net (fo=1, routed)           0.815   227.910    counter2[0]_i_393_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I5_O)        0.124   228.034 r  counter2[0]_i_95/O
                         net (fo=1, routed)           0.781   228.815    counter2[0]_i_95_n_0
    SLICE_X27Y145        LUT5 (Prop_lut5_I4_O)        0.124   228.939 r  counter2[0]_i_18/O
                         net (fo=1, routed)           6.082   235.022    counter2[0]_i_18_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.124   235.146 r  counter2[0]_i_4/O
                         net (fo=1, routed)           2.855   238.001    counter2[0]_i_4_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I1_O)        0.124   238.124 r  counter2[0]_i_1/O
                         net (fo=4097, routed)       44.939   283.063    p_5_out
    SLICE_X5Y106         FDRE                                         r  counter2_reg[1025]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[1].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[1].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE                         0.000     0.000 r  genblk1[1].fDiv/clkDiv_reg/C
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[1].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[1].fDiv/clkDiv_reg_0
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[1].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    genblk1[1].fDiv/p_0_in
    SLICE_X31Y52         FDRE                                         r  genblk1[1].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[15].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[15].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE                         0.000     0.000 r  genblk1[15].fDiv/clkDiv_reg/C
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[15].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[15].fDiv/clkDiv_reg_0
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[15].fDiv/clkDiv_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    genblk1[15].fDiv/clkDiv_i_1__14_n_0
    SLICE_X33Y45         FDRE                                         r  genblk1[15].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[6].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[6].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE                         0.000     0.000 r  genblk1[6].fDiv/clkDiv_reg/C
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[6].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[6].fDiv/clkDiv_reg_0
    SLICE_X31Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[6].fDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    genblk1[6].fDiv/clkDiv_i_1__5_n_0
    SLICE_X31Y50         FDRE                                         r  genblk1[6].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[103]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[103]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE                         0.000     0.000 r  counter2_reg[103]/C
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter2_reg[103]/Q
                         net (fo=2, routed)           0.118     0.259    counter2_reg[103]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  counter2_reg[100]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    counter2_reg[100]_i_1_n_4
    SLICE_X1Y25          FDRE                                         r  counter2_reg[103]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[107]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[107]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  counter2_reg[107]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter2_reg[107]/Q
                         net (fo=2, routed)           0.118     0.259    counter2_reg[107]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  counter2_reg[104]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    counter2_reg[104]_i_1_n_4
    SLICE_X1Y26          FDRE                                         r  counter2_reg[107]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[111]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[111]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  counter2_reg[111]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter2_reg[111]/Q
                         net (fo=2, routed)           0.118     0.259    counter2_reg[111]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  counter2_reg[108]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    counter2_reg[108]_i_1_n_4
    SLICE_X1Y27          FDRE                                         r  counter2_reg[111]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[115]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[115]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  counter2_reg[115]/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter2_reg[115]/Q
                         net (fo=2, routed)           0.118     0.259    counter2_reg[115]
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  counter2_reg[112]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    counter2_reg[112]_i_1_n_4
    SLICE_X1Y28          FDRE                                         r  counter2_reg[115]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[119]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[119]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE                         0.000     0.000 r  counter2_reg[119]/C
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter2_reg[119]/Q
                         net (fo=2, routed)           0.118     0.259    counter2_reg[119]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  counter2_reg[116]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    counter2_reg[116]_i_1_n_4
    SLICE_X1Y29          FDRE                                         r  counter2_reg[119]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  counter2_reg[11]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter2_reg[11]/Q
                         net (fo=2, routed)           0.118     0.259    counter2_reg[11]
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  counter2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    counter2_reg[8]_i_1_n_4
    SLICE_X1Y2           FDRE                                         r  counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[123]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[123]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  counter2_reg[123]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter2_reg[123]/Q
                         net (fo=2, routed)           0.118     0.259    counter2_reg[123]
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  counter2_reg[120]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    counter2_reg[120]_i_1_n_4
    SLICE_X1Y30          FDRE                                         r  counter2_reg[123]/D
  -------------------------------------------------------------------    -------------------





