Analysis & Synthesis report for de1soc
Wed Mar 09 22:35:34 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Mar 09 22:35:34 2022           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; de1soc                                      ;
; Top-level Entity Name       ; de1soc_top                                  ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; de1soc_top         ; de1soc             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 09 22:35:18 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file dct.sv
    Info (12023): Found entity 1: avalon_dct File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 1
    Info (12023): Found entity 2: cos File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 108
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: processor File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/processor.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file lab4_mult.sv
    Info (12023): Found entity 1: avalon_fp_mult File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv Line: 2
    Info (12023): Found entity 2: fp_mult_lab4 File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv Line: 141
Info (12021): Found 1 design units, including 1 entities, in source file inst_mem.v
    Info (12023): Found entity 1: inst_mem File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data_bus.sv
    Info (12023): Found entity 1: avalon_bus File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1soc_top.sv
    Info (12023): Found entity 1: de1soc_top File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ps2.sv
    Info (12023): Found entity 1: avalon_ps2 File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_mouse.v
    Info (12023): Found entity 1: ps2_mouse File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at lab4_mult.sv(20): created implicit net for "fp_en" File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv Line: 20
Warning (10236): Verilog HDL Implicit Net warning at de1soc_top.sv(44): created implicit net for "IDRA_RXD" File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv Line: 44
Warning (10222): Verilog HDL Parameter Declaration warning at dct.sv(18): Parameter Declaration in module "avalon_dct" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at dct.sv(31): Parameter Declaration in module "avalon_dct" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 31
Warning (10222): Verilog HDL Parameter Declaration warning at ps2_mouse.v(64): Parameter Declaration in module "ps2_mouse" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 64
Warning (10222): Verilog HDL Parameter Declaration warning at ps2_mouse.v(65): Parameter Declaration in module "ps2_mouse" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 65
Warning (10222): Verilog HDL Parameter Declaration warning at ps2_mouse.v(66): Parameter Declaration in module "ps2_mouse" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 66
Warning (10222): Verilog HDL Parameter Declaration warning at ps2_mouse.v(88): Parameter Declaration in module "ps2_mouse" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 88
Warning (10222): Verilog HDL Parameter Declaration warning at ps2_mouse.v(117): Parameter Declaration in module "ps2_mouse" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 117
Info (12127): Elaborating entity "de1soc_top" for the top level hierarchy
Warning (10030): Net "IDRA_RXD" at de1soc_top.sv(44) has no driver or initial value, using a default initial value '0' File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv Line: 44
Info (12128): Elaborating entity "inst_mem" for hierarchy "inst_mem:InstrMem" File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "inst_mem:InstrMem|altsyncram:altsyncram_component" File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v Line: 86
Info (12130): Elaborated megafunction instantiation "inst_mem:InstrMem|altsyncram:altsyncram_component" File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v Line: 86
Info (12133): Instantiated megafunction "inst_mem:InstrMem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/inst_mem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "inst_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1po1.tdf
    Info (12023): Found entity 1: altsyncram_1po1 File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/db/altsyncram_1po1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1po1" for hierarchy "inst_mem:InstrMem|altsyncram:altsyncram_component|altsyncram_1po1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "avalon_bus" for hierarchy "avalon_bus:data_bus" File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/de1soc_top.sv Line: 44
Warning (10230): Verilog HDL assignment warning at data_bus.sv(64): truncated value with size 8 to match size of target (7) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv Line: 64
Critical Warning (10237): Verilog HDL warning at data_bus.sv(73): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv Line: 73
Info (12128): Elaborating entity "avalon_ps2" for hierarchy "avalon_bus:data_bus|avalon_ps2:ps2_cont" File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv Line: 51
Info (12128): Elaborating entity "ps2_mouse" for hierarchy "avalon_bus:data_bus|avalon_ps2:ps2_cont|ps2_mouse:U1" File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2.sv Line: 39
Warning (10230): Verilog HDL assignment warning at ps2_mouse.v(126): truncated value with size 32 to match size of target (9) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 126
Warning (10230): Verilog HDL assignment warning at ps2_mouse.v(198): truncated value with size 32 to match size of target (8) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 198
Warning (10230): Verilog HDL assignment warning at ps2_mouse.v(205): truncated value with size 32 to match size of target (1) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 205
Warning (10230): Verilog HDL assignment warning at ps2_mouse.v(211): truncated value with size 32 to match size of target (6) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 211
Warning (10230): Verilog HDL assignment warning at ps2_mouse.v(239): truncated value with size 32 to match size of target (10) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 239
Warning (10230): Verilog HDL assignment warning at ps2_mouse.v(247): truncated value with size 32 to match size of target (10) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 247
Warning (10230): Verilog HDL assignment warning at ps2_mouse.v(256): truncated value with size 32 to match size of target (10) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 256
Warning (10230): Verilog HDL assignment warning at ps2_mouse.v(264): truncated value with size 32 to match size of target (10) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 264
Warning (10230): Verilog HDL assignment warning at ps2_mouse.v(278): truncated value with size 32 to match size of target (4) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 278
Warning (10230): Verilog HDL assignment warning at ps2_mouse.v(294): truncated value with size 32 to match size of target (4) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/ps2_mouse.v Line: 294
Info (12128): Elaborating entity "avalon_fp_mult" for hierarchy "avalon_bus:data_bus|avalon_fp_mult:fp_mult" File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv Line: 117
Warning (10270): Verilog HDL Case Statement warning at lab4_mult.sv(51): incomplete case statement has no default case item File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv Line: 51
Warning (10230): Verilog HDL assignment warning at lab4_mult.sv(96): truncated value with size 32 to match size of target (4) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv Line: 96
Warning (10230): Verilog HDL assignment warning at lab4_mult.sv(105): truncated value with size 32 to match size of target (4) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv Line: 105
Warning (10270): Verilog HDL Case Statement warning at lab4_mult.sv(122): incomplete case statement has no default case item File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv Line: 122
Info (12128): Elaborating entity "fp_mult_lab4" for hierarchy "avalon_bus:data_bus|avalon_fp_mult:fp_mult|fp_mult_lab4:fpm" File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv Line: 76
Warning (10230): Verilog HDL assignment warning at lab4_mult.sv(207): truncated value with size 32 to match size of target (8) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv Line: 207
Warning (10230): Verilog HDL assignment warning at lab4_mult.sv(218): truncated value with size 32 to match size of target (8) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv Line: 218
Warning (10230): Verilog HDL assignment warning at lab4_mult.sv(248): truncated value with size 32 to match size of target (8) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/lab4_mult.sv Line: 248
Info (12128): Elaborating entity "avalon_dct" for hierarchy "avalon_bus:data_bus|avalon_dct:dct" File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv Line: 118
Warning (10036): Verilog HDL or VHDL warning at dct.sv(22): object "N" assigned a value but never read File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 22
Error (10122): Verilog HDL Event Control error at dct.sv(64): mixed single- and double-edge expressions are not supported File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Warning (10235): Verilog HDL Always Construct warning at dct.sv(72): variable "write" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 72
Warning (10235): Verilog HDL Always Construct warning at dct.sv(72): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 72
Warning (10235): Verilog HDL Always Construct warning at dct.sv(73): variable "writedata" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 73
Warning (10235): Verilog HDL Always Construct warning at dct.sv(76): variable "write" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 76
Warning (10235): Verilog HDL Always Construct warning at dct.sv(76): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 76
Warning (10235): Verilog HDL Always Construct warning at dct.sv(77): variable "writedata" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 77
Warning (10235): Verilog HDL Always Construct warning at dct.sv(83): variable "write" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 83
Warning (10235): Verilog HDL Always Construct warning at dct.sv(83): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 83
Warning (10235): Verilog HDL Always Construct warning at dct.sv(83): variable "data_ready" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 83
Warning (10235): Verilog HDL Always Construct warning at dct.sv(85): variable "writedata" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 85
Warning (10235): Verilog HDL Always Construct warning at dct.sv(85): variable "K" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 85
Warning (10235): Verilog HDL Always Construct warning at dct.sv(86): variable "K" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 86
Warning (10235): Verilog HDL Always Construct warning at dct.sv(88): variable "K" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 88
Warning (10235): Verilog HDL Always Construct warning at dct.sv(88): variable "size" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 88
Warning (10235): Verilog HDL Always Construct warning at dct.sv(93): variable "data_ready" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 93
Warning (10235): Verilog HDL Always Construct warning at dct.sv(93): variable "K" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 93
Warning (10235): Verilog HDL Always Construct warning at dct.sv(93): variable "size" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 93
Warning (10235): Verilog HDL Always Construct warning at dct.sv(95): variable "dct_term" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 95
Warning (10230): Verilog HDL assignment warning at dct.sv(95): truncated value with size 32 to match size of target (16) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 95
Warning (10235): Verilog HDL Always Construct warning at dct.sv(95): variable "K" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 95
Warning (10235): Verilog HDL Always Construct warning at dct.sv(96): variable "K" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 96
Warning (10235): Verilog HDL Always Construct warning at dct.sv(97): variable "K" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 97
Warning (10240): Verilog HDL Always Construct warning at dct.sv(64): inferring latch(es) for variable "size", which holds its previous value in one or more paths through the always construct File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Warning (10240): Verilog HDL Always Construct warning at dct.sv(64): inferring latch(es) for variable "K", which holds its previous value in one or more paths through the always construct File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Warning (10240): Verilog HDL Always Construct warning at dct.sv(64): inferring latch(es) for variable "data_ready", which holds its previous value in one or more paths through the always construct File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Warning (10240): Verilog HDL Always Construct warning at dct.sv(64): inferring latch(es) for variable "result_valid", which holds its previous value in one or more paths through the always construct File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Warning (10240): Verilog HDL Always Construct warning at dct.sv(64): inferring latch(es) for variable "M", which holds its previous value in one or more paths through the always construct File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[127][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[126][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[125][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[124][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[123][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[122][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[121][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[120][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[119][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[118][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[117][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[116][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[115][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[114][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[113][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[112][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[111][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[110][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[109][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[108][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[107][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[106][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[105][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[104][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[103][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[102][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[101][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[100][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[99][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[98][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[97][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[96][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[95][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[94][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[93][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[92][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[91][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[90][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[89][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[88][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[87][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[86][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[85][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[84][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[83][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[82][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[81][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[80][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[79][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[78][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[77][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[76][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[75][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[74][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[73][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[72][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[71][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[70][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[69][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[68][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[67][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[66][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[65][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[64][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[63][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[62][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[61][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[60][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[59][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[58][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[57][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[56][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[55][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[54][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[53][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[52][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[51][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[50][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[49][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[48][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[47][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[46][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[45][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[44][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[43][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[42][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[41][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[40][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[39][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[38][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[37][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[36][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[35][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[34][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[33][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[32][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[31][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[30][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[29][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[28][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[27][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[26][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[25][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[24][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[23][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[22][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[21][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[20][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[19][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[18][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[17][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[16][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[15][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[14][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[13][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[12][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[11][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[10][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[9][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[8][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[7][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[6][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[5][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[4][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[3][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[2][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[1][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "signal[0][15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[16]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[17]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[18]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[19]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[20]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[21]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[22]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[23]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[24]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[25]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[26]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[27]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[28]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[29]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[30]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[31]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[32]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[33]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[34]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[35]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[36]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[37]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[38]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[39]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[40]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[41]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[42]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[43]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[44]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[45]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[46]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[47]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[48]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[49]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[50]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[51]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[52]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[53]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[54]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[55]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[56]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[57]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[58]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[59]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[60]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[61]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[62]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[63]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[64]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[65]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[66]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[67]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[68]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[69]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[70]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[71]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[72]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[73]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[74]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[75]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[76]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[77]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[78]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[79]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[80]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[81]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[82]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[83]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[84]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[85]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[86]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[87]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[88]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[89]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[90]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[91]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[92]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[93]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[94]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[95]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[96]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[97]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[98]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[99]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[100]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[101]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[102]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[103]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[104]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[105]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[106]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[107]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[108]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[109]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[110]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[111]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[112]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[113]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[114]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[115]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[116]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[117]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[118]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[119]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[120]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[121]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[122]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[123]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[124]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[125]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[126]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "result_valid[127]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "data_ready" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[16]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[17]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[18]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[19]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[20]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[21]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[22]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[23]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[24]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[25]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[26]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[27]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[28]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[29]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[30]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "K[31]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[0]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[1]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[2]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[3]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[4]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[5]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[6]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[7]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[8]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[9]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[10]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[11]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[12]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[13]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[14]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[15]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[16]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[17]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[18]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[19]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[20]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[21]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[22]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[23]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[24]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[25]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[26]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[27]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[28]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[29]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[30]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Info (10041): Inferred latch for "size[31]" at dct.sv(64) File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/dct.sv Line: 64
Error (12152): Can't elaborate user hierarchy "avalon_bus:data_bus|avalon_dct:dct" File: C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/data_bus.sv Line: 118
Info (144001): Generated suppressed messages file C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/out/de1soc.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 58 warnings
    Error: Peak virtual memory: 5006 megabytes
    Error: Processing ended: Wed Mar 09 22:35:34 2022
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/isido/OneDrive/Files/School/Year 3/Winter 2022/ECE342/PipelinedProcessor/src/out/de1soc.map.smsg.


