[2025-09-17 04:45:50] START suite=qualcomm_srv trace=srv448_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv448_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2549406 heartbeat IPC: 3.922 cumulative IPC: 3.922 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4922348 heartbeat IPC: 4.214 cumulative IPC: 4.063 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4922348 cumulative IPC: 4.063 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4922348 cumulative IPC: 4.063 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 11742128 heartbeat IPC: 1.466 cumulative IPC: 1.466 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 18275874 heartbeat IPC: 1.531 cumulative IPC: 1.498 (Simulation time: 00 hr 03 min 00 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 24817947 heartbeat IPC: 1.529 cumulative IPC: 1.508 (Simulation time: 00 hr 03 min 53 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 31626254 heartbeat IPC: 1.469 cumulative IPC: 1.498 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 38518846 heartbeat IPC: 1.451 cumulative IPC: 1.488 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 45277153 heartbeat IPC: 1.48 cumulative IPC: 1.487 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 52020503 heartbeat IPC: 1.483 cumulative IPC: 1.486 (Simulation time: 00 hr 07 min 51 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 58651442 heartbeat IPC: 1.508 cumulative IPC: 1.489 (Simulation time: 00 hr 08 min 49 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv448_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 65386107 heartbeat IPC: 1.485 cumulative IPC: 1.488 (Simulation time: 00 hr 09 min 46 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 67244341 cumulative IPC: 1.487 (Simulation time: 00 hr 10 min 41 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 67244341 cumulative IPC: 1.487 (Simulation time: 00 hr 10 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv448_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.487 instructions: 100000003 cycles: 67244341
CPU 0 Branch Prediction Accuracy: 93.81% MPKI: 11.54 Average ROB Occupancy at Mispredict: 31.08
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00716
BRANCH_INDIRECT: 0.4236
BRANCH_CONDITIONAL: 10.89
BRANCH_DIRECT_CALL: 0.00259
BRANCH_INDIRECT_CALL: 0.2041
BRANCH_RETURN: 0.0104


====Backend Stall Breakdown====
ROB_STALL: 231083
LQ_STALL: 0
SQ_STALL: 2


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 304.39624
REPLAY_LOAD: 71.17461
NON_REPLAY_LOAD: 27.090488

== Total ==
ADDR_TRANS: 16133
REPLAY_LOAD: 4484
NON_REPLAY_LOAD: 210466

== Counts ==
ADDR_TRANS: 53
REPLAY_LOAD: 63
NON_REPLAY_LOAD: 7769

cpu0->cpu0_STLB TOTAL        ACCESS:    1755082 HIT:    1754333 MISS:        749 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1755082 HIT:    1754333 MISS:        749 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 160 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7944714 HIT:    7746152 MISS:     198562 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7309550 HIT:    7134948 MISS:     174602 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     173141 HIT:     152617 MISS:      20524 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     461004 HIT:     458345 MISS:       2659 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1019 HIT:        242 MISS:        777 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.33 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15683416 HIT:    7145422 MISS:    8537994 MSHR_MERGE:    2230244
cpu0->cpu0_L1I LOAD         ACCESS:   15683416 HIT:    7145422 MISS:    8537994 MSHR_MERGE:    2230244
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27415852 HIT:   25632277 MISS:    1783575 MSHR_MERGE:     607609
cpu0->cpu0_L1D LOAD         ACCESS:   15037325 HIT:   13675864 MISS:    1361461 MSHR_MERGE:     359657
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12377021 HIT:   11955928 MISS:     421093 MSHR_MERGE:     247950
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1506 HIT:        485 MISS:       1021 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13046738 HIT:   11068874 MISS:    1977864 MSHR_MERGE:    1019156
cpu0->cpu0_ITLB LOAD         ACCESS:   13046738 HIT:   11068874 MISS:    1977864 MSHR_MERGE:    1019156
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.022 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25815337 HIT:   24681602 MISS:    1133735 MSHR_MERGE:     337361
cpu0->cpu0_DTLB LOAD         ACCESS:   25815337 HIT:   24681602 MISS:    1133735 MSHR_MERGE:     337361
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.139 cycles
cpu0->LLC TOTAL        ACCESS:     260563 HIT:     253536 MISS:       7027 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     174601 HIT:     171201 MISS:       3400 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      20524 HIT:      17262 MISS:       3262 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      64661 HIT:      64656 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        777 HIT:        417 MISS:        360 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 79.66 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        511
  ROW_BUFFER_MISS:       6511
  AVG DBUS CONGESTED CYCLE: 4.574
Channel 0 WQ ROW_BUFFER_HIT:         41
  ROW_BUFFER_MISS:        489
  FULL:          0
Channel 0 REFRESHES ISSUED:       5603

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       605988       331779        31681          540
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          143           59           39
  STLB miss resolved @ L2C                0          101           93           44            3
  STLB miss resolved @ LLC                0           82           90          124           23
  STLB miss resolved @ MEM                0            0           20          114          277

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             149897        41678      1469312        25383          118
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           14          191           75            0
  STLB miss resolved @ L2C                0          108           69           28            1
  STLB miss resolved @ LLC                0          171          127           60            0
  STLB miss resolved @ MEM                0            1            8           19            0
[2025-09-17 04:56:32] END   suite=qualcomm_srv trace=srv448_ap (rc=0)
