Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 30 16:07:55 2021
| Host         : HPAUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file big_thing_control_sets_placed.rpt
| Design       : big_thing
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            2 |
| Yes          | No                    | No                     |              41 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
| ~keyboard_clk_IBUF_BUFG |                                      |                                      |                1 |              1 |         1.00 |
|  keyboard_clk_IBUF_BUFG |                                      |                                      |                3 |              3 |         1.00 |
|  keyboard_clk_IBUF_BUFG | fpga_display/code_current[6]_i_2_n_0 | fpga_display/code_current[6]_i_1_n_0 |                4 |              5 |         1.25 |
| ~keyboard_clk_IBUF_BUFG |                                      | code_recieve/clear                   |                2 |             13 |         6.50 |
|  fpga_clk_IBUF_BUFG     |                                      |                                      |                4 |             14 |         3.50 |
| ~keyboard_clk_IBUF_BUFG | code_recieve/clear                   |                                      |                3 |             17 |         5.67 |
|  keyboard_clk_IBUF_BUFG | fpga_display/code_current[6]_i_2_n_0 |                                      |                9 |             24 |         2.67 |
+-------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+


