<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='npigrctrl.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: npigrctrl
    <br/>
    Created: Apr 28, 2008
    <br/>
    Updated: Jul 20, 2009
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Video controller
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The design provides basic video function.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - Configurable resolution up to 1600x1400
     <br/>
     - Configurable pixel width 16,32 bit per pixel
     <br/>
     - Configurable Burst Size and NPI width
     <br/>
     - Stride support
     <br/>
     - Direct memory access through Xilinx NPI channel
     <br/>
     - Support Spartan3x family, Virtex4, Virtex5
     <br/>
     - Demo design and bitstream available for EUS FS, ML403, ML405 and ML505
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Resolutions: 640x480x32/16; 800x600x32/16; 1024x768x32/16; 1600x1200x16
     <br/>
     - Tested platforms Spartan3E, Virtex4, Virtex5
     <br/>
     - Design is available in VHDL - XPS core
    </p>
   </div>
   <div id="d_To do">
    <h2>
     
     
     To do
    </h2>
    <p id="p_To do">
     - Docs
     <br/>
     - Add virtual DMA engine
     <br/>
     - Add multilayer support with an alpha-blending
     <br/>
     - Accelerator pipe
     <br/>
     - Graphical Library Support (Allegro and AGG)
    </p>
   </div>
   <div id="d_Reference designs">
    <h2>
     
     
     Reference designs
    </h2>
    <p id="p_Reference designs">
     
      NPI_VGA_CTRL resolution 800x600: Spartan 3E demo design with sources - EDK 10.1 - board EUS FS
     
     <br/>
     
      NPI_VGA_CTRL resolution 1280x1024x32b@60Hz: Virtex 4FX demo design with sources - EDK 10.1 - board ML405
     
     <br/>
     
      Spartan3AN - AGG Demo resolution 800x600x12bit resolution
     
     <br/>
    </p>
   </div>
   <div id="d_AGG Demo">
    <h2>
     
     
     AGG Demo
    </h2>
    <p id="p_AGG Demo">
    </p>
    <p>
     The ML405 board AGG demo example that demonstrates clipping to multiple rectangular regions. The example is rendered at PPC. The resolution is 1280x1024x32bits without HW accelerator.
    </p>
    <p>
     The demos can be downloaded at:
    </p>
    
     ml405.rar AGG Demo
    
    <br/>
    
     eus_FS - Spartan 3E AGG Demo resolution 800x600x32
    
    <br/>
    
     eus_FS - Spartan 3E AGG Demo resolution 800x600x16 - agg_demo_eus_fs_16bits.rar
    
    <br/>
    
     Spartan3AN - AGG Demo resolution 800x600x12bit resolution
    
    <br/>
    <p>
     After download unpack the file, initiate FPGA by downloading bitstream and download demo software by XMD:
    </p>
    <br/>
    - cd demo_app_1
    <br/>
    - dow executable.elf
    <br/>
    - run
    <br/>
    <img src="//www.opencores.org/?do=svnget&amp;&amp;project=npigrctrl&amp;file=/web_uploads/demo.png" alt="demo.png"/>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
