#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Apr  6 22:38:37 2025
# Process ID: 24640
# Current directory: D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14788 D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\tmp_edit_project.xpr
# Log file: D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/vivado.log
# Journal file: D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo\vivado.jou
# Running On        :DESKTOP-R9-7945HX
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 7945HX with Radeon Graphics        
# CPU Frequency     :2495 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :16308 MB
# Swap memory       :19327 MB
# Total Virtual     :35635 MB
# Available Virtual :7578 MB
#-----------------------------------------------------------
start_gui
open_project D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.xpr
update_compile_order -fileset sources_1
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_test
set_property -dict [list \
  CONFIG.ALL_PROBE_SAME_MU_CNT {2} \
  CONFIG.C_ADV_TRIGGER {true} \
  CONFIG.C_DATA_DEPTH {2048} \
  CONFIG.C_EN_STRG_QUAL {1} \
  CONFIG.C_NUM_OF_PROBES {8} \
  CONFIG.C_PROBE1_WIDTH {10} \
  CONFIG.C_PROBE2_WIDTH {16} \
  CONFIG.C_PROBE3_WIDTH {16} \
  CONFIG.C_PROBE6_WIDTH {16} \
  CONFIG.C_PROBE7_WIDTH {16} \
] [get_ips ila_test]
generate_target {instantiation_template} [get_files d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci]
generate_target all [get_files  d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci]
export_ip_user_files -of_objects [get_files d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_test.xci] -directory D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.ip_user_files -ipstatic_source_dir D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.cache/compile_simlib/modelsim} {questa=D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.cache/compile_simlib/questa} {riviera=D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/ip_repo/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::open_ipxact_file {D:\GiaPhuc\Project_1\Dense_0\AXI_MY_IP\project_1\ip_repo\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
