# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: TDP_RAM18KX2
desc: Dual 18Kb True-dual-port RAM
category: core_fabric

ports:
   WEN_A1:
     dir: input
     desc: Write-enable port A, RAM 1
   WEN_B1:
     dir: input
     desc: Write-enable port B, RAM 1
   REN_A1:
     dir: input
     desc: Read-enable port A, RAM 1
   REN_B1:
     dir: input
     desc: Read-enable port B, RAM 1
   CLK_A1:
     dir: input
     desc: Clock port A, RAM 1
   CLK_B1:
     dir: input
     desc: Clock port B, RAM 1
   BE_A1:
     dir: input
     desc: Byte-write enable port A, RAM 1
   BE_B1:
     dir: input
     desc: Byte-write enable port B, RAM 1
   ADDR_A1:
     dir: input
     desc: Address port A, RAM 1
   ADDR_B1:
     dir: input
     desc: Address port B, RAM 1
   WDATA_A1:
     dir: input
     desc: Write data port A, RAM 1
   WDATA_B1:
     dir: input
     desc: Write data port B, RAM 1
   RDATA_A1:
     dir: output
     desc: Read data port A, RAM 1
   RDATA_B1:
     dir: output
     desc: Read data port B, RAM 1
   WEN_A2:
     dir: input
     desc: Write-enable port A, RAM 2
   WEN_B2:
     dir: input
     desc: Write-enable port B, RAM 2
   REN_A2:
     dir: input
     desc: Read-enable port A, RAM 2
   REN_B2:
     dir: input
     desc: Read-enable port B, RAM 2
   CLK_A2:
     dir: input
     desc: Clock port A, RAM 2
   CLK_B2:
     dir: input
     desc: Clock port B, RAM 2
   BE_A2:
     dir: input
     desc: Byte-write enable port A, RAM 2
   BE_B2:
     dir: input
     desc: Byte-write enable port B, RAM 2
   ADDR_A2:
     dir: input
     desc: Address port A, RAM 2
   ADDR_B2:
     dir: input
     desc: Address port B, RAM 2
   WDATA_A2:
     dir: input
     desc: Write data port A, RAM 2
   WDATA_B2:
     dir: input
     desc: Write data port B, RAM 2
   RDATA_A2:
     dir: output
     desc: Read data port A, RAM 2
   RDATA_B2:
     dir: output
     desc: Read data port B, RAM 2

parameters:
    INIT1:
      desc: Initial Contents of memory, RAM 1
      default: "{18432{1'b0}}"
      vector: 18432
    WRITE_WIDTH_A1:
      desc: Write data width on port A, RAM 1 (1-18)
      type: integer
      default: 18
      range: 1 .. 18
    WRITE_WIDTH_B1:
      desc: Write data width on port B, RAM 1 (1-18)
      type: integer
      default: 18
      range: 1 .. 18
    READ_WIDTH_A1:
      desc: Read data width on port A, RAM 1 (1-18)
      type: integer
      default: 18
      range: 1 .. 18
    READ_WIDTH_B1:
      desc: Read data width on port B, RAM 1 (1-18)
      type: integer
      default: 18
      range: 1 .. 18
    INIT2:
      desc: Initial Contents of memory, RAM 2
      default: "{18432{1'b0}}"
      vector: 18432
    WRITE_WIDTH_A2:
      desc: Write data width on port A, RAM 2 (1-18)
      default: 18
      range: 1 .. 18
    WRITE_WIDTH_B2:
      desc: Write data width on port B, RAM 2 (1-18)
      type: integer
      default: 18
      range: 1 .. 18
    READ_WIDTH_A2:
      desc: Read data width on port A, RAM 2 (1-18)
      type: integer
      default: 18
      range: 1 .. 18
    READ_WIDTH_B2:
      desc: Read data width on port B, RAM 2 (1-18)
      type: integer
      default: 18
      range: 1 .. 18
