;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 13, @10
	JMP 100, -100
	JMP 100, -100
	SPL 0, #-122
	ADD 252, 30
	ADD @-190, 9
	ADD 200, 60
	ADD 852, 30
	SUB -700, -600
	SUB -700, -600
	ADD 200, 60
	ADD 200, 60
	SLT #900, 90
	SUB @127, 106
	SUB @0, 2
	SPL 0, #-122
	MOV -7, <-20
	ADD 210, 30
	DJN -0, #-122
	SLT 252, 30
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, 2
	MOV -7, <-20
	ADD 210, 30
	CMP #10, <462
	SUB -17, <-20
	SUB @127, 106
	SUB @127, 106
	SUB <2, <2
	MOV -7, <-20
	MOV -7, <-20
	CMP @-190, 509
	JMP 0, #2
	SUB @0, @2
	SUB @0, 2
	JMP -617, @-20
	MOV 0, <-20
	ADD 270, 60
	ADD @20, @10
	ADD @20, @10
	CMP 20, 260
	MOV -7, <-20
	JMP -617, @-20
	SLT 252, 30
	SUB -700, -600
