# This is a sample Makefile
# A comment starting with a '#' symbol

# Set variables
SOURCES = main.cpp foo.cpp bar.cpp   # variables can have multiple values
CC = g++                             # setting the compiler to use

# Default make target
all: $(SOURCES)                      # defining dependencies for the target
  $(CC) -o program $^                # executing the compilation command

# Rule for compiling .cpp source files
%.o: %.cpp                            # defining the format for source files
  $(CC) -c -o $@ $<                  # executing the compilation command, $@ refers to the target and $< refers to the first dependency

# Clean target
clean:
  rm -rf *.o program                 # removing the compiled object files and the program executable