/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [43:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z[2] ? celloutsig_0_3z : celloutsig_0_0z;
  assign celloutsig_1_15z = celloutsig_1_11z ? celloutsig_1_0z : celloutsig_1_8z;
  assign celloutsig_0_9z = ~(in_data[77] | celloutsig_0_2z);
  assign celloutsig_0_36z = ~((celloutsig_0_33z | celloutsig_0_8z) & celloutsig_0_30z);
  assign celloutsig_1_2z = ~((in_data[102] | in_data[102]) & in_data[103]);
  assign celloutsig_0_38z = ~((celloutsig_0_4z | celloutsig_0_2z) & (celloutsig_0_36z | celloutsig_0_30z));
  assign celloutsig_1_0z = ~((in_data[141] | in_data[150]) & (in_data[146] | in_data[97]));
  assign celloutsig_1_9z = ~((celloutsig_1_2z | celloutsig_1_5z[4]) & (celloutsig_1_0z | celloutsig_1_4z));
  assign celloutsig_0_30z = ~((celloutsig_0_9z | celloutsig_0_23z) & (celloutsig_0_25z | celloutsig_0_2z));
  assign celloutsig_1_6z = celloutsig_1_5z[7] | celloutsig_1_4z;
  assign celloutsig_0_65z = ~(celloutsig_0_19z ^ celloutsig_0_38z);
  assign celloutsig_0_24z = ~(celloutsig_0_18z ^ celloutsig_0_17z[3]);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[116:109] == in_data[182:175];
  assign celloutsig_1_3z = in_data[165:162] == { in_data[135:134], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[45:40], celloutsig_0_4z } == { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_16z = in_data[57:52] == { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z } > celloutsig_1_5z[12:9];
  assign celloutsig_0_14z = celloutsig_0_6z[3:1] && celloutsig_0_6z[2:0];
  assign celloutsig_0_15z = in_data[57:54] && { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_7z ? celloutsig_0_6z[3:1] : celloutsig_0_1z;
  assign celloutsig_0_17z = celloutsig_0_13z ? { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_7z } : in_data[11:8];
  assign celloutsig_0_12z = { celloutsig_0_1z[2:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z } != { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_6z = { in_data[65:63], celloutsig_0_0z, celloutsig_0_0z } | { in_data[70:69], celloutsig_0_1z };
  assign celloutsig_0_0z = | in_data[50:47];
  assign celloutsig_1_14z = | { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_18z = | { celloutsig_0_1z[2:1], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_19z = | { in_data[30:27], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_3z = celloutsig_0_1z[1] & celloutsig_0_1z[2];
  assign celloutsig_0_33z = celloutsig_0_11z[0] & celloutsig_0_24z;
  assign celloutsig_1_4z = celloutsig_1_2z & celloutsig_1_1z;
  assign celloutsig_0_7z = in_data[95] & celloutsig_0_1z[1];
  assign celloutsig_1_7z = ~^ { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_10z = ~^ { in_data[90:83], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_66z = ^ { _00_[6:2], celloutsig_0_0z };
  assign celloutsig_1_13z = ^ in_data[191:183];
  assign celloutsig_1_5z = { in_data[144:103], celloutsig_1_0z, celloutsig_1_4z } - { in_data[183:142], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[42:40] - in_data[59:57];
  assign celloutsig_0_5z = ~((celloutsig_0_0z & celloutsig_0_2z) | celloutsig_0_1z[1]);
  assign celloutsig_1_19z = ~((celloutsig_1_6z & celloutsig_1_5z[22]) | celloutsig_1_15z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[54]) | celloutsig_0_1z[1]);
  assign { out_data[134], out_data[135], out_data[133], out_data[131], out_data[132], out_data[130], out_data[128], out_data[136] } = { celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, in_data[145] } ^ { celloutsig_1_4z, celloutsig_1_5z[26], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_5z[27] };
  assign { out_data[129], out_data[96], out_data[32], out_data[0] } = { 1'h0, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
