// Seed: 712488520
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wor id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire _id_1;
  logic [id_1 : 1] id_6 = id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
module module_2;
  wire [1  -  -1 : 1 'b0] id_1;
  wire id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
endmodule
