Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  1 15:07:18 2019
| Host         : localhost.localdomain running 64-bit Red Hat Enterprise Linux Server release 7.6 (Maipo)
| Command      : report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
| Design       : top_module
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 24
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                     | 16         |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten | 8          |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) clk_fpga_0
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[0] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc (Line: 36)
Previous Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0_board.xdc (Line: 3)
Related violations: <none>

XDCC-2#2 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[1] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc (Line: 36)
Previous Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0_board.xdc (Line: 5)
Related violations: <none>

XDCC-2#3 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[2] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc (Line: 36)
Previous Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0_board.xdc (Line: 7)
Related violations: <none>

XDCC-2#4 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[3] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc (Line: 36)
Previous Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0_board.xdc (Line: 9)
Related violations: <none>

XDCC-2#5 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[4] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc (Line: 36)
Previous Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0_board.xdc (Line: 11)
Related violations: <none>

XDCC-2#6 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[5] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc (Line: 36)
Previous Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0_board.xdc (Line: 13)
Related violations: <none>

XDCC-2#7 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[6] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc (Line: 36)
Previous Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0_board.xdc (Line: 15)
Related violations: <none>

XDCC-2#8 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sw[7] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/constr/top_pins.xdc (Line: 36)
Previous Source: /home/petr/Projects/fpga_edu/zedboard/wrk/communicator_tcp_ip/rtl/src/ip/bd_processor/ip/bd_processor_axi_gpio_0_0/bd_processor_axi_gpio_0_0_board.xdc (Line: 17)
Related violations: <none>


