# Reading pref.tcl
# //  Questa Sim-64
# //  Version 10.5c_4 linux_x86_64 Nov 30 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -gui tb_top_vopt "+firmware=/home/s267517/assignment/riscv/sbst/sbst.hex" "+dumpports+nocollapse" -do "/home/s267517/assignment/riscv/vsim.tcl" 
# Start time: 03:05:51 on Jan 15,2022
# Loading /tmp/s267517@po.polito.it_dpi_13225/linux_x86_64_gcc-4.7.4/export_tramp.so
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.riscv_wrapper(fast)
# Loading work.riscv_core(fast)
# Loading work.riscv_lbist(fast)
# Loading work.mux2to1_n_N267(fast)
# Loading work.BUF_X1(fast)
# Loading work.CLKBUF_X2(fast)
# Loading work.AND2_X1(fast)
# Loading work.BUF_X4(fast)
# Loading work.MUX2_X1(fast)
# Loading work.tpg(fast)
# Loading work.lfsr_N24_SEED0(fast)
# Loading work.DFFR_X1(fast)
# Loading work.INV_X1(fast)
# Loading work.INV_X2(fast)
# Loading work.OAI22_X1(fast)
# Loading work.XNOR2_X1(fast)
# Loading work.NAND2_X1(fast)
# Loading work.OAI211_X1(fast)
# Loading work.XOR2_X1(fast)
# Loading work.AOI22_X1(fast)
# Loading work.lfsr_N24_SEED24(fast)
# Loading work.DFFS_X1(fast)
# Loading work.CLKBUF_X1(fast)
# Loading work.lfsr_N24_SEED48(fast)
# Loading work.lfsr_N24_SEED72(fast)
# Loading work.lfsr_N24_SEED96(fast)
# Loading work.lfsr_N24_SEED120(fast)
# Loading work.lfsr_N24_SEED144(fast)
# Loading work.lfsr_N24_SEED168(fast)
# Loading work.lfsr_N24_SEED192(fast)
# Loading work.lfsr_N24_SEED216(fast)
# Loading work.lfsr_N24_SEED240(fast)
# Loading work.BUF_X2(fast)
# Loading work.bist_controller(fast)
# Loading work.AND2_X2(fast)
# Loading work.OR2_X4(fast)
# Loading work.NAND2_X2(fast)
# Loading work.NOR2_X1(fast)
# Loading work.NOR3_X1(fast)
# Loading work.OR3_X1(fast)
# Loading work.OR2_X1(fast)
# Loading work.NAND3_X1(fast)
# Loading work.test_counter_TEST_DURATION11100_TEST_START98(fast)
# Loading work.counter_N24_RST_VALUE0(fast)
# Loading work.OAI21_X1(fast)
# Loading work.AND3_X1(fast)
# Loading work.AOI21_X1(fast)
# Loading work.OR4_X1(fast)
# Loading work.NOR4_X1(fast)
# Loading work.NAND4_X1(fast)
# Loading work.output_evaluator_N239(fast)
# Loading work.misr_N24_SEED1_9(fast)
# Loading work.FA_X1(fast)
# Loading work.misr_N24_SEED1_8(fast)
# Loading work.misr_N24_SEED1_7(fast)
# Loading work.misr_N24_SEED1_6(fast)
# Loading work.misr_N24_SEED1_5(fast)
# Loading work.misr_N24_SEED1_4(fast)
# Loading work.misr_N24_SEED1_3(fast)
# Loading work.misr_N24_SEED1_2(fast)
# Loading work.misr_N24_SEED1_1(fast)
# Loading work.misr_N24_SEED1_0(fast)
# Loading work.DFFRS_X1(fast)
# Loading work.AND4_X1(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.riscv_if_stage_2_128_0_1a110800_test_1(fast)
# Loading work.SDFFS_X1(fast)
# Loading work.SDFFR_X1(fast)
# Loading work.riscv_prefetch_L0_buffer_test_1(fast)
# Loading work.riscv_L0_buffer_RDATA_IN_WIDTH128_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0(fast)
# Loading work.CLKGATETST_X1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2(fast)
# Loading work.INV_X4(fast)
# Loading work.OR2_X2(fast)
# Loading work.OAI21_X2(fast)
# Loading work.NAND4_X2(fast)
# Loading work.NAND2_X4(fast)
# Loading work.AOI211_X1(fast)
# Loading work.OAI221_X1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2(fast)
# Loading work.SDFFR_X2(fast)
# Loading work.NOR2_X2(fast)
# Loading work.riscv_hwloop_controller_N_REGS2_test_1(fast)
# Loading work.riscv_compressed_decoder_FPU0(fast)
# Loading work.NOR2_X4(fast)
# Loading work.NOR4_X2(fast)
# Loading work.AOI221_X1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0(fast)
# Loading work.NOR3_X2(fast)
# Loading work.OR3_X2(fast)
# Loading work.AND2_X4(fast)
# Loading work.AND3_X2(fast)
# Loading work.riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1(fast)
# Loading work.register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1(fast)
# Loading work.riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30(fast)
# Loading work.INV_X8(fast)
# Loading work.riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1(fast)
# Loading work.AOI21_X4(fast)
# Loading work.AOI21_X2(fast)
# Loading work.AND4_X2(fast)
# Loading work.riscv_controller_FPU0_test_1(fast)
# Loading work.riscv_int_controller_PULP_SECURE1_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0(fast)
# Loading work.riscv_hwloop_regs_N_REGS2_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1(fast)
# Loading work.SDFF_X1(fast)
# Loading work.OR4_X2(fast)
# Loading work.AOI211_X4(fast)
# Loading work.BUF_X16(fast)
# Loading work.OAI211_X2(fast)
# Loading work.riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1(fast)
# Loading work.riscv_alu_SHARED_INT_DIV0_FPU0_test_1(fast)
# Loading work.alu_popcnt(fast)
# Loading work.alu_ff(fast)
# Loading work.riscv_alu_div_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2(fast)
# Loading work.MUX2_X2(fast)
# Loading work.AOI211_X2(fast)
# Loading work.AOI222_X1(fast)
# Loading work.OAI222_X1(fast)
# Loading work.riscv_mult_SHARED_DSP_MULT0_test_1(fast)
# Loading work.AOI221_X2(fast)
# Loading work.XOR2_X2(fast)
# Loading work.XNOR2_X2(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0(fast)
# Loading work.NAND3_X2(fast)
# Loading work.OAI21_X4(fast)
# Loading work.riscv_load_store_unit_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1(fast)
# Loading work.riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33(fast)
# Loading work.riscv_pmp_N_PMP_ENTRIES16_test_1(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_3(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_2(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_1(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_0(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_COMPRESSOR(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_DW01_decode_width1(fast)
# Loading work.mm_ram(fast)
# Loading work.dp_ram(fast)
# Loading work.perturbation_defines(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.riscv_defines(fast)
# Loading work.riscv_random_stall_sv_unit(fast)
# Loading work.riscv_random_stall(fast)
# Loading work.riscv_random_stall(fast__1)
# Loading work.riscv_random_interrupt_generator_sv_unit(fast)
# Loading work.riscv_random_interrupt_generator(fast)
# ** Warning: (vsim-3015) /home/s267517/assignment/riscv/tb/core/riscv_wrapper_gate_lbist.sv(134): [PCDPC] - Port size (32) does not match connection size (4) for port 'pc_core_id_i'. The port definition is at: /home/s267517/assignment/riscv/tb/core/mm_ram.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i File: /home/s267517/assignment/riscv/tb/core/mm_ram.sv
# ** Warning: (vsim-3015) /home/s267517/assignment/riscv/tb/core/mm_ram.sv(570): [PCDPC] - Port size (32) does not match connection size (22) for port 'addr_core_i'. The port definition is at: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i/instr_random_stalls File: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv
# ** Warning: (vsim-3015) /home/s267517/assignment/riscv/tb/core/mm_ram.sv(570): [PCDPC] - Port size (32) does not match connection size (22) for port 'addr_mem_o'. The port definition is at: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv(52).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i/instr_random_stalls File: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv
# ** Warning: (vsim-3015) /home/s267517/assignment/riscv/tb/core/mm_ram.sv(606): [PCDPC] - Port size (32) does not match connection size (22) for port 'addr_core_i'. The port definition is at: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i/data_random_stalls File: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv
# ** Warning: (vsim-3015) /home/s267517/assignment/riscv/tb/core/mm_ram.sv(606): [PCDPC] - Port size (32) does not match connection size (22) for port 'addr_mem_o'. The port definition is at: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv(52).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i/data_random_stalls File: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv
# Compiling /tmp/s267517@po.polito.it_dpi_13225/linux_x86_64_gcc-4.7.4/exportwrapper.c
# Loading /tmp/s267517@po.polito.it_dpi_13225/linux_x86_64_gcc-4.7.4/vsim_auto_compile.so
# do /home/s267517/assignment/riscv/vsim.tcl
# 1
# ** Error: (vish-4014) No objects found matching '/tb_top/riscv_wrapper_i/riscv_core_i/lbist/controller/CURRENT_STATE'.
# Error in macro /home/s267517/assignment/riscv/vsim.tcl line 27
# (vish-4014) No objects found matching '/tb_top/riscv_wrapper_i/riscv_core_i/lbist/controller/CURRENT_STATE'.
#     while executing
# "add wave -group "LBIST" \
# sim:/tb_top/riscv_wrapper_i/riscv_core_i/lbist/controller/CURRENT_STATE \
# sim:/tb_top/riscv_wrapper_i/riscv_core_i/lbist/clk..."
#     (file "/home/s267517/assignment/riscv/tb/core/waves_gate_lbist.tcl" line 14)
#     invoked from within
# "source $env(TB_DIR)/waves_gate_lbist.tcl"
#     invoked from within
# "if { $env(RUN_GUI) == 1 } {
# 	#source $env(TB_DIR)/software.tcl
# 
# 	if { $env(RUN_GATE) == 1 } {
# 		#source $env(TB_DIR)/waves_gate.tcl
# 		source $env(TB_D..."
run 112000
run 112000 ns
# Causality operation skipped due to absence of debug database file
run 1000 ns
restart
# Loading work.tb_top(fast)
# Loading work.riscv_wrapper(fast)
# Loading work.riscv_core(fast)
# Loading work.riscv_lbist(fast)
# Loading work.mux2to1_n_N267(fast)
# Loading work.BUF_X1(fast)
# Loading work.CLKBUF_X2(fast)
# Loading work.AND2_X1(fast)
# Loading work.BUF_X4(fast)
# Loading work.MUX2_X1(fast)
# Loading work.tpg(fast)
# Loading work.lfsr_N24_SEED0(fast)
# Loading work.DFFR_X1(fast)
# Loading work.INV_X1(fast)
# Loading work.INV_X2(fast)
# Loading work.OAI22_X1(fast)
# Loading work.XNOR2_X1(fast)
# Loading work.NAND2_X1(fast)
# Loading work.OAI211_X1(fast)
# Loading work.XOR2_X1(fast)
# Loading work.AOI22_X1(fast)
# Loading work.lfsr_N24_SEED24(fast)
# Loading work.DFFS_X1(fast)
# Loading work.CLKBUF_X1(fast)
# Loading work.lfsr_N24_SEED48(fast)
# Loading work.lfsr_N24_SEED72(fast)
# Loading work.lfsr_N24_SEED96(fast)
# Loading work.lfsr_N24_SEED120(fast)
# Loading work.lfsr_N24_SEED144(fast)
# Loading work.lfsr_N24_SEED168(fast)
# Loading work.lfsr_N24_SEED192(fast)
# Loading work.lfsr_N24_SEED216(fast)
# Loading work.lfsr_N24_SEED240(fast)
# Loading work.BUF_X2(fast)
# Loading work.bist_controller(fast)
# Loading work.AND2_X2(fast)
# Loading work.OR2_X4(fast)
# Loading work.NAND2_X2(fast)
# Loading work.NOR2_X1(fast)
# Loading work.NOR3_X1(fast)
# Loading work.OR3_X1(fast)
# Loading work.OR2_X1(fast)
# Loading work.NAND3_X1(fast)
# Loading work.test_counter_TEST_DURATION11100_TEST_START98(fast)
# Loading work.counter_N24_RST_VALUE0(fast)
# Loading work.OAI21_X1(fast)
# Loading work.AND3_X1(fast)
# Loading work.AOI21_X1(fast)
# Loading work.OR4_X1(fast)
# Loading work.NOR4_X1(fast)
# Loading work.NAND4_X1(fast)
# Loading work.output_evaluator_N239(fast)
# Loading work.misr_N24_SEED1_9(fast)
# Loading work.FA_X1(fast)
# Loading work.misr_N24_SEED1_8(fast)
# Loading work.misr_N24_SEED1_7(fast)
# Loading work.misr_N24_SEED1_6(fast)
# Loading work.misr_N24_SEED1_5(fast)
# Loading work.misr_N24_SEED1_4(fast)
# Loading work.misr_N24_SEED1_3(fast)
# Loading work.misr_N24_SEED1_2(fast)
# Loading work.misr_N24_SEED1_1(fast)
# Loading work.misr_N24_SEED1_0(fast)
# Loading work.DFFRS_X1(fast)
# Loading work.AND4_X1(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.riscv_if_stage_2_128_0_1a110800_test_1(fast)
# Loading work.SDFFS_X1(fast)
# Loading work.SDFFR_X1(fast)
# Loading work.riscv_prefetch_L0_buffer_test_1(fast)
# Loading work.riscv_L0_buffer_RDATA_IN_WIDTH128_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0(fast)
# Loading work.CLKGATETST_X1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2(fast)
# Loading work.INV_X4(fast)
# Loading work.OR2_X2(fast)
# Loading work.OAI21_X2(fast)
# Loading work.NAND4_X2(fast)
# Loading work.NAND2_X4(fast)
# Loading work.AOI211_X1(fast)
# Loading work.OAI221_X1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2(fast)
# Loading work.SDFFR_X2(fast)
# Loading work.NOR2_X2(fast)
# Loading work.riscv_hwloop_controller_N_REGS2_test_1(fast)
# Loading work.riscv_compressed_decoder_FPU0(fast)
# Loading work.NOR2_X4(fast)
# Loading work.NOR4_X2(fast)
# Loading work.AOI221_X1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0(fast)
# Loading work.NOR3_X2(fast)
# Loading work.OR3_X2(fast)
# Loading work.AND2_X4(fast)
# Loading work.AND3_X2(fast)
# Loading work.riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1(fast)
# Loading work.register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1(fast)
# Loading work.riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30(fast)
# Loading work.INV_X8(fast)
# Loading work.riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1(fast)
# Loading work.AOI21_X4(fast)
# Loading work.AOI21_X2(fast)
# Loading work.AND4_X2(fast)
# Loading work.riscv_controller_FPU0_test_1(fast)
# Loading work.riscv_int_controller_PULP_SECURE1_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0(fast)
# Loading work.riscv_hwloop_regs_N_REGS2_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1(fast)
# Loading work.SDFF_X1(fast)
# Loading work.OR4_X2(fast)
# Loading work.AOI211_X4(fast)
# Loading work.BUF_X16(fast)
# Loading work.OAI211_X2(fast)
# Loading work.riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1(fast)
# Loading work.riscv_alu_SHARED_INT_DIV0_FPU0_test_1(fast)
# Loading work.alu_popcnt(fast)
# Loading work.alu_ff(fast)
# Loading work.riscv_alu_div_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2(fast)
# Loading work.MUX2_X2(fast)
# Loading work.AOI211_X2(fast)
# Loading work.AOI222_X1(fast)
# Loading work.OAI222_X1(fast)
# Loading work.riscv_mult_SHARED_DSP_MULT0_test_1(fast)
# Loading work.AOI221_X2(fast)
# Loading work.XOR2_X2(fast)
# Loading work.XNOR2_X2(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0(fast)
# Loading work.NAND3_X2(fast)
# Loading work.OAI21_X4(fast)
# Loading work.riscv_load_store_unit_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1(fast)
# Loading work.riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32(fast)
# Loading work.SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33(fast)
# Loading work.riscv_pmp_N_PMP_ENTRIES16_test_1(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_3(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_2(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_1(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_0(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_COMPRESSOR(fast)
# Loading work.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_DW01_decode_width1(fast)
# Loading work.mm_ram(fast)
# Loading work.dp_ram(fast)
# Loading work.perturbation_defines(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.riscv_defines(fast)
# Loading work.riscv_random_stall_sv_unit(fast)
# Loading work.riscv_random_stall(fast)
# Loading work.riscv_random_stall(fast__1)
# Loading work.riscv_random_interrupt_generator_sv_unit(fast)
# Loading work.riscv_random_interrupt_generator(fast)
# ** Warning: (vsim-3015) /home/s267517/assignment/riscv/tb/core/riscv_wrapper_gate_lbist.sv(134): [PCDPC] - Port size (32) does not match connection size (4) for port 'pc_core_id_i'. The port definition is at: /home/s267517/assignment/riscv/tb/core/mm_ram.sv(44).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i File: /home/s267517/assignment/riscv/tb/core/mm_ram.sv
# ** Warning: (vsim-3015) /home/s267517/assignment/riscv/tb/core/mm_ram.sv(570): [PCDPC] - Port size (32) does not match connection size (22) for port 'addr_core_i'. The port definition is at: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i/instr_random_stalls File: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv
# ** Warning: (vsim-3015) /home/s267517/assignment/riscv/tb/core/mm_ram.sv(570): [PCDPC] - Port size (32) does not match connection size (22) for port 'addr_mem_o'. The port definition is at: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv(52).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i/instr_random_stalls File: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv
# ** Warning: (vsim-3015) /home/s267517/assignment/riscv/tb/core/mm_ram.sv(606): [PCDPC] - Port size (32) does not match connection size (22) for port 'addr_core_i'. The port definition is at: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv(51).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i/data_random_stalls File: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv
# ** Warning: (vsim-3015) /home/s267517/assignment/riscv/tb/core/mm_ram.sv(606): [PCDPC] - Port size (32) does not match connection size (22) for port 'addr_mem_o'. The port definition is at: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv(52).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i/data_random_stalls File: /home/s267517/assignment/riscv/tb/tb_riscv/riscv_random_stall.sv
# Loading /tmp/s267517@po.polito.it_dpi_13225/linux_x86_64_gcc-4.7.4/vsim_auto_compile.so
quit -sim
# End time: 04:01:09 on Jan 15,2022, Elapsed time: 0:55:18
# Errors: 3, Warnings: 1
