$date
	Sun Jul 07 12:03:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jk_ff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#5000
1"
#10000
0"
1$
#15000
0!
1"
#20000
0"
0$
1#
#25000
1!
1"
#30000
0"
1$
#35000
0!
1"
#40000
0"
