( ( nil
  version "2.1"
  mapType "incremental"
  blockName "eightbitadder"
  repList "behavioral functional system verilog pld_verilog lai_verilog lmsi_verilog schematic symbol"
  stopList "verilog pld_verilog lai_verilog lmsi_verilog symbol"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  netlistDir "/home/grads/s/saimanish.gopu/ecen454_714/eightbitadder_run1"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( defbus
( "net2" 0 3  "net2" 0 3  )
( "net3" 0 3  "net3" 0 3  )
( "S" 7 0  "S" 7 0  )
( "Y" 7 0  "Y" 7 0  )
( "X" 7 0  "X" 7 0  )
( "net9" 0 3  "net9" 0 3  )
 )
( model
( "NCSU_Digital_Parts/DFF/schematic" "DFF" )
( "Design/eightbitadder/schematic" "eightbitadder" )
( "Design/fulladder/schematic" "fulladder" )
( "Design/fourbitadder/schematic" "fourbitadder" )
( "Design/fourbitregister/schematic" "fourbitregister" )
 )
( "fourbitregister" "ihnl/cds4/map" )
( "eightbitadder" "ihnl/cds2/map" )
( "DFF" "ihnl/cds3/map" )
( "fourbitadder" "ihnl/cds1/map" )
( "fulladder" "ihnl/cds0/map" )
 )
