{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 22:13:12 2012 " "Info: Processing started: Fri May 18 22:13:12 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDR_REV_A -c SDR_REV_A " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDR_REV_A -c SDR_REV_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_clk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file if_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_CLK " "Info: Found entity 1: IF_CLK" {  } { { "IF_CLK.v" "" { Text "C:/fpga/SDR_REV_A/IF_CLK.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file quad_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 QUAD_GENERATOR " "Info: Found entity 1: QUAD_GENERATOR" {  } { { "QUAD_GENERATOR.v" "" { Text "C:/fpga/SDR_REV_A/QUAD_GENERATOR.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "IF_SYNTH.v(64) " "Warning (10275): Verilog HDL Module Instantiation warning at IF_SYNTH.v(64): ignored dangling comma in List of Port Connections" {  } { { "IF_SYNTH.v" "" { Text "C:/fpga/SDR_REV_A/IF_SYNTH.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_synth.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file if_synth.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_SYNTH " "Info: Found entity 1: IF_SYNTH" {  } { { "IF_SYNTH.v" "" { Text "C:/fpga/SDR_REV_A/IF_SYNTH.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heartbeat.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file heartbeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEARTBEAT " "Info: Found entity 1: HEARTBEAT" {  } { { "HEARTBEAT.v" "" { Text "C:/fpga/SDR_REV_A/HEARTBEAT.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "IF_SYNTH.v(64) " "Critical Warning (10846): Verilog HDL Instantiation warning at IF_SYNTH.v(64): instance has no name" {  } { { "IF_SYNTH.v" "" { Text "C:/fpga/SDR_REV_A/IF_SYNTH.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdr_rev_a.v 1 1 " "Warning: Using design file sdr_rev_a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_REV_A " "Info: Found entity 1: SDR_REV_A" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sdr_rev_a.v(111) " "Critical Warning (10846): Verilog HDL Instantiation warning at sdr_rev_a.v(111): instance has no name" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 111 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sdr_rev_a.v(122) " "Critical Warning (10846): Verilog HDL Instantiation warning at sdr_rev_a.v(122): instance has no name" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 122 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDR_REV_A " "Info: Elaborating entity \"SDR_REV_A\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[6..1\] sdr_rev_a.v(62) " "Warning (10034): Output port \"LED\[6..1\]\" at sdr_rev_a.v(62) has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO sdr_rev_a.v(71) " "Warning (10034): Output port \"EPCS_ASDO\" at sdr_rev_a.v(71) has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK sdr_rev_a.v(73) " "Warning (10034): Output port \"EPCS_DCLK\" at sdr_rev_a.v(73) has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO sdr_rev_a.v(74) " "Warning (10034): Output port \"EPCS_NCSO\" at sdr_rev_a.v(74) has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_SYNTH IF_SYNTH:comb_4 " "Info: Elaborating entity \"IF_SYNTH\" for hierarchy \"IF_SYNTH:comb_4\"" {  } { { "sdr_rev_a.v" "comb_4" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 IF_SYNTH.v(48) " "Warning (10230): Verilog HDL assignment warning at IF_SYNTH.v(48): truncated value with size 32 to match size of target (2)" {  } { { "IF_SYNTH.v" "" { Text "C:/fpga/SDR_REV_A/IF_SYNTH.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IF_SYNTH.v(50) " "Warning (10230): Verilog HDL assignment warning at IF_SYNTH.v(50): truncated value with size 32 to match size of target (4)" {  } { { "IF_SYNTH.v" "" { Text "C:/fpga/SDR_REV_A/IF_SYNTH.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_lock IF_SYNTH.v(30) " "Warning (10034): Output port \"pll_lock\" at IF_SYNTH.v(30) has no driver" {  } { { "IF_SYNTH.v" "" { Text "C:/fpga/SDR_REV_A/IF_SYNTH.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_CLK IF_SYNTH:comb_4\|IF_CLK:comb_10 " "Info: Elaborating entity \"IF_CLK\" for hierarchy \"IF_SYNTH:comb_4\|IF_CLK:comb_10\"" {  } { { "IF_SYNTH.v" "comb_10" { Text "C:/fpga/SDR_REV_A/IF_SYNTH.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll IF_SYNTH:comb_4\|IF_CLK:comb_10\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"IF_SYNTH:comb_4\|IF_CLK:comb_10\|altpll:altpll_component\"" {  } { { "IF_CLK.v" "altpll_component" { Text "C:/fpga/SDR_REV_A/IF_CLK.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_SYNTH:comb_4\|IF_CLK:comb_10\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"IF_SYNTH:comb_4\|IF_CLK:comb_10\|altpll:altpll_component\"" {  } { { "IF_CLK.v" "" { Text "C:/fpga/SDR_REV_A/IF_CLK.v" 122 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_SYNTH:comb_4\|IF_CLK:comb_10\|altpll:altpll_component " "Info: Instantiated megafunction \"IF_SYNTH:comb_4\|IF_CLK:comb_10\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "charge_pump_current_bits 1 " "Info: Parameter \"charge_pump_current_bits\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_c_bits 0 " "Info: Parameter \"loop_filter_c_bits\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_r_bits 27 " "Info: Parameter \"loop_filter_r_bits\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=IF_CLK " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=IF_CLK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m 12 " "Info: Parameter \"m\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_initial 1 " "Info: Parameter \"m_initial\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_ph 0 " "Info: Parameter \"m_ph\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n 1 " "Info: Parameter \"n\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Info: Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Info: Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Info: Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Info: Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Info: Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Info: Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_post_scale 2 " "Info: Parameter \"vco_post_scale\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_high 3 " "Info: Parameter \"c0_high\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_initial 1 " "Info: Parameter \"c0_initial\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_low 3 " "Info: Parameter \"c0_low\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_mode even " "Info: Parameter \"c0_mode\" = \"even\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_ph 0 " "Info: Parameter \"c0_ph\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_counter c0 " "Info: Parameter \"clk0_counter\" = \"c0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file IF_CLK.mif " "Info: Parameter \"scan_chain_mif_file\" = \"IF_CLK.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "IF_CLK.v" "" { Text "C:/fpga/SDR_REV_A/IF_CLK.v" 122 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/if_clk_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/if_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_CLK_altpll " "Info: Found entity 1: IF_CLK_altpll" {  } { { "db/if_clk_altpll.v" "" { Text "C:/fpga/SDR_REV_A/db/if_clk_altpll.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_CLK_altpll IF_SYNTH:comb_4\|IF_CLK:comb_10\|altpll:altpll_component\|IF_CLK_altpll:auto_generated " "Info: Elaborating entity \"IF_CLK_altpll\" for hierarchy \"IF_SYNTH:comb_4\|IF_CLK:comb_10\|altpll:altpll_component\|IF_CLK_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEARTBEAT HEARTBEAT:comb_11 " "Info: Elaborating entity \"HEARTBEAT\" for hierarchy \"HEARTBEAT:comb_11\"" {  } { { "sdr_rev_a.v" "comb_11" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[29\] " "Warning: Inserted always-enabled tri-state buffer between \"B\[29\]\" and its non-tri-state driver." {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[30\] " "Warning: Inserted always-enabled tri-state buffer between \"B\[30\]\" and its non-tri-state driver." {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[31\] " "Warning: Inserted always-enabled tri-state buffer between \"B\[31\]\" and its non-tri-state driver." {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B\[32\] " "Warning: Inserted always-enabled tri-state buffer between \"B\[32\]\" and its non-tri-state driver." {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "Warning: Bidir \"GPIO_2\[0\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "Warning: Bidir \"GPIO_2\[1\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "Warning: Bidir \"GPIO_2\[2\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "Warning: Bidir \"GPIO_2\[3\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "Warning: Bidir \"GPIO_2\[4\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "Warning: Bidir \"GPIO_2\[5\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "Warning: Bidir \"GPIO_2\[6\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "Warning: Bidir \"GPIO_2\[7\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "Warning: Bidir \"GPIO_2\[8\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "Warning: Bidir \"GPIO_2\[9\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "Warning: Bidir \"GPIO_2\[10\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "Warning: Bidir \"GPIO_2\[11\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "Warning: Bidir \"GPIO_2\[12\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[0\] " "Warning: Bidir \"A\[0\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[1\] " "Warning: Bidir \"A\[1\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[2\] " "Warning: Bidir \"A\[2\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[3\] " "Warning: Bidir \"A\[3\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[4\] " "Warning: Bidir \"A\[4\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[5\] " "Warning: Bidir \"A\[5\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[6\] " "Warning: Bidir \"A\[6\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[7\] " "Warning: Bidir \"A\[7\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[8\] " "Warning: Bidir \"A\[8\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[9\] " "Warning: Bidir \"A\[9\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[10\] " "Warning: Bidir \"A\[10\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[11\] " "Warning: Bidir \"A\[11\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[12\] " "Warning: Bidir \"A\[12\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[13\] " "Warning: Bidir \"A\[13\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[14\] " "Warning: Bidir \"A\[14\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[15\] " "Warning: Bidir \"A\[15\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[16\] " "Warning: Bidir \"A\[16\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[17\] " "Warning: Bidir \"A\[17\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[18\] " "Warning: Bidir \"A\[18\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[19\] " "Warning: Bidir \"A\[19\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[20\] " "Warning: Bidir \"A\[20\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[21\] " "Warning: Bidir \"A\[21\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[22\] " "Warning: Bidir \"A\[22\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[23\] " "Warning: Bidir \"A\[23\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[24\] " "Warning: Bidir \"A\[24\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[25\] " "Warning: Bidir \"A\[25\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[26\] " "Warning: Bidir \"A\[26\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[27\] " "Warning: Bidir \"A\[27\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[28\] " "Warning: Bidir \"A\[28\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[29\] " "Warning: Bidir \"A\[29\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[30\] " "Warning: Bidir \"A\[30\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[31\] " "Warning: Bidir \"A\[31\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[32\] " "Warning: Bidir \"A\[32\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A\[33\] " "Warning: Bidir \"A\[33\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[0\] " "Warning: Bidir \"B\[0\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[1\] " "Warning: Bidir \"B\[1\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[2\] " "Warning: Bidir \"B\[2\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[3\] " "Warning: Bidir \"B\[3\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[4\] " "Warning: Bidir \"B\[4\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[5\] " "Warning: Bidir \"B\[5\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[6\] " "Warning: Bidir \"B\[6\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[7\] " "Warning: Bidir \"B\[7\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[8\] " "Warning: Bidir \"B\[8\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[9\] " "Warning: Bidir \"B\[9\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[10\] " "Warning: Bidir \"B\[10\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[11\] " "Warning: Bidir \"B\[11\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[12\] " "Warning: Bidir \"B\[12\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[13\] " "Warning: Bidir \"B\[13\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[14\] " "Warning: Bidir \"B\[14\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[15\] " "Warning: Bidir \"B\[15\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[16\] " "Warning: Bidir \"B\[16\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[17\] " "Warning: Bidir \"B\[17\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[18\] " "Warning: Bidir \"B\[18\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[19\] " "Warning: Bidir \"B\[19\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[20\] " "Warning: Bidir \"B\[20\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[21\] " "Warning: Bidir \"B\[21\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[22\] " "Warning: Bidir \"B\[22\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[23\] " "Warning: Bidir \"B\[23\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[24\] " "Warning: Bidir \"B\[24\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[25\] " "Warning: Bidir \"B\[25\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[26\] " "Warning: Bidir \"B\[26\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[27\] " "Warning: Bidir \"B\[27\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B\[28\] " "Warning: Bidir \"B\[28\]\" has no driver" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "B\[33\] GND pin " "Warning: The pin \"B\[33\]\" is fed by GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "B\[29\]~synth " "Warning: Node \"B\[29\]~synth\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "B\[30\]~synth " "Warning: Node \"B\[30\]~synth\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "B\[31\]~synth " "Warning: Node \"B\[31\]~synth\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "B\[32\]~synth " "Warning: Node \"B\[32\]~synth\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 85 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[1\] GND " "Warning (13410): Pin \"LED\[1\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[2\] GND " "Warning (13410): Pin \"LED\[2\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[3\] GND " "Warning (13410): Pin \"LED\[3\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[4\] GND " "Warning (13410): Pin \"LED\[4\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[5\] GND " "Warning (13410): Pin \"LED\[5\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[6\] GND " "Warning (13410): Pin \"LED\[6\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[7\] GND " "Warning (13410): Pin \"LED\[7\]\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCS_ASDO GND " "Warning (13410): Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCS_DCLK GND " "Warning (13410): Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCS_NCSO GND " "Warning (13410): Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "IF_SYNTH:comb_4\|IF_CLK:comb_10\|altpll:altpll_component\|IF_CLK_altpll:auto_generated\|pll1 " "Info: Adding node \"IF_SYNTH:comb_4\|IF_CLK:comb_10\|altpll:altpll_component\|IF_CLK_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "Warning (15610): No output dependent on input pin \"EPCS_DATA0\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "Warning (15610): No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_IN\[0\] " "Warning (15610): No output dependent on input pin \"A_IN\[0\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_IN\[1\] " "Warning (15610): No output dependent on input pin \"A_IN\[1\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_IN\[0\] " "Warning (15610): No output dependent on input pin \"B_IN\[0\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_IN\[1\] " "Warning (15610): No output dependent on input pin \"B_IN\[1\]\"" {  } { { "sdr_rev_a.v" "" { Text "C:/fpga/SDR_REV_A/sdr_rev_a.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Info: Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Info: Implemented 81 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Info: Implemented 63 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 22:13:14 2012 " "Info: Processing ended: Fri May 18 22:13:14 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
