Fundamentals of 
Electronics
Book 1: Electronic Devices  
and Circuit Applications
Thomas F. Schubert, Jr.
Ernest M. Kim
SyntheSiS LectureS on 
DigitaL circuitS anD SyStemS
Mitchell A. Thornton, Series Editor
MORGAN&CLAYPOOL PUBLISHERS

Fundamentals of Electronics
Book 1
Electronic Devices and
Circuit Applications


Synthesis Lectures on Digital
Circuits and Systems
Editor
Mitchell A. ÓÄÄornton, Southern Methodist University
ÓÄÄe Synthesis Lectures on Digital Circuits and Systems series is comprised of 50- to 100-page books
targeted for audience members with a wide-ranging background. ÓÄÄe Lectures include topics that
are of interest to students, professionals, and researchers in the area of design and analysis of digital
circuits and systems. Each Lecture is self-contained and focuses on the background information
required to understand the subject matter and practical case studies that illustrate applications. ÓÄÄe
format of a Lecture is structured such that each will be devoted to a speciÔ¨Åc topic in digital circuits
and systems rather than a larger overview of several topics such as that found in a comprehensive
handbook. ÓÄÄe Lectures cover both well-established areas as well as newly developed or emerging
material in digital circuits and systems design and analysis.
Fundamentals of Electronics: Book 1 Electronic Devices and Circuit Applications
ÓÄÄomas F. Schubert, Jr. and Ernest M. Kim
2015
Applications of Zero-Suppressed Decision Diagrams
Tsutomu Sasao and Jon T. Butler
2014
Modeling Digital Switching Circuits with Linear Algebra
Mitchell A. ÓÄÄornton
2014
Arduino Microcontroller Processing for Everyone! ÓÄÄird Edition
Steven F. Barrett
2013
Boolean DiÔ¨Äerential Equations
Bernd Steinbach and Christian PosthoÔ¨Ä
2013
Bad to the Bone: Crafting Electronic Systems with BeagleBone and BeagleBone Black
Steven F. Barrett and Jason Kridner
2013

iv
Introduction to Noise-Resilient Computing
S.N. Yanushkevich, S. Kasai, G. Tangim, A.H. Tran, T. Mohamed, and V.P. Shmerko
2013
Atmel AVR Microcontroller Primer: Programming and Interfacing, Second Edition
Steven F. Barrett and Daniel J. Pack
2012
Representation of Multiple-Valued Logic Functions
Radomir S. Stankovic, Jaakko T. Astola, and Claudio Moraga
2012
Arduino Microcontroller: Processing for Everyone! Second Edition
Steven F. Barrett
2012
Advanced Circuit Simulation Using Multisim Workbench
David B√°ez-L√≥pez, F√©lix E. Guerrero-Castro, and Ofelia DelÔ¨Åna Cervantes-Villag√≥mez
2012
Circuit Analysis with Multisim
David B√°ez-L√≥pez and F√©lix E. Guerrero-Castro
2011
Microcontroller Programming and Interfacing Texas Instruments MSP430, Part I
Steven F. Barrett and Daniel J. Pack
2011
Microcontroller Programming and Interfacing Texas Instruments MSP430, Part II
Steven F. Barrett and Daniel J. Pack
2011
Pragmatic Electrical Engineering: Systems and Instruments
William Eccles
2011
Pragmatic Electrical Engineering: Fundamentals
William Eccles
2011
Introduction to Embedded Systems: Using ANSI C and the Arduino Development
Environment
David J. Russell
2010
Arduino Microcontroller: Processing for Everyone! Part II
Steven F. Barrett
2010

v
Arduino Microcontroller Processing for Everyone! Part I
Steven F. Barrett
2010
Digital System VeriÔ¨Åcation: A Combined Formal Methods and Simulation Framework
Lun Li and Mitchell A. ÓÄÄornton
2010
Progress in Applications of Boolean Functions
Tsutomu Sasao and Jon T. Butler
2009
Embedded Systems Design with the Atmel AVR Microcontroller: Part II
Steven F. Barrett
2009
Embedded Systems Design with the Atmel AVR Microcontroller: Part I
Steven F. Barrett
2009
Embedded Systems Interfacing for Engineers using the Freescale HCS08 Microcontroller
II: Digital and Analog Hardware Interfacing
Douglas H. Summerville
2009
Designing Asynchronous Circuits using NULL Convention Logic (NCL)
Scott C. Smith and JiaDi
2009
Embedded Systems Interfacing for Engineers using the Freescale HCS08 Microcontroller
I: Assembly Language Programming
Douglas H.Summerville
2009
Developing Embedded Software using DaVinci & OMAP Technology
B.I. (Raj) Pawate
2009
Mismatch and Noise in Modern IC Processes
Andrew Marshall
2009
Asynchronous Sequential Machine Design and Analysis: A Comprehensive Development
of the Design and Analysis of Clock-Independent State Machines and Systems
Richard F. Tinder
2009

vi
An Introduction to Logic Circuit Testing
Parag K. Lala
2008
Pragmatic Power
William J. Eccles
2008
Multiple Valued Logic: Concepts and Representations
D. Michael Miller and Mitchell A. ÓÄÄornton
2007
Finite State Machine Datapath Design, Optimization, and Implementation
Justin Davis and Robert Reese
2007
Atmel AVR Microcontroller Primer: Programming and Interfacing
Steven F. Barrett and Daniel J. Pack
2007
Pragmatic Logic
William J. Eccles
2007
PSpice for Filters and Transmission Lines
Paul Tobin
2007
PSpice for Digital Signal Processing
Paul Tobin
2007
PSpice for Analog Communications Engineering
Paul Tobin
2007
PSpice for Digital Communications Engineering
Paul Tobin
2007
PSpice for Circuit ÓÄÄeory and Electronic Devices
Paul Tobin
2007
Pragmatic Circuits: DC and Time Domain
William J. Eccles
2006

vii
Pragmatic Circuits: Frequency Domain
William J. Eccles
2006
Pragmatic Circuits: Signals and Filters
William J. Eccles
2006
High-Speed Digital System Design
Justin Davis
2006
Introduction to Logic Synthesis using Verilog HDL
Robert B.Reese and Mitchell A.ÓÄÄornton
2006
Microcontrollers Fundamentals for Engineers and Scientists
Steven F. Barrett and Daniel J. Pack
2006

Copyright ¬© 2014 by Morgan & Claypool
All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in
any form or by any means‚Äîelectronic, mechanical, photocopy, recording, or any other except for brief quotations
in printed reviews, without the prior permission of the publisher.
Fundamentals of Electronics: Book 1 Electronic Devices and Circuit Applications
ÓÄÄomas F. Schubert, Jr. and Ernest M. Kim
www.morganclaypool.com
ISBN: 9781627055628
paperback
ISBN: 9781627055635
ebook
DOI 10.2200/S00598ED1V01Y201409DCS045
A Publication in the Morgan & Claypool Publishers series
SYNTHESIS LECTURES ON DIGITAL CIRCUITS AND SYSTEMS
Lecture #45
Series Editor: Mitchell A. ÓÄÄornton, Southern Methodist University
Series ISSN
Print 1932-3166
Electronic 1932-3174

Fundamentals of Electronics
Book 1
Electronic Devices and
Circuit Applications
ÓÄÄomas F. Schubert, Jr. and Ernest M. Kim
University of San Diego
SYNTHESIS LECTURES ON DIGITAL CIRCUITS AND SYSTEMS #45
C
M
&
cLaypool
Morgan
publishers
&

ABSTRACT
ÓÄÄis book, Electronic Devices and Circuit Application, is the Ô¨Årst of four books of a larger work,
Fundamentals of Electronics. It is comprised of four chapters describing the basic operation of each
of the four fundamental building blocks of modern electronics: operational ampliÔ¨Åers, semicon-
ductor diodes, bipolar junction transistors, and Ô¨Åeld eÔ¨Äect transistors. Attention is focused on the
reader obtaining a clear understanding of each of the devices when it is operated in equilibrium.
Ideas fundamental to the study of electronic circuits are also developed in the book at a basic level
to lessen the possibility of misunderstandings at a higher level. ÓÄÄe diÔ¨Äerence between linear and
non-linear operation is explored through the use of a variety of circuit examples including am-
pliÔ¨Åers constructed with operational ampliÔ¨Åers as the fundamental component and elementary
digital logic gates constructed with various transistor types.
Fundamentals of Electronics has been designed primarily for use in an upper division course
in electronics for electrical engineering students. Typically such a course spans a full academic
years consisting of two semesters or three quarters. As such, Electronic Devices and Circuit Ap-
plications, and the following two books, AmpliÔ¨Åers: Analysis and Design and Active Filters and
AmpliÔ¨Åer Frequency Response, form an appropriate body of material for such a course. Secondary
applications include the use in a one-semester electronics course for engineers or as a reference
for practicing engineers.
KEYWORDS
operational ampliÔ¨Åers, ampliÔ¨Åers, modeling, gain, semiconductor diodes, load lines,
zener diodes, rectiÔ¨Åers, logic gates, transistors, bipolar junction transistors, TTL,
ECL, transistor biasing, bias stability, Ô¨Åeld eÔ¨Äect transistors, BJT, FET, MOSFET,
SPICE modeling

xi
Contents
Preface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xv
Acknowledgments. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xvii
1
Operational AmpliÔ¨Åers and Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1
Basic AmpliÔ¨Åer Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
1.2
Modeling the OpAmp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
1.3
Basic Applications of the OpAmp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
1.3.1 Inverting AmpliÔ¨Åer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
1.3.2 Summing AmpliÔ¨Åer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
1.3.3 Non-inverting AmpliÔ¨Åer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
1.3.4 DiÔ¨Äerence AmpliÔ¨Åer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
1.3.5 Integrator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
1.3.6 DiÔ¨Äerentiator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
1.4
DiÔ¨Äerential AmpliÔ¨Åers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
1.5
Non-Ideal Characteristics of OpAmps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
1.5.1 Finite Gain, Finite Input Resistance and Non-zero Output Resistance . 34
1.5.2 Input Parameter Variations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
1.5.3 Output Parameter Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
1.5.4 Package and Supply Related Parameters . . . . . . . . . . . . . . . . . . . . . . . . . 42
1.6
Concluding Remarks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
1.7
Problems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
1.8
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
2
Diode Characteristics and Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
2.1
Basic Functional Requirements of an Ideal Diode . . . . . . . . . . . . . . . . . . . . . . . 63
2.2
Semiconductor Diode Volt-Ampere Relationship . . . . . . . . . . . . . . . . . . . . . . . 66
2.3
ÓÄÄe Diode as a Circuit Element . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
2.3.1 Numerical Solutions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
2.3.2 Simulation Solutions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
2.4
Load Lines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

xii
2.4.1 Graphical Solutions to Static Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
2.4.2 Graphical Solutions to Circuits with Time Varying Sources . . . . . . . . . . 74
2.5
SimpliÔ¨Åed Piecewise Linear Models of the Diode . . . . . . . . . . . . . . . . . . . . . . . 75
2.5.1 Forward Bias Modeling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
2.5.2 Reverse Bias Modeling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
2.6
Diode Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
2.6.1 Limiter or Clipping Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
2.6.2 Half-Wave RectiÔ¨Åers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
2.6.3 Full-Wave RectiÔ¨Åers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
2.6.4 Peak Detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
2.6.5 Clamping or DC Restoring Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
2.6.6 Voltage Multiplier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
2.6.7 Diode Logic Gates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
2.6.8 ÓÄÄe Superdiode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
2.7
Zener Diodes and Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
2.8
Other Common Diodes and Applications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
2.8.1 Tunnel Diode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
2.8.2 Schottky Barrier Diode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
2.8.3 Photodiode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
2.8.4 Light-Emitting Diode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
2.9
Concluding Remarks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
2.10
Problems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
2.11
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
3
Bipolar Junction Transistor Characteristic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
3.1
BJT V-I Relationships . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
3.2
ÓÄÄe BJT as a Circuit Element . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139
3.3
Regions of Operation in BJTs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145
3.4
Modeling the BJT in its Regions of Operation . . . . . . . . . . . . . . . . . . . . . . . . . 147
3.5
Digital Electronics Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
3.5.1 A Logic Inverter Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153
3.5.2 Diode-Transistor Logic Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156
3.5.3 Transistor-Transistor Logic Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 161
3.5.4 Emitter-Coupled Logic Gate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165
3.6
Biasing the Bipolar Junction Transistor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
3.6.1 Fixed-Bias Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170

xiii
3.6.2 Emitter-Bias Circuit (With Two Power Supplies). . . . . . . . . . . . . . . . . 181
3.6.3 Self-Bias Circuit (Emitter-Bias with One Power Supply) . . . . . . . . . . . 185
3.6.4 Biasing pnp Transistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188
3.7
Bias Stability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192
3.7.1 Fixed-Bias Circuit Stability. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196
3.7.2 Self-Bias Circuit Stability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200
3.8
Concluding Remarks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207
3.9
Problems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210
3.10
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 226
4
Field EÔ¨Äect Transistor Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 229
4.1
Juction Field-EÔ¨Äect Transistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 231
4.1.1 n-channel JFET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 232
4.1.2 ÓÄÄe p-channel JFET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235
4.2
Metal-Oxide-Semiconductor Field-EÔ¨Äect Transistors . . . . . . . . . . . . . . . . . . . 238
4.2.1 Depletion-Type MOSFET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 238
4.2.2 Depletion-type PMOSFET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243
4.2.3 Enhancement Type MOSFETs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 244
4.2.4 Enhancement Type NMOSFET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 245
4.2.5 Enhancement Type PMOSFET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 249
4.3
ÓÄÄe FET as a Circuit Element . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250
4.3.1 FET SPICE models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 251
4.3.2 FET as a Voltage Variable Resistor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 253
4.3.3 n-JFET as a Constant-Current Source . . . . . . . . . . . . . . . . . . . . . . . . . 255
4.3.4 FET Inverter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 256
4.3.5 FET as an Active Load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260
4.3.6 CMOS Inverter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 262
4.4
Regions of Operations in FETs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 264
4.5
ÓÄÄe FET as an Analog Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 265
4.6
Biasing the FET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 272
4.6.1 ÓÄÄe Source Self-Bias Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 272
4.6.2 ÓÄÄe Fixed-Bias Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 274
4.6.3 Biasing Enhancement mode FETs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 278
4.7
Concluding Remarks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 278
4.8
Problems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 281
4.9
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 298

xiv
Authors‚Äô Biographies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 299

xv
Preface
It is expected that the reader of this text is familiar with the common passive elements of linear
circuit analysis (resistors, inductors, capacitors, and transformers) as well as the idealized linear
active elements (independent and dependent voltage and current sources). Unfortunately, the Ô¨Åeld
of electronics makes great use of active elements that do not necessarily fall into either of the above
categories. ÓÄÄese active elements may behave in either a linear or non-linear fashion depending
on their circuit application.
ÓÄÄe study of electronic circuit behavior traditionally begins with three active semiconductor
electronic elements:
‚Ä¢ ÓÄÄe Semiconductor Diode
‚Ä¢ ÓÄÄe Bipolar Junction Transistor (BJT)
‚Ä¢ ÓÄÄe Field EÔ¨Äect Transistor (FET)
To this trio of fundamental devices has been added an additional electronic circuit building
block, the Operational AmpliÔ¨Åer (OpAmp). While the OpAmp is composed of tens of transistors
(usually either BJTs or FETs, but sometimes a mixture of both types) and often a few diodes, its
easily understood terminal properties, high use in industry, and commercial availability make it a
good companion for study with the other devices.
Quasistatic analysis explores the potentially non-linear action of each of these four elements
(or any other similar element) in a variety of applications. ÓÄÄe fundamental assumption in this
exploration is that voltage and current transitions take place slowly and that the circuit is always
in equilibrium: hence the term quasistatic.
ÓÄÄe authors have chosen to begin the study of electronics with a chapter on the operational
ampliÔ¨Åer for several reasons, among which are:
‚Ä¢ in most simple applications, the OpAmp behaves in a near-ideal fashion.
‚Ä¢ typical analysis of OpAmp circuitry provides a good review of basic circuit analysis tech-
niques.
‚Ä¢ discussion of the OpAmp provides a good framework for understanding of electronic cir-
cuitry.
While many readers will Ô¨Ånd much in this chapter on OpAmps a review, the chapter
presents several concepts fundamental to the study of electronic circuitry. Most signiÔ¨Åcant among
these concepts are:

xvi
PREFACE
‚Ä¢ undistorted ampliÔ¨Åcation
‚Ä¢ gain
‚Ä¢ device modeling
‚Ä¢ conditions under which device models, particularly linear models, fail
Of particular importance is the concept that a device with extremely complex interior work-
ing mechanisms can be modeled simply by its terminal characteristics.
ÓÄÄe remaining three chapters in this book present the semiconductor diode, the BJT and
the FET. Each chapter follows the same basic framework and has the same goals:
‚Ä¢ To present each device through real experimental data and through theoretical functional
relationships.
‚Ä¢ To use the above presented relationships to observe the action of the device in relatively
simple circuits.
‚Ä¢ To devise a progression of realistic piecewise-linear models for the devices. ÓÄÄe theoretical
basis for each model is presented and the appropriate use of these models is explored. Only
when a model fails to properly predict device behavior will new, more complex, models be
introduced. ÓÄÄis simple-to-complex route provides for progressively more detailed analysis
using the newly introduced models.
‚Ä¢ To use realistic applications to demonstrate the usefulness of the device models.
‚Ä¢ To provide a solid foundation for the linear and non-linear modeling and applications found
in later books of this series.
Upon completing Book 1, the reader will have a good foundation in the operation of these
four basic active, non-linear devices. ÓÄÄe fundamental regions of operation for each device will
have been explored: both linear and non-linear device models will be available for further inves-
tigations.
ÓÄÄomas F. Schubert, Jr. and Ernest M. Kim
May 2015

xvii
Acknowledgments
In the development of any book, it seems that an inÔ¨Ånite number of people provide and incalcu-
lable amount of guidance and help. While our thanks goes out to all those who helped, us, we can
only mention a few of our many benefactors here. Special thanks go to Lynn Cox, who sparked
our interest in writing an electronics text and, of course, to the staÔ¨Äat Morgan and Claypool
Publishers, speciÔ¨Åcally Joe Claypool and Dr. C.L. Tondo.
ÓÄÄomas F. Schubert, Jr. and Ernest M. Kim
May 2015


1
C H A P T E R
1
Operational AmpliÔ¨Åers and
Applications
ÓÄÄe Operational AmpliÔ¨Åer (commonly referred to as the OpAmp) is one of the primary active
devices used to design low and intermediate frequency analog electronic circuitry: its importance
is surpassed only by the transistor. OpAmps have gained wide acceptance as electronic building
blocks that are useful, predictable, and economical. Understanding OpAmp operation is funda-
mental to the study of electronics.
ÓÄÄe name, operational ampliÔ¨Åer, is derived from the ease with which this fundamental
building block can be conÔ¨Ågured, with the addition of minimal external circuitry, to perform
a wide variety of linear and non-linear circuit functions. Originally implemented with vacuum
tubes and now as small, transistorized integrated circuits, OpAmps can be found in applications
such as: signal processors (Ô¨Ålters, limiters, synthesizers, etc.), communication circuits (oscillators,
modulators, demodulators, phase-locked loops, etc.), Analog/Digital converters (both A to D
and D to A), and circuitry performing a variety of mathematical operations (multipliers, dividers,
adders, etc.).
ÓÄÄe study of OpAmps as circuit building blocks is an excellent starting point in the study
of electronics. ÓÄÄe art of electronics circuit and system design and analysis is founded on circuit
realizations created by interfacing building block elements that have speciÔ¨Åc terminal character-
istics. OpAmps, with near-ideal behavior and electrically good interconnection properties, are
relatively simple to describe as circuit building blocks.
Circuit building blocks, such as the OpAmp, are primarily described by their terminal char-
acteristics. Often this level of modeling complexity is suÔ¨Écient and appropriately uncomplicated
for electronic circuit design and analysis. However, it is often necessary to increase the complexity
of the model to simplify the analysis and design procedures. ÓÄÄese models are constructed from
basic circuit elements so that they match the terminal characteristics of the device. Resistors, ca-
pacitors, and voltage and current sources are the most common elements used to create such a
model: an OpAmp can be described at a basic level with two resistors and a voltage-controlled
voltage source.
OpAmp circuit analysis also oÔ¨Äers a good review of fundamental circuit analysis techniques.
From this solid foundation, the building block concept is explored and expanded throughout this
text. With the building block concept, all active devices are treated as functional blocks with spec-
iÔ¨Åed input and output characteristics derived from the device terminal behavior. Circuit design is

2
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
the process of interconnecting active building blocks with passive components to produce a wide
variety of desired electronic functions.
1.1
BASIC AMPLIFIER CHARACTERISTICS
One of the fundamental characteristics of an ampliÔ¨Åer is its gain.¬π Gain is deÔ¨Åned as the factor
that relates the output to the input signal intensities. As shown in Figure 1.1, a time dependent
input signal, x.t/, is introduced to the ‚Äúblack box‚Äù which represents an ampliÔ¨Åer and another time
dependent signal, y.t/, appears at the output.
x.t/
A
y.t/
Figure 1.1: ‚ÄúBlack box‚Äù representation of an ampliÔ¨Åer with input x.t/ and output y.t/.
In actuality, x.t/ can represent either a time dependent or time independent signal. ÓÄÄe
output of a good ampliÔ¨Åer, y.t/, is of the same functional form as the input with two signiÔ¨Åcant
diÔ¨Äerences: the magnitude of the output is scaled by a constant factor, A, and the output is delayed
by a time, td. ÓÄÄis input-output relationship can be expressed as:
y.t/ D Ax.t   td/CÀõ
(1.1)
where
A is the gain of the ampliÔ¨Åer,
Àõ is the output DC oÔ¨Äset, and
td is the time delay between the input and output signals.
ÓÄÄe signal is ‚ÄúampliÔ¨Åed‚Äù by a factor of A. AmpliÔ¨Åcation is a ratio of output signal level to
the input signal level. ÓÄÄe output signal is ampliÔ¨Åed when jAj is greater than 1. For jAj less than
1, the output signal is said to be attenuated. If A is a negative value, the ampliÔ¨Åer is said to invert
the input. Should x.t/ be sinusoidal, inversion of a signal is equivalent to a phase shift of 180ƒ±:
negative A implies the output signal is Àô180ƒ± out of phase with the input signal.
For time-varying signals, it may be convenient to Ô¨Ånd the ampliÔ¨Åcation (ratio) by com-
paring either the root-mean-squared (RMS) values or the peak values of the input and output
signals. Good measurement technique dictates that ampliÔ¨Åcation is found by measuring the in-
put and output RMS values since peak values may, in many instances, be ambiguous and diÔ¨Écult
to quantify.¬≤ Unfortunately, in many practical instances, RMS or power meters are not available
dictating the measurement of peak amplitudes. ÓÄÄe delay time is an important quantity that is
¬πOther ampliÔ¨Åer speciÔ¨Åcations of interest include input and output impedances, power consumption, frequency response,
noise factor, Mean Time to Failure (MTTF), and operational temperature range. An understanding of the basis for these
speciÔ¨Åcations and their impact on design will be developed in the chapters that follow. ÓÄÄe discussion in this chapter will, for
the most part, be restricted to gain and time-domain eÔ¨Äects.
¬≤Peak values are also strongly aÔ¨Äected by the presence of noise.

1.1. BASIC AMPLIFIER CHARACTERISTICS
3
often overlooked in electronic circuit analysis and design.¬≥ ÓÄÄe signal encounters delay between
the input and output of an ampliÔ¨Åer simply because it must propagate through a number of the
internal components of the amplifying block.
In Figure 1.1, x.t/ and y.t/ are time dependent signals. Depending on the ampliÔ¨Åer, x.t/
and y.t/ can be either current or voltage signals. Every ampliÔ¨Åer draws power from a power supply,
typically in the form of current from a DC voltage source. As will be shown in later sections of
this text, the maximum possible output signal level is determined largely by the power supply
voltage and current limitations. For instance, assume that the ampliÔ¨Åer in Figure 1.1 is powered
by a DC voltage source with output equal to VCC. If the output signal, y.t/, is a voltage signal,
the maximum output voltage attainable under ideal conditions for the gain block is VCC.‚Å¥ ÓÄÄe
phenomenon of limiting output voltage levels to lie within the limits set by the power supplies
is called saturation. Should the power supply be unable to provide suÔ¨Écient current to the gain
block, the output will also be limited, although in a manner that is not as simple as in saturation.
In order to discuss terminal characteristics of commercially available OpAmps, a speciÔ¨Åc
ampliÔ¨Åer must be selected. ÓÄÄe A741 (or LM741, MC1741) is a good choice since it is the most
commonly used and studied OpAmp available. ÓÄÄe preÔ¨Åxes {A, OP, LM, MC} designate the
manufacturer of the integrated circuit (IC): A represents Fairchild Semiconductor, OP is used
by Linear Technologies, LM by National Semiconductor, and MC by Motorola Semiconductors.
ÓÄÄe speciÔ¨Åcation sheets for the three OpAmps listed above can be found on the internet. In many
instances, one or two letters follow the numerical designation of the IC. ÓÄÄese letters indicate the
package type or size and package material. For example, a A741CP is a 741 IC manufactured
by National Semiconductor that is in a commercial grade plastic standard eight lead dual-in-line
package (DIP) or MINI DIP. Other manufacturers, such as Texas Instruments, manufacture the
A741CP using the Fairchild part designation.
Other common OpAmps include the OP-27, LF411, and LM324. ÓÄÄe OP-27 and LF411
OpAmps have speciÔ¨Åcations that are similar to the A741 and come in selected packages. ÓÄÄe
OP-27 and LF411 OpAmps are, like the A741, dual power rail ampliÔ¨Åers; that is, the ampliÔ¨Åer
usually operates with both a positive and negative power supply voltages. ÓÄÄe LM324, on the
other hand, is a single supply ampliÔ¨Åer; it requires a positive voltage and a common reference
(ground).
Figure 1.2 shows a top view of a A741CP package with the terminal designations. ÓÄÄe
terminals of interest are:
‚Ä¢ the inverting input (pin 2),
‚Ä¢ the non-inverting input (pin 3),
¬≥ÓÄÄe implication of delay time is addressed in the transistor ampliÔ¨Åer time domain analysis portion of the third book of this
series.
‚Å¥Note that upper case letters are used for DC signals and lower case letters for time-varying signals. Lower case letters with
lower case subscripts is used for AC signals. Lower case letters with upper case subscripts are used for AC signals with DC
components.

4
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
‚Ä¢ the output (pin 6),
‚Ä¢ the positive power supply (designated CVcc, pin 7), and
‚Ä¢ the negative power supply (designated  Vcc, pin 4).
ÓÄÄe oÔ¨Äset null pins (1 and 5) are used to compensate for minor fabrication imperfections as
well as degradation due to aging. Although commonly left disconnected by the circuit designer,
these pins are sometimes utilized in applications that require the ampliÔ¨Åcation of very small level
signals. ÓÄÄe A741 OpAmp is a compensated ampliÔ¨Åer. ÓÄÄe performance implications of com-
pensated and uncompensated ampliÔ¨Åers are related to frequency response and stability: they will
be discussed in detail in the third book of this series.








Figure 1.2: ÓÄÄe top view of the A741CP package with pin numbers.
A conventional simpliÔ¨Åed OpAmp schematic representation is shown in Figure 1.3. ÓÄÄis
representation shows two input terminals designated . / and .C/ corresponding to the inverting
and non-inverting inputs, respectively, the output terminal, and the positive and negative power
supply terminals labeled VC and V , respectively. Not shown are the oÔ¨Äset null pins. Unless used,
these pins are usually not included in schematic representations.
 C
V  V C
Figure 1.3: OpAmp schematic representation.
Notice that the schematic symbol of the OpAmp does not have a ground pin. In many ways,
the lack of a ground pin on the OpAmp is the key to its operation. Ideally, only the diÔ¨Äerential
voltage between the two input pins aÔ¨Äects the output voltage of an OpAmp. A ground reference
is provided external to the chip package.

1.2. MODELING THE OPAMP
5
1.2
MODELING THE OPAMP
Terminal voltages and currents are used to characterize OpAmp behavior. In order to unify all
discussions of OpAmp circuitry, it is necessary to deÔ¨Åne appropriate descriptive conventions. All
voltages are measured relative to a common reference node (or ground) which is external to the
chip as is shown in Figure 1.4. ÓÄÄe voltage between the inverting pin and ground is denoted as
v1: the voltage between the non-inverting pin and ground is v2. ÓÄÄe output voltage referenced
to ground is denoted as vo. Power is typically applied to an OpAmp in the form of two equal-
magnitude supplies, denoted VCC and  VCC, which are connected to the VC and V  terminals of
the OpAmp, respectively.
ÓÄÄe reference current directions are shown in Figure 1.4. ÓÄÄe direction of current Ô¨Çow is
always into the nodes of the Op Amp. ÓÄÄe current into the inverting input terminal is i1; current
into the non-inverting input terminal is i2; current into the output terminal is io; and the currents
into the positive and negative power supply terminals are IC  and ICC, respectively.
 C
 V$$
CV$$
i
 !
i
 !
io
  "I$
#I$
v
v
vo
   C
C
C
Figure 1.4: Terminal voltages and currents.
ÓÄÄe voltage and current constraints inherent to the input and output terminals of an
OpAmp must be understood prior to connecting external circuit elements. ÓÄÄe OpAmp is con-
sidered as a building block element with speciÔ¨Åc rules of operation. A short discussion of these
rules of operation follows.
ÓÄÄe terminal voltages are constrained by the following relationships‚Åµ
vo D A.v2   v1/
(1.2)
and
  VCC  vo  VCC:
(1.3)
ÓÄÄe Ô¨Årst of the two voltage constraints states that the output voltage is proportional to the dif-
ference between the non-inverting and inverting terminal inputs, v2 and v1, respectively. ÓÄÄe
‚ÅµFor introductory purposes, the time delay factor td has been assumed to be zero. Delay time considerations will be discussed
at length in the third book of this series.

6
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
proportionality constant A is the called the open loop gain, whose signiÔ¨Åcance will be detailed
later. ÓÄÄe second voltage constraint states that the output voltage is limited to the power supply
rails.‚Å∂ ÓÄÄat is, vo must lie between ÀôVCC. If the output reaches the limiting values, the ampliÔ¨Åer
is said to be saturated. In reality, the ampliÔ¨Åer saturates at voltages slightly shy of ÀôVCC due to
device characteristics within the OpAmp. So long as jvoj < VCC, the ampliÔ¨Åer is operating in
the linear region. Between the limiting values lies the ‚Äúlinear region‚Äù where the output voltage
is related to the input voltage by the proportionality constant A. Figure 1.5a shows an idealized
voltage transfer characteristic‚Å∑ of an OpAmp. A more realistic voltage transfer characteristic is
shown in Figure 1.5b where the ampliÔ¨Åer response gradually tapers toward saturation at higher
input voltages due to the characteristics of the circuit design internal to the chip.
From the data sheet for the A741C, the typical open loop gain (designated as Large Signal
Voltage Gain), A, is 200k. It is reasonable to assume that all OpAmps have very large voltage gain
and that a Ô¨Årst-order approximation of the voltage gain is:
A  1:
(1.4)
v   v
vo
4BUVSBUJPO
4BUVSBUJPO
V$$=A
V$$
 V$$=A
 V$$
-JOFBS 3FHJPO
v   v
vo
4BUVSBUJPO
4BUVSBUJPO
V$$=A
V$$
 V$$=A
 V$$
-JOFBS 3FHJPO
Figure 1.5: Transfer characteristics of (a) an ideal OpAmp and (b) more realistic ‚Äúsoft-limiting‚Äù
OpAmp transfer characteristic.
In the 741 OpAmp, the absolute maximum supply voltages (VCC and  VCC) are Àô18V.
ÓÄÄerefore, the output cannot exceed Àô18V. Knowing the maximum value of the output voltage
vo and the typical A, the maximum diÔ¨Äerence between v2 and v1 is found to be:
.v2   v1/max D
18V
200; 000 D 0:09 mV:
‚Å∂ÓÄÄe power supply voltages are commonly called rails: they limit the output voltages of a functional electronic block.
‚Å∑A transfer characteristic is a graphical representation of the output as a function of the input. In this instance, the voltage
input-output relationship is shown. A transfer function is usually a mathematical description of the output as a function of the
input.

1.2. MODELING THE OPAMP
7
In most OpAmp applications this voltage level can be considered negligible. ÓÄÄerefore, in
the linear region of operation, the input voltages are assumed to be equal:
v1  v2:
(1.5a)
ÓÄÄe input terminals of an OpAmp exhibit high input resistance: the A741 typically has an input
resistance of 2 M. ÓÄÄe input resistance of an ideal OpAmp is approximated as inÔ¨Ånite.
Ri  1:
(1.6)
Within the linear region of operation the maximum current Ô¨Çowing between the two input ter-
minals is given by:
iinput.max/ D .v2   v1/max
2 M
D 0:09 mV
2 M
D 45 pA:
ÓÄÄe input currents, i1 and i2, are extremely small and are considered to be approximately zero:
i1 D i2  0:
(1.5b)
ÓÄÄe two relationships given in Equations (1.5a) and (1.5b) together form what is referred
to as a ‚Äúvirtual short‚Äù between the inverting and non-inverting input terminals of the OpAmp. A
virtual short implies that two terminals act in a voltage sense as if they were shorted, but no current
Ô¨Çows between the terminals.
KirchhoÔ¨Ä‚Äôs current law (KCL) can be used to sum the currents of an OpAmp. Since the
input currents are very small, the resulting relationship is,
io D  .ICC C IC /:
(1.7)
Equation (1.7) indicates that although the input currents are negligible, the output current is
substantial. ÓÄÄat is, io ¬§ 0.
For completeness, the typical output resistance of a 741 OpAmp is 75 . All OpAmps
have low output resistance: Ideal OpAmps are considered to have zero-value output resistance.
Ro  0:
(1.8)
Equations (1.2) to (1.8) deÔ¨Åne the ideal OpAmp model. ÓÄÄese deÔ¨Åning properties are summarized
in Table 1.1.
ÓÄÄe SPICE macromodel‚Å∏ for the A741C OpAmp yields a value of A of approximately
195 k. ÓÄÄe input and output impedances are complex and vary with input signal frequency. ÓÄÄe
real part of the input impedance dominates with a value of approximately 996 k. ÓÄÄe output
impedance is essentially 50  at frequencies above 100 Hz. ÓÄÄe component parameters speci-
Ô¨Åed in the SPICE macromodel of the A741C OpAmp and the typical speciÔ¨Åcations found in
‚Å∏A SPICE macromodel is a complex subcircuit model of a device intended to correctly model all terminal performance char-
acteristics of a device. ÓÄÄe SPICE macromodel for the A741C OpAmp was provided by MicroSim Corp.

8
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
Table 1.1: OpAmp characteristic property values
0Q"NQ 7BMVF
1SPQFSUZ
5ZQJDBM
*EFBM
(BJO A
> ;
1
*OQVU 3FTJTUBODF Ri
>  .√ä
1
0VUQVU 3FTJTUBODF Ro
<  √ä

*OQVU 7PMUBHF %J
FSFODF v   v
< : N7
 	WJSUVBM TIPSU
*OQVU $VSSFOU i PS i
<  Q"
 	WJSUVBM TIPSU
0VUQVU 7PMUBHF -JNJUT
jvoj < V$$
jvoj < V$$
the data sheet both lie within the acceptable range of parameter values found in manufactured
components. ÓÄÄerefore, using either speciÔ¨Åcation will yield acceptable results when designing a
circuit using the A741C.
ÓÄÄe voltage and current constraints given are the parameters used to describe an ideal
OpAmp model. By attaching external components to an OpAmp, a functional circuit can be
designed. ÓÄÄe signiÔ¨Åcance of this exercise is to demonstrate the power of modelling active ele-
ments (in this case, an OpAmp) in terms of its current and voltage characteristics at the input and
output ports. Although an understanding of the internal operation of the active device is desir-
able, circuits can be designed using the device‚Äôs input and output port parameters. ÓÄÄe terminal
characteristics of the active device in conjunction with the KirchhoÔ¨Ä‚Äôs current and voltage laws
are used to analyze the circuit.
A simple application of an OpAmp is the unity gain buÔ¨Äer, which is primarily used to
isolate electronic signals. A unity gain buÔ¨Äer or voltage follower is shown in Figure 1.6. ÓÄÄe circuit
can be analyzed using the voltage and current constraints given by Equations (1.5a) and (1.5b),
respectively,
v1  v2
and
i1 D i2  0:
ÓÄÄe input signal voltage vi is equal to v2 since negligible current Ô¨Çows into the positive input
terminal of the OpAmp (i2 D 0): there is no voltage drop across Rs. Owing to the virtual short
between the inverting and non-inverting terminals, the non-inverting terminal voltage is also at
the same voltage level, vi, that is,
vi D v2 D v1:
Since the inverting terminal is directly connected to the output of the OpAmp,
vo D v1 D vi;
or
vo
v1
D 1:
(1.9)

1.2. MODELING THE OPAMP
9
 C
v
v
CV$$
 V$$
vo
RS
C
 vi
Figure 1.6: Unity gain buÔ¨Äer.
ÓÄÄe voltage follower is called a unity gain buÔ¨Äer since it is an ideal impedance transformer. ÓÄÄe
input impedance of the voltage follower is very high and its output impedance is, for all practical
purposes, zero. VeriÔ¨Åcation of these impedance characteristics provides a useful exercise in the
study of OpAmp properties.
ÓÄÄe input and output resistances of the voltage follower can be found by using the simpliÔ¨Åed
equivalent circuit for the OpAmp. ÓÄÄe simpliÔ¨Åed equivalent circuit, shown in Figure 1.7, diÔ¨Äers
from the ideal OpAmp model in that the equivalent circuit is a lumped parameter (resistors and
sources) model of the OpAmp in the linear region of operation. It is a functional equivalent of
the OpAmp which is not the actual circuitry in the OpAmp chip, but behaves functionally as an
OpAmp to external circuitry (the principle is much the same as ÓÄÄ√©venin or Norton equivalent
circuits). ÓÄÄe simpliÔ¨Åed OpAmp equivalent model shown here assumes frequency independent
behavior: that is, the response of the ampliÔ¨Åer is independent of signal frequency.‚Åπ
ÓÄÄe current and voltage constraints in Equations (1.5a) and (1.5b) assumed in the ideal
OpAmp model must be discarded when using the simpliÔ¨Åed equivalent model. Equation (1.2) is
no longer valid due to the non-zero output resistance, Ro.
ÓÄÄe voltage follower circuit is analyzed using the simpliÔ¨Åed equivalent circuit as shown in
Figure 1.8. In the model, Ri D 2 M, Ro D 75 , and A D 200 k. Let RS D 1 k.
ÓÄÄe current i is found by KirchhoÔ¨Ä‚Äôs Voltage Law (KVL),
iDvi A .v2 v1/
RiCROCRS
;
(1.10)
but i is also given by:
i D v2   v1
Ri
:
(1.11)
‚ÅπIn reality this frequency independence is not true. ÓÄÄe frequency dependent nature of OpAmps will be discussed in 9 (Book 3).

10
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
Ri
C
 A.v   v/
Ro
C
 C
 C
 C
 vo
v
v
Figure 1.7: SimpliÔ¨Åed equivalent circuit model of the OpAmp.
C
 vi
 L√ä
v
 .√ä
v
C
 A.v   v/
 √ä
i
C
vo
 RS
Ri
Ro
Figure 1.8: Voltage follower analysis with simpliÔ¨Åed equivalent OpAmp model.
Since the output terminal of a voltage follower is connected to the negative input terminal of the
OpAmp,
vo D v1
(1.12)
Equating Equations (1.10) and (1.11), substituting vi for v2, and solving for vo=vi yields the
expression for voltage gain for the voltage follower:
vo
vi
D 1  Ri
RS C Ro C Ri .1 C A/:
(1.13)

1.2. MODELING THE OPAMP
11
C
 vt
it
v
 .√ä
v
C
 A.v   v/
 √ä
C
vo
 Ri
Ro
RJO
Figure 1.9: Using a test source to Ô¨Ånd the ÓÄÄ√©venin equivalent input resistance, Rin.
It can easily be seen that large values of the OpAmp gain, A, will lead to a voltage gain closely
approximating unity. ÓÄÄe parameter values for this example, Ri D 2 M, Ro D 75 , RS D 1 k
and A D 200 k, result in:
vo
vi
D 1   2:6875  10 9  1:
(1.14)
ÓÄÄe input and output resistances of the voltage follower can be calculated using the simpliÔ¨Åed
equivalent model. ÓÄÄ√©venin equivalent resistances are found using the standard ‚Äútest source‚Äù
method. To calculate the input resistance, a test source, vt is used to excite the circuit shown
in Figure 1.9. Note that vt is applied directly to v2. ÓÄÄe input resistance directly from the volt-
age source vi in Figure 1.8 is found by adding RS to the ÓÄÄ√©venin resistance found at v2. ÓÄÄe
ÓÄÄ√©venin equivalent input resistance, Rin, is the ratio of the test voltage over the current delivered
by the test source,
RinDvt
it
:
(1.15)
Using KVL, the current delivered by the test voltage, vt, is
it D vt   A .v2   v1/
Ri C Ro
:
(1.16)
But
v2 D vt;
(1.17)
and, knowing the voltage drop across Ri,
v1 D vt   itRi:
(1.18)

12
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
Substituting Equations (1.17) and (1.18) into (1.16) yields
it D vt   AitRi
Ri C Ro
:
(1.19)
ÓÄÄe ÓÄÄ√©venin input resistance, Rin, is found by rearranging Equation (1.19),
Rin D vt
it
D Ri .1 C A/ C Ro:
(1.20)
For the given typical parameter values (Ri D 2 M, A D 200 K, and Ro D 75 ), the input re-
sistance can be calculated to be the very large value: Rin D 400  109 . It is reasonable to assume
that the input resistance of a unity gain buÔ¨Äer, Rin is, for all practical purposes, inÔ¨Ånite.
Example 1.1
Determine the output resistance of an OpAmp voltage follower.
Solution:
To Ô¨Ånd the output resistance, Rout, a test voltage source is connected to the output of the
voltage follower to Ô¨Ånd the ÓÄÄ√©venin equivalent resistance at the output. Note also that all inde-
pendent sources must be zeroed. ÓÄÄat is, all independent voltage sources are short circuited and all
independent currents are open circuited. ÓÄÄe circuit used to Ô¨Ånd Rout is shown in Figure 1.10.¬π‚Å∞
To Ô¨Ånd the ÓÄÄ√©venin equivalent output resistance, a test voltage source, vt is connected at the
v
Ri
 .√ä
v
B
Ro
 √ä
C
 A.v   v/
C
 vt
it
RPVU
Figure 1.10: SimpliÔ¨Åed equivalent circuit for Ô¨Ånding Rout of an OpAmp voltage follower.
output. ÓÄÄe circuit draws it source current. ÓÄÄe input at v2 has been short circuited to ground to
set independent sources to zero.
¬π‚Å∞In this example the resistance of the source connected to the input was considered to be zero: that is, Rs D 0. When the
resistance of the source is not zero, it appears in series with the input resistance of the OpAmp, Ri. ÓÄÄe eÔ¨Äect of considering
non-zero source resistance in the results of this example is insigniÔ¨Åcant.

1.2. MODELING THE OPAMP
13
Using the node voltage method of analysis by summing all currents Ô¨Çowing into node a
yields:
it C v2   v1
Ri
C A .v2   v1/   vt
Ro
D 0:
(1.21)
But
v2 D 0
and
v1 D vt:
(1.22)
ÓÄÄen equation (1.21) is simpliÔ¨Åed to
it D Ro C .A C 1/ Ri
RoRi
vt;
(1.23)
and Rout is found to be:
Rout D vt
it
D
RoRi
Ro C .A C 1/ Ri
:
(1.24)
A typical value for the output resistance of the unity gain buÔ¨Äer, Rout, can be calculated
using the given typical OpAmp values of Ri D 2 M, Ro D 75 , and A D 200 k. Rout
is found to be 375  which in most circuit applications can be considered essentially zero.
A SPICE simulation to determine the output resistance of a unity gain buÔ¨Äer using the
circuit of Figure 1.10 is shown in Example 1.2. Solution #1 of Example 1.2 uses a SPICE-engine
simulator (National Instruments MultiSim) solution using the Transfer Function Analysis com-
mand in conjunction with a source voltage to yield the gain and input and output resistances. Al-
though the Transfer Function Analysis command is adequate for this particular example, a more
general approach is to use a test source at the output as shown in Solution #2. ÓÄÄis is particularly
important when the input and output resistances are complex and are dependent on frequency.
For instance, the input and output impedances of real OpAmps are complex and frequency de-
pendent.
Example 1.2
Find the output resistance for a unity gain buÔ¨Äer using SPICE and the simpliÔ¨Åed OpAmp equiv-
alent circuit.
Solution #1:
ÓÄÄe National Instruments MultiSim solution using the Transfer Function Analysis com-
mand with a source voltage.
ÓÄÄe Transfer Function Analysis command yields¬π¬π Rin D 400 G and Rout D 0 . ÓÄÄe
input resistance found here exactly matches the calculations using Equation (1.20). ÓÄÄe output
resistance is functionally the same value as found in Example 1.1.
¬π¬πMany SPICE-based circuit simulators, as a default, insert a shunt resistance from analog nodes to ground [RSHUNT] to
help eliminate problems such as ‚Äúsingular matrix‚Äù errors. Multisim‚Ñ¢uses a default value of 1012 for RSHUNT: that value
is not large enough to produce correct results for the circuit under consideration in this example. RSHUNT was removed
from the list of default parameters in order to produce the results shown here.

14
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
Solution #2:
SPICE solution using a test source at the output terminal of the equivalent model. A test
source at the output of the equivalent model yields Rout D 375  which exactly matches the
hand-calculated results of Example 1.1 and is, for all practical purposes, zero.
1.3
BASIC APPLICATIONS OF THE OPAMP
Although the OpAmp can be used in inÔ¨Ånite circuit conÔ¨Ågurations, several conÔ¨Ågurations have
become basic electronic building blocks. ÓÄÄese commonly-found OpAmp circuit conÔ¨Ågurations

1.3. BASIC APPLICATIONS OF THE OPAMP
15
are the inverting ampliÔ¨Åer, summing ampliÔ¨Åer, non-inverting ampliÔ¨Åer, diÔ¨Äerence ampliÔ¨Åer, in-
tegrator, and diÔ¨Äerentiator. All Ô¨Åve conÔ¨Ågurations can be analyzed using the voltage and current
constraints, and the ideal model of the OpAmp discussed in Sections 1.1 and 1.2.
1.3.1
INVERTING AMPLIFIER
ÓÄÄe inverting ampliÔ¨Åer conÔ¨Åguration shown in Figure 1.11 ampliÔ¨Åes and inverts the input signal
in the linear region of operation. ÓÄÄe circuit consists of a resistor RS in series with the voltage
source vi connected to the inverting input of the OpAmp. ÓÄÄe non-inverting input of the OpAmp
is short circuited to ground (common). A resistor Rf is connected to the output and provides
a negative feedback path to the inverting input terminal.¬π¬≤ Because the output resistance of the
OpAmp is nearly zero, the output voltage vo will not depend on the current that might be supplied
to a load resistor connected between the output and ground.
For most OpAmps, it is appropriate to assume that their characteristics are approximated
closely by the ideal OpAmp model of Section 1.2. ÓÄÄerefore, analysis of the inverting ampliÔ¨Åer
can proceed using the voltage and current constraints of Equations (1.5a) and (1.5b),
v1 D v2;
and
i1 D i2  0:
 C
v
v
CV$$
 V$$
Rf

i
vo
RS
C
 vi
i
Figure 1.11: ÓÄÄe inverting ampliÔ¨Åer conÔ¨Åguration.
Since v2 is connected to the common or ground terminal,
v2 D 0:
¬π¬≤Further detailed discussion of feedback theory and the implication of negative feedback is found in 8 (Book 2). Analysis of
the OpAmp circuits in this chapter will rely on standard circuit analysis techniques.

16
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
Node 1 is said to be a virtual ground due to the virtual short circuit between the inverting and
non-inverting terminals (which is grounded) as deÔ¨Åned by the voltage constraint,
v1 D v2 D 0:
(1.25)
ÓÄÄe node voltage method of analysis is applied at node 1,
0 D vi   v1
RS
C v0   v1
Rf
C i1:
(1.26)
By applying Equation (1.25), obtained from the virtual short circuit, and the constraint on the
current i1 as deÔ¨Åned in Equation (1.5b), Equation (1.26) is simpliÔ¨Åed to
0 D vi
RS
C vo
Rf
:
(1.27)
Solving for the voltage gain, vo=vi,
vo
vi
D  Rf
RS
(1.28)
Notice that the voltage gain is dependent only on the ratio of the resistors external to the OpAmp,
Rf and RS. ÓÄÄe ampliÔ¨Åer increases the amplitude of the input signal by this ratio. ÓÄÄe negative
sign in the voltage gain indicates an inversion in the signal.
ÓÄÄe output voltage is also constrained by the supply voltages VCC and  VCC,
jvoj < VCC:
Using Equation (1.28), the maximum resistor ratio Rf =Rs for a given input voltage vi is
Rf
RS
<
ÀáÀáÀáÀá
VCC
vi
ÀáÀáÀáÀá :
(1.29)
ÓÄÄe input resistance of the inverting ampliÔ¨Åer can be readily determined by applying the voltage
constraint: v1 D v2 D 0. ÓÄÄerefore, the resistance that the signal source vi encounters is simply
RS due to the virtual short to ground at the inverting terminal. ÓÄÄen RS must be large for a
high input resistance. If RS is large, Rf must be very large to achieve large gain, Rf =Rs. In some
instances, Rf may be prohibitively high.¬π¬≥ ÓÄÄerefore, in most applications, the input resistance of
the inverting ampliÔ¨Åer is low to moderate.
¬π¬≥ÓÄÄe non-ideal characteristics of OpAmps place constraints on externally connected elements. A discussion of these constraints
is found in Section 1.5 of this chapter.

1.3. BASIC APPLICATIONS OF THE OPAMP
17
Example 1.3
For the circuit shown in Figure 1.12, Ô¨Ånd the gain and io. If vi D 2 sin !ot V, what is the output?
What input voltage amplitude will cause the ampliÔ¨Åer to saturate?
 C
v
v
C 7
  7
 L√ä
if
B
io
Rf
C
 vo
RL
 L√ä
il
RS
C
 vi
 L√ä
Figure 1.12: Inverting ampliÔ¨Åer with load resistor, RL.
Solution:
ÓÄÄe output voltage vo is independent of the load resistor, RL, because of the low output
resistance of the OpAmp. ÓÄÄerefore, the gain of the ampliÔ¨Åer is
vo
vi
D  Rf
RS
D  47 k
10 k D   4:7:
Using KCL at node a,
0 D io C if C il:
ÓÄÄe currents if and il are
i1 D  vo
22000 D  4:7  2 sin .!ot/
22000
and
if D  vo
47000 D  4:7  2 sin .!ot/
47000
:
Solving for io yields,
iO D

1
47000 C
1
22000

 4  4:7 sin .!ot/
D 1:255 sin !ot mA:

18
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
For an input voltage signal of vi D 2 sin !ot V,
vo D vo
vi
 2 sin .!ot/ D  4:7  2 sin .!ot/ D  9:4 sin .!ot/ V:
For operation in the linear region of the ampliÔ¨Åer, the input amplitude must not exceed,
jvij < C VCC
Rf
ƒ±
RS
< 15
4:7 D 3:19 V:
Input signal amplitudes greater than or equal to 3.19 will cause the ampliÔ¨Åer to saturate.
1.3.2
SUMMING AMPLIFIER
ÓÄÄe output voltage of a summing ampliÔ¨Åer is an inverted, ampliÔ¨Åed sum of the input voltages. A
summing ampliÔ¨Åer can theoretically have a large number of input voltages. Figure 1.13 shows a
summing ampliÔ¨Åer with three inputs, vi1; vi2, and vi3.
Using the node voltage method by summing the current entering node 1 gives
0 D vi1   v1
R1
C vi2   v1
R2
C vi3   v1
R3
C vo   v1
Rf
(1.30)
ÓÄÄe virtual short between input terminals of the OpAmp leads to:
v1 D v2 D 0:
ÓÄÄerefore, Equation (1.30) simpliÔ¨Åes to,
 C
v
v
CV$$
 V$$

R
vi
R
vi
R
vi
Rf
C
 vo
Figure 1.13: Summing ampliÔ¨Åer with three input signals.
0 D vi1
R1
C vi2
R2
C vi3
R3
C vo
Rf
:
(1.31)

1.3. BASIC APPLICATIONS OF THE OPAMP
19
Solving for the output voltage vo yields,
vo D  Rf
R1
vi1 C Rf
R2
vi2 C Rf
R3
vi3

:
(1.32)
ÓÄÄe output voltage is an inverted sum of scaled input voltages.
A particularly useful case occurs when R1 D R2 D R3 D RS. In this case, Equation (1.32)
is simpliÔ¨Åed to,
vo D  Rf
Rs
.vi1 C vi2 C vi3/ :
(1.33)
ÓÄÄe number of input signal voltages may be increased to meet the requirements of the application.
For n input signals,
vo D  Rf
Rs
Xn
j D1 vij :
(1.34)
Example 1.4
Two voltage signals,
vi1 D 2 cos.!ot C 25ƒ±/ V
and
vi2 D 1:5 cos.!ot   35ƒ±/ V
are added by the summing ampliÔ¨Åer in Figure 1.14.
Find the output voltage, vo.
 C
v
v
C 7
  7
Ri
: L√ä
vi
Ri
: L√ä
vi
Rf
 L√ä
C
 vo
Figure 1.14: Summing ampliÔ¨Åer with two input voltages.
Solution:
Since R1 D R2, the expression for the output voltage is,
vo D  Rf
Rs
.vi1 C vi2/ :

20
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
ÓÄÄe input voltages in this example are sinusoids of the same frequency. ÓÄÄerefore, the two input
voltages can be combined using phasor representation,
Vi D Vi1 C Vi2:
ÓÄÄe sum of the voltages is,
vi D vi1 C vi2
D 2 cos.!ot C 25ƒ±/ C 1:5 cos.!ot   35ƒ±/:
ÓÄÄe sum of the voltages in phasor representation is,
Vi D Vi1 C Vi2
D 2 ‚Ä† 25ƒ± C 1:5 ‚Ä†   35ƒ±
D .1:81 C j 0:845/ C .1:23   j0:860/
D 3:04   j 0:015
D 3:04 ‚Ä†   0:285ƒ± V:
ÓÄÄe output voltage in phasor notation is,
Vo D  Rf
R1
Vi
D   10k
5:1k

.3:04 ‚Ä†   0:285ƒ±/
D  5:96 ‚Ä†   0:285ƒ± V:
In time domain notation, the output voltage is,
vo D  5:96 cos.!ot   0:285ƒ±/ V:
Note that the resulting output voltage requires the use of the phase of the two input signals.
ÓÄÄe output voltage in this case is the ampliÔ¨Åer gain,  Rf =R1 D  1:96 multiplied by the
phasor sum of the two input voltages. ÓÄÄis example demonstrates that proper attention to the
phase and frequency of the input signals is required when designing and analyzing circuits.
1.3.3
NON-INVERTING AMPLIFIER
A non-inverting ampliÔ¨Åer is shown in Figure 1.15 where the source is represented by vS and a
series resistance RS.
ÓÄÄe analysis of the non-inverting ampliÔ¨Åer in Figure 1.15 assumes an ideal OpAmp op-
erating within its linear region. ÓÄÄe voltage and current constraints at the input to the OpAmp
yield the voltage at node 1,
v1 D v2 D vS;

1.3. BASIC APPLICATIONS OF THE OPAMP
21
 C
v
v
CV$$
 V$$
C
 vo
i
RS
C
 vs
i

Rf
RG
Figure 1.15: Non-inverting ampliÔ¨Åer conÔ¨Åguration.
since i1 D i2 D 0. Using the node voltage method of analysis, the sum of the currents Ô¨Çowing
into node 1 is,
0 D 0   v1
RG
C vo   v1
Rf
:
(1.35)
Solving for the output voltage vo using the voltage constraints, v1 D vS
vo D vi

1 C Rf
RG

:
(1.36)
ÓÄÄe gain of the non-inverting ampliÔ¨Åer is,
vo
vi
D 1 C Rf
RG
:
(1.37)
Unlike the inverting ampliÔ¨Åer, the non-inverting ampliÔ¨Åer gain is positive. ÓÄÄerefore, the output
and input signals are ideally in phase. ÓÄÄe ampliÔ¨Åer will operate in its linear region when,
1 C Rf
RG
<
ÀáÀáÀáÀá
VCC
vs
ÀáÀáÀáÀá :
(1.38)
Note that, like the inverting ampliÔ¨Åer, the gain is a function of the external resistors Rf and RG.
1.3.4
DIFFERENCE AMPLIFIER
ÓÄÄe output voltage signal of a diÔ¨Äerence ampliÔ¨Åer is proportional to the diÔ¨Äerence of the two
input voltage signals. A schematic of a diÔ¨Äerence ampliÔ¨Åer is shown in Figure 1.16.

22
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
 C
v
v
CV$$
 V$$
C
 vo
i

RC
C
 vb
i

RB
RA
C
 va
RD
Figure 1.16: DiÔ¨Äerence ampliÔ¨Åer with input voltages va and vb.
By assuming an ideal OpAmp operating in the linear region, the current constraints can be used
to yield the voltages at nodes 1 and 2 as a simple voltage division at the non-inverting input:
v1 D v2 D vb

RD
RC C RD

:
(1.39)
ÓÄÄe node voltage method of analysis is used to determine the output voltage vo with respect to
the input voltages va and vb,
0 D va   v1
RA
C vo   v1
RB
:
(1.40)
Solving for the output voltage vo yields,
vo D RB
RA
.v1   va/ C v1:
(1.41)
Substituting Equation (1.39) into (1.41) provides the output voltage as a function of the input
voltages,
vo D
RD
RC C RD
RB
RA
C 1

vb   RB
RA
va:
(1.42)
ÓÄÄe expression for the output voltage in Equation (1.42) can be simpliÔ¨Åed for the particular case
where the resistor ratios are given by:
RA
RB
D RC
RD
:
(1.43)

1.3. BASIC APPLICATIONS OF THE OPAMP
23
By applying the ratio of Equation (1.43), the output voltage in Equation (1.42) is reduced to a
scaled diÔ¨Äerence of the input voltages,
vo D RB
RA
.vb   va/ :
(1.44)
ÓÄÄe diÔ¨Äerence ampliÔ¨Åer is commonly used in circuits that require comparison of two signals to
control a third (or output) signal. For instance, va could be a voltage reading representing temper-
ature from a thermistor (a resistor that changes values with temperature) circuit and vb a reference
voltage representing a temperature setting. ÓÄÄe output of the diÔ¨Äerence ampliÔ¨Åer would then be
the deviation of the measured temperature from the reference temperature setting.
Example 1.5
ÓÄÄe diÔ¨Äerence ampliÔ¨Åer in Figure 1.17 has an input voltage va D 3 V. What values of vb will
result in operation in the linear region?
 C
v
v
C 7
  7
C
 vo

RC
: L√ä
C
 vb

RB
: L√ä
RA
: L√ä
C
 va
RD
: L√ä
Figure 1.17: DiÔ¨Äerence ampliÔ¨Åer of Example 1.5.
Solution:
ÓÄÄe limits on the output voltage are determined by the power supply rail voltages. In this
example, the supply voltages are C15 V and  15 V. ÓÄÄerefore, the output voltage must be,
 15 V < vo < C15 V:

24
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
Since RA
RB D RC
RD the input voltage vb from Equation (1.44) can be calculated,
vb D RA
RB
vo C va:
Substituting RA D 2:2 k and RB D 5:1 k into the equation for vb yields for the upper and
lower limits of the output voltage,
vo D C15 V W
vb D 9:47 V;
and
vo D  15 V W
vb D  3:47 V:
ÓÄÄen the input voltage range for vb to insure linear operation of the ampliÔ¨Åer is,
 3:47 V < vo < 9:47 V:
ÓÄÄe Multisim schematic and simulation results are given below. ÓÄÄe simpliÔ¨Åed model of the
OpAmp is used. ÓÄÄe voltage vb is swept from  15 V to 15 V. ÓÄÄe output voltage is at node Vo.
Note that the node voltage at the output extends well above 15 V and below  15 V. ÓÄÄe excursion
occurs because the simpliÔ¨Åed OpAmp model assumes operation in the linear region. ÓÄÄerefore,
care must be taken when using this model to take into account the limits on the output voltage.
As shown in the output plot, the range of values for vb is from  3:47 V to 9:47 V as indicated by
the cursors for output voltages of  15 V and 15 V, respectively.

1.3. BASIC APPLICATIONS OF THE OPAMP
25
 
 
 




 
 


v 	7
x
:
y
:
x
 :
y
 :
*OQVU 7PMUBHF vb 	7
0VUQVU 7PMUBHF vo 	7
1.3.5
INTEGRATOR
ÓÄÄe integrator is commonly used in signal generation or processing applications. ÓÄÄe name of
the circuit is accurately descriptive: the integrator performs an integration operation on the input
signal. An integrator is shown in Figure 1.18. ÓÄÄe circuit is similar to the inverting ampliÔ¨Åer with
the feedback resistor Rf replaced by a capacitor C.
 C
v
v
CV$$
 V$$

R
C
 vi
C
 vo
C
Figure 1.18: Integrator circuit.

26
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
With an ideal OpAmp operating in its linear region, the node voltage method of analysis
can be applied at node 1 using the OpAmp voltage and current constraints,
0 D vi   v1
R
C C d
dt .vo   v1/ :
(1.45)
But v1 D 0 due to the virtual ground so,
0 D vi
R C C dvo
dt :
(1.46)
Solving for vo yields,
vo D   1
RC
Z
vi dt:
(1.47)
Equation (1.47) shows that the output voltage of an integrator circuit is a product of the reciprocal
of the RC time constant and the integral of the inverted input signal.
1.3.6
DIFFERENTIATOR
If the capacitor and resistor positions in the integrator schematic are switched, the circuit performs
a diÔ¨Äerentiation operation on the input signal. ÓÄÄe resulting circuit is shown in Figure 1.19.
 C
v
v
CV$$
 V$$

C
C
 vi
C
 vo
R
Figure 1.19: DiÔ¨Äerentiator circuit.
ÓÄÄe analysis of the diÔ¨Äerentiator circuit is similar to the integrator. Apply the node voltage
method of analysis at node 1 assuming ideal OpAmp characteristics to yield,
0 D C d .vi   v1/
dt
C vo   v1
R
(1.48)
Using the voltage constraint v1 D v2 D 0, Equation (1.48) simpliÔ¨Åes to,
0 D C dvi
dt C vo
R
(1.49)

1.4. DIFFERENTIAL AMPLIFIERS
27
ÓÄÄe output voltage vo is therefore,
vo D  RC dvi
dt :
(1.50)
Equation (1.50) shows that the output voltage of a diÔ¨Äerentiator circuit is a product of the RC
time constant and the derivative of the inverted input signal.
1.4
DIFFERENTIAL AMPLIFIERS
A diÔ¨Äerential ampliÔ¨Åer is any two-input ampliÔ¨Åer that has an output proportional to the diÔ¨Äerence
of the inputs. ÓÄÄe deÔ¨Åning equation for a diÔ¨Äerential ampliÔ¨Åer is then:
yo D A .xi1   xi2/ ;
(1.51)
where the output, yo, and the inputs fxig could be either voltages or currents. Previous discus-
sions in this chapter have explored two diÔ¨Äerential ampliÔ¨Åers: the diÔ¨Äerence ampliÔ¨Åer (shown in
Figure 1.20) and the basic OpAmp itself. Each of these two examples has an output voltage that
is proportional to the diÔ¨Äerence of two input voltages. In the case of the diÔ¨Äerence ampliÔ¨Åer, the
output expression was derived to be:
vo D RB
RA
.vi2   vi1/ ;
(1.52)
if the resistor values were chosen so that
RA
RB
D RC
RD
:
(1.53)
Ideally this ampliÔ¨Åer (or any diÔ¨Äerential ampliÔ¨Åer) is sensitive only to the diÔ¨Äerence in the two
 C
vo
RB
RD
RC
C
 RA
C
 RA
vi
vi
Figure 1.20: A DiÔ¨Äerence AmpliÔ¨Åer.¬π‚Å¥

28
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
input signals, and is completely insensitive to any common component of the two signals. ÓÄÄat is,
if the diÔ¨Äerence in inputs remains constant, the output should not vary if the average value of the
two inputs changes. Unfortunately, a diÔ¨Äerential ampliÔ¨Åer rarely meets this goal, and the output
has a slight dependence on the average of the input signals. ÓÄÄe output for this type of imperfect
diÔ¨Äerential ampliÔ¨Åer is given by:
vo D ADMviDM C ACMviCM D ADM .vi2   vi1/ C ACM
vi2 C vi1
2

;
(1.54)
where
ADM D the ampliÔ¨Åcation of the input signal diÔ¨Äerence, v2   v1;
and
ACM D the ampliÔ¨Åcation of the input signal average, .v2Cv1/
2
:
ÓÄÄe quality of a diÔ¨Äerential ampliÔ¨Åer is displayed in its ability to amplify the diÔ¨Äerential signal
while suppressing the common signal. A measure of this quality is the ratio of the diÔ¨Äerential
gain to the ampliÔ¨Åcation of the average (or common) part of the input signals. ÓÄÄe measure of
quality is named Common-mode rejection ratio (CMRR) and is usually expressed in decibels (dB).
ÓÄÄe deÔ¨Åning equation for CMRR is:
CMRR D 20 log10
ÀáÀáÀáÀá
ADM
ACM
ÀáÀáÀáÀá :
(1.55)
Unfortunately, usual analysis procedures do not produce an expression in the form of Equa-
tion (1.54): the diÔ¨Äerential-mode gain, ADM, and the common-mode gain, ACM, are not the usual
results of analysis. A more typical result of analysis procedures is:
vo D A1vi1 C A2vi2:
(1.56)
A conversion between the two output expressions can be obtained by realizing that:
vi1 D .vi2 C vi1/
2
  .vi2   vi1/
2
D viCM   1
2viDM;
(1.57a)
and
vi2 D .vi2 C vi1/
2
C .vi2   vi1/
2
D viCM C 1
2viDM:
(1.57b)
If Equations (1.57a) and (1.57b) are combined with Equation (1.56) the result is:
vo D
A2   A1
2

.vi2   vi1/ C .A1 C A2/
.vi2 C vi1/
2

;
(1.58)

1.4. DIFFERENTIAL AMPLIFIERS
29
ÓÄÄe conclusions easily drawn from Equations (1.58) and (1.54) are:
ADM D
A2   A1
2

and
ACM D .A1 C A2/ :
(1.59)
A good diÔ¨Äerential ampliÔ¨Åer has A1   A2: the diÔ¨Äerential-mode gain will be large and the
common-mode gain small. ÓÄÄe CMRR will be large for a good diÔ¨Äerential ampliÔ¨Åer: as an ex-
ample, the A741 OpAmp has a typical CMRR of 90 dB with a guaranteed minimum CMRR
of 70 dB.¬π‚Åµ
Example 1.6
ÓÄÄe diÔ¨Äerence ampliÔ¨Åer of Figure 1.20 is constructed with an ideal OpAmp and 1% tolerance
resistors of nominal values 2.2 k and 5.1 k. ÓÄÄe resistors were measured and found to have
the following resistance values:
RA D 2:195 k
RC D 2:215 k
RB D 5:145 k
RD D 5:085 k:
Determine gain of the diÔ¨Äerential ampliÔ¨Åer and its common-mode rejection ratio.
Solution:
ÓÄÄe design gain of this ampliÔ¨Åer is:
A D RB
RA
D 5:1 k
2:2 k D 2:318:
However, this value is based on the assumption of equal resistor ratios:
RA
RB
D RC
RD
:
ÓÄÄe quality of this diÔ¨Äerence ampliÔ¨Åer depends strongly on whether the resistor ratio described in
Equation (1.53) is exactly valid. In this case, 0:42663 ¬§ 0:43559. Typical resistor variation leads
to the conclusion that the Equation (1.53) is slightly in error and the more exact expression for
the output voltage as a function of the inputs is more correct:
vo D
RD
RC C RD
RB
RA
C 1

vi2   RB
RA
vi1:
ÓÄÄis input-output transfer function is of the general form of Equation (1.56):
vo D A1vi1 C A2vi2:
¬π‚ÅµCMRR is dependent on external circuitry as well as the fundamental properties of an OpAmp. ÓÄÄe condition under which
the A741 measurements is made is: the output resistance of the source (and any series resistance between the source and the
OpAmp) must be less than 10 k.

30
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
where
A2 D
RD
RC C RD
RB
RA
C 1

and
A1 D  RB
RA
:
ÓÄÄe common-mode and diÔ¨Äerential-mode gains can now be evaluated using the correct gain
expression and Equations (1.59).
A2 D
5:085
2:215 C 5:085
5:145
2:195 C 1

D 2:329
and
A1 D  5:145
2:195 D  2:344
therefore
ADM D 2:337
and
ACM D  0:01464
ÓÄÄe CMRR is then obtained using Equation (1.55):
CMRR D 20 log10
ÀáÀáÀáÀá
ADM
ACM
ÀáÀáÀáÀá D 20 log j 159:6j D 44:06 dB:
ÓÄÄe ratio of diÔ¨Äerential-mode gain to common-mode gain is about 160: this is only a moderately
good diÔ¨Äerential ampliÔ¨Åer. A good circuit designer would notice that the resistors in this example
were paired in the worst possible manner. If the physical resistors used for RA and RC were
exchanged, the resistor ratios in each gain path would be more nearly exact: 0:4305  0:4317.
Continuing with the gain calculations for this new conÔ¨Åguration leads to:
A2 D
5:085
2:195 C 5:085
5:145
2:215 C 1

D 2:321
and
A1 D  5:145
2:215 D  2:323
with
ADM D 2:322
and
ACM D   0:00186
which results in a CMRR of:
CMRR D 20 log10
ÀáÀáÀáÀá
ADM
ACM
ÀáÀáÀáÀá D 20 log j 1248:0j D 61:92 dB
Rearranging the resistors has brought an improvement in the CMRR of almost 18 dB:
the ratio of gains has been improved by a factor of about 7.8. Obviously care must be
taken in the choice and placement of element values to provide the optimum ampliÔ¨Åer.
DiÔ¨Äerential ampliÔ¨Åers are not restricted to circuits with single OpAmps. It is possible to
construct a diÔ¨Äerential ampliÔ¨Åer without any OpAmps, while many diÔ¨Äerential ampliÔ¨Åers have
three or more OpAmps as essential elements. Figure 1.21 shows the basic schematic represen-
tation of an instrumentation ampliÔ¨Åer using two OpAmps. Instrumentation ampliÔ¨Åers are high
performance voltage ampliÔ¨Åers that are primarily used for the initial ampliÔ¨Åcation of signals from
a variety of types of transducers. ÓÄÄey are available packaged as a single item in a DIP package

1.4. DIFFERENTIAL AMPLIFIERS
31
or can be realized with discreet components. Packaged instrumentation ampliÔ¨Åers usually have
greater control on the factors contributing to CMRR and are often the advantageous choice for
the circuit designer.
ÓÄÄe basic topology of this particular instrumentation ampliÔ¨Åer is that of an inverting am-
pliÔ¨Åer connected in series with a summing ampliÔ¨Åer. ÓÄÄe extra resistors at the positive terminals
of each OpAmp, R2 and R0
2, serve no obvious function if the OpAmps are considered to be ideal:
their function is to reduce the eÔ¨Äects of input parameter variations which are non-ideal properties
of OpAmps.¬π‚Å∂ ÓÄÄe inversion of vi1 prior to summation allows for the output of the ampliÔ¨Åer to
be a multiple of the diÔ¨Äerence of the two inputs. ÓÄÄis particular circuit topology also allows, with
appropriate external resistor choices, for large (on the order of 100 V) input voltages.
 C
 
vo
R
R0

C
 vi
R0

R
B
 C
 
R
R
C
 vi
R
Figure 1.21: An instrumentation ampliÔ¨Åer with high input voltage capability.
Analysis of this ampliÔ¨Åer begins, as usual, with the assumption that each OpAmp is near-
ideal: the input are virtually-shorted, the gain is inÔ¨Ånite, the input resistance is inÔ¨Ånite, and the
output resistance is zero. Since no current Ô¨Çows into the inputs of either OpAmp, there is no
voltage drop across the resistors, R2 and R0
2. ÓÄÄe OpAmp positive input terminals are therefore
at ground potential: each OpAmp circuit acts in the same manner as if its positive terminal were
directly connected to ground. ÓÄÄe zero output resistance of the Ô¨Årst OpAmp implies that the
remainder of the circuit does not aÔ¨Äect its output, and the voltage at node a is obtained from the
gain equation for an inverting ampliÔ¨Åer:
va D  R3
R1
vi1:
(1.60)
ÓÄÄe zero output resistance of the Ô¨Årst OpAmp circuit also implies that it acts as a perfect volt-
age source input to the summing ampliÔ¨Åer of the second OpAmp. ÓÄÄe output of the summing
¬π‚Å∂ÓÄÄe eÔ¨Äects of input parameter variations on OpAmp performance is discussed in Section 1.5.

32
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
ampliÔ¨Åer is then given by:
vo D  R5
R4
va   R5
R0
1
vi2I
(1.61)
or, with the results of Equation (1.60),
vo D R5R3
R4R1
vi1   R5
R0
1
vi2:
(1.62)
If proper resistor value choices are made, this instrumentation ampliÔ¨Åer becomes a true diÔ¨Äerential
ampliÔ¨Åer. ÓÄÄe necessary restriction on the resistor values to create a diÔ¨Äerential ampliÔ¨Åer is:
R1R4
R3
D R0
1:
(1.63)
Additional decisions are made for good design.¬π‚Å∑ It is often important to load the input sources
equally, the input resistance at each input to the instrumentation ampliÔ¨Åer is therefore set to the
same value: R0
1 D R1. ÓÄÄe restriction of Equation (1.63) then requires that R4 D R3. With these
restrictions, the Ô¨Ånal idealized output relationship for this instrumentation ampliÔ¨Åer is:
vo D R5
R1
.vi1   vi2/ ;
(1.64)
which is of the general form for a diÔ¨Äerential ampliÔ¨Åer.
Example 1.7
Determine the common-mode and diÔ¨Äerential-mode gains and the common-mode rejection ratio
for the instrumentation ampliÔ¨Åer of Figure 1.21 with resistor values:
R1 D 50:15 k
R0
1 D 49:80 k
R3 D 10:05 k
R2 D 8:215 k
R0
2 D 8:250 k
R4 D 9:965 k
Solution:
In order to determine CMRR it is necessary to use the results of Equation (1.62) to deter-
mine the gains. ÓÄÄe input-output relationship is given by:
vo D .49:85/ .10:05/
.9:965/ .50:15/vi1   49:85
49:80vi2 D 1:0025vi1   1:0010vi2:
ÓÄÄe diÔ¨Äerential-mode gain and the common-mode gains are calculated using Equation (1.59)
and found to be:
ADM D 1:00175
and
ACM D 0:001493:
¬π‚Å∑Additional design guidelines are discussed in Section 1.5.

1.5. NON-IDEAL CHARACTERISTICS OF OPAMPS
33
CMRR is calculated using Equation (1.55) and is given by:
CMRR D 20 log10
ÀáÀáÀáÀá
ADM
ACM
ÀáÀáÀáÀá D 20 log j671:07j D 56:54 dB:
1.5
NON-IDEAL CHARACTERISTICS OF OPAMPS
In this section the most signiÔ¨Åcant limitations of the non-ideal Operational AmpliÔ¨Åer are dis-
cussed. A fundamental understanding of these non-ideal properties allows the electronics designer
to choose circuit topologies and parameter values so that the performance of real, practical cir-
cuitry closely approximates the ideal case. ÓÄÄe concept of an ideal OpAmp has allowed the use
of simpliÔ¨Åed circuit analysis techniques to determine the performance of OpAmp circuits and
concentration on the design philosophy behind the various OpAmp circuit topologies. ÓÄÄe ideal
OpAmp was deÔ¨Åned with the following properties:
‚Ä¢ InÔ¨Ånite Voltage Gain
‚Ä¢ InÔ¨Ånite Input Resistance
‚Ä¢ Zero Output Resistance
‚Ä¢ Output Independent of Power Source Characteristics
‚Ä¢ Properties Independent of Input Frequency
A number of non-ideal characteristics have been considered brieÔ¨Çy in prior sections of this chap-
ter:
‚Ä¢ Output Saturation
‚Ä¢ Finite Input Resistance
‚Ä¢ Finite Voltage Gain
‚Ä¢ Non-zero Output Resistance
ÓÄÄese characteristics will be further discussed along with the following additional non-ideal char-
acteristics:
‚Ä¢ Input Parameter Variations
‚Ä¢ Output Parameter Limitations
‚Ä¢ Supply and Package Related Parameters

34
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
In addition, the performance of an OpAmp is dependent on the frequency of the input signals.
In many low-frequency applications this frequency dependence is not signiÔ¨Åcant: OpAmps are
commonly used in the audio frequency range and beyond without signiÔ¨Åcant distortion. A dis-
cussion of frequency dependent behavior and its close relative, slew rate, is beyond the scope of
this section: a discussion of the frequency dependence of OpAmp circuit performance can be
found in Section 9.9 (Book 3).
1.5.1
FINITE GAIN, FINITE INPUT RESISTANCE AND NON-ZERO
OUTPUT RESISTANCE
ÓÄÄe properties of Ô¨Ånite gain, Ô¨Ånite input resistance and non-zero output resistance were observed
in previous discussions concerning using an OpAmp to create a unity gain buÔ¨Äer in Section 1.2.
ÓÄÄe eÔ¨Äect of these non-ideal properties was approached through a simple equivalent model of
the OpAmp as shown in Figure 1.7: that approach will be continued here. While the eÔ¨Äects due
to these properties may vary slightly with OpAmp application, a demonstration of their typical
eÔ¨Äects on circuit performance will be illustrated using the basic inverting ampliÔ¨Åer conÔ¨Åguration.
An inverting ampliÔ¨Åer can be constructed using an OpAmp as shown in Figure 1.22. While
the power supply, ÀôVCC, is not shown in this Ô¨Ågure, its presence is assumed.
 C
vo
Rl
Rf
RS
C
 vi
Figure 1.22: A simple inverting ampliÔ¨Åer.
Analysis of this circuit begins with replacing the OpAmp with its simple equivalent circuit as
shown in Figure 1.23. Here the OpAmp model is enclosed within the dashed box with an input
voltage, vC D v2   v1.
Equations expressing KirchhoÔ¨Ä‚Äôs Current Law at the input and output terminals of the OpAmp
are the Ô¨Årst step to obtaining an expression for the voltage gain:
vi   . vC/
RS
C vC
Ri
C vo   . vC/
Rf
D 0
(1.65)

1.5. NON-IDEAL CHARACTERISTICS OF OPAMPS
35
C
 AvC
Ro
vo
Rl
C
 vi
RS
 Ri
C
Rf
vC
Figure 1.23: Inverting ampliÔ¨Åer equivalent circuit.
and
AvC   vo
Ro
  vo
Rl
C . vC/   vo
Rf
D 0:
(1.66)
Solving for vC in Equation (1.66) yields:
vC D vo
Go C Gl C Gf
AGo   Gf

(1.67)
where the subscripted quantities fGxg are conductances corresponding to the resistances with the
same subscript fRxg. For example:
Gf D 1
Rf
and
Go D 1
Ro
:
Equations (1.67) and (1.65) can now be combined to obtain an expression for the voltage gain:
vo
vi
D  GS
Gf C .GoCGlCGf /.GSCGiCGf /
.AGo Gf /
:
(1.68)
ÓÄÄe expression for voltage gain using the ideal OpAmp model in Section 1.3 was:
vo
vi
D  Rf
RS
D  GS
Gf
:
(1.69)
Consideration of the non-ideal characteristics of an OpAmp has added complexity to the gain
function and increases the magnitude of the denominator of the expression: the overall gain is
reduced. Good circuit design practices imply that near-ideal performance is the desired goal. With
appropriate external element choices, the gain function can approach the ideal. A Ô¨Årst obvious
design choice to decrease the size of the additional term in the denominator of Equation (1.68)

36
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
is to make the parallel combination of Rl and Rf large with respect to the output impedance of
the OpAmp, Ro. ÓÄÄis choice of resistors is equivalent to making Go  .Gl C Gf /, which allows
for the simpliÔ¨Åcation of the gain expression to:
vo
vi
  GS
Gf C 1
A
 GS C Gi C Gf
 D  Rf ==
Àö
A 
 RS==Ri==Rf
	
RS
:
(1.70)
If A is large, the parallel combination of Rf and A  .RS==Ri==Rf / will be very close to Rf in
value and the gain of the circuit will be near that of the idealized case.
Example 1.8
Given the following circuit parameters for an inverting ampliÔ¨Åer,
Rf D 47 k
RS D 10 k
Rl D 22 k;
and non-ideal OpAmp parameters:
Ri D 2 M
Ro D 75 
A D 200; 000
Determine the voltage gain of the ampliÔ¨Åer and compare to the ideal gain.
Solution:
ÓÄÄe admittances are Ô¨Årst calculated:
Gf D 21:28 mS
Gi D 0:500 mS
Gl D 45:46 mS
GS D 100:0 mS
Go D 13:33 mS:
Equation (1.68) becomes:
vo
vi
D  100
21:28 C .13:33m C 45:46 C 21:28/ .100 C 0:5 C 21:28/
.200; 000  13:33m   21:28/
D  100
21:28 C 611:96p D  4:699865:
ÓÄÄis result corresponds to a  0:0029% change in value from the ideal case . 4:7/. Obvi-
ously, proper choices lead to near-ideal performance. Equation (1.70) could have also been used
with the given set of circuit parameter values (the resistor values Ô¨Åt the necessary restriction): it
yields similar results . 4:699865/.
ÓÄÄe input resistance of an inverting ampliÔ¨Åer using a non-ideal OpAmp can be obtained
using many of the results from the gain calculations previously derived. In order to simplify the

1.5. NON-IDEAL CHARACTERISTICS OF OPAMPS
37
process, RS is removed from the circuit, as shown in Figure 1.24, and the ÓÄÄ√©venin input resis-
tance of the remaining circuit is calculated: the input resistance of the total ampliÔ¨Åer will be:
Rin D RS C Rth:
(1.71)
C
 AvC
Ro
vo
Rl
C
 Ri
ii
Rf
if
vC
RUI
 !
Figure 1.24: An inverting ampliÔ¨Åer equivalent circuit with RS removed.
Calculation of the ÓÄÄ√©venin input resistance begins with determination of the two currents,
ii and if :
ii D  vC
Ri
(1.72)
and
if D  vC   vo
Rf
:
(1.73)
Equation (1.67) can be combined with Equation (1.73) to eliminate vo:
if D  vC

Gf

1 C
AGo   Gf
G0 C Gl C Gf

:
(1.74)
Which leads to the ÓÄÄ√©venin resistance:
Rth D
 vC
ii C if
D
1
Gi C Gf
n
1 C
AGo Gf
GoCGlCGf
o
(1.75)
and the total input resistance, Rin:
Rin D RS C Rth D RS C
1
Gi C Gf
n
1 C
AGo Gf
GoCGlCGf
o:
(1.76)
ÓÄÄe input resistance has been increased by the quantity Rth. In order to make the non-ideal perfor-
mance mirror the ideal approximations, appropriate external element choices can be made. Once

38
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
again, if the resistors are chosen so that Rl==Rf  Ro, the expression for the input resistance
reduces to:
Rin  RS C
1
Gi C Gf .1 C A/ D RS C

Ri== Rf
1 C A

:
(1.77)
If Equation (1.77) is to be a reasonable approximation to the idealized expressions (Rin D RS), it
is necessary that Rf be limited in magnitude. If Rin is not to vary by more than a few ohms from
the ideal value, a reasonable choice for the maximum value of Rf is:
Rf < 1 C A :
(1.78)
Example 1.9
Given the circuit of Example 1.8, determine the input resistance of the inverting ampliÔ¨Åer and
compare to the ideal case.
Solution:
Equation (1.76) yields:
Rin D 10 k C 0:2362 :
ÓÄÄe appropriate choices for external resistor values have been made for Equation (1.77) to be
valid. It yields a value for the input resistance of:
Rin D 10 k C 0:2350 :
ÓÄÄe results are deviations of less than 0.0024% from the ideal value of 10 k.
Calculation of the output resistance of an inverting ampliÔ¨Åer using a non-ideal OpAmp
is accomplished using ÓÄÄ√©venin techniques. ÓÄÄe input source is set to zero, the load is removed
(output resistance calculations rarely include the load), and the output is driven by a voltage source
as shown in Figure 1.25. ÓÄÄe ratio of the driving voltage, vt, to the driving current, it, gives the
output resistance, Rout.
C
 AvC
Ro
io
it
C
 vt
RS
 Ri
C
Rf
if
vC
RPVU
  Figure 1.25: Inverting ampliÔ¨Åer adjustments for Rout calculations.

1.5. NON-IDEAL CHARACTERISTICS OF OPAMPS
39
ÓÄÄe driving current is the sum of the currents through Rf and Ro:
it D io C if :
(1.79)
ÓÄÄe current through Rf is given by:
if D
vt
Rf C R0 ;
(1.80)
where
R0 D RS==Ri:
ÓÄÄe current through Ro is given by:
io D vt   AvC
Ro
;
(1.81)
where vC can be obtained through a simple voltage division:
vC D  R0
R0 C Rf
vt:
(1.82)
Combining (1.81) and (1.82) with (1.80) and (1.78) gives the total driven current:
it D Ro C Rf C .1 C A/ R0
Ro
 Rf C R0
vt
(1.83)
and Ô¨Ånally the output resistance:
Rout D vt
it
D
Ro
 Rf C R0
Ro C Rf C .1 C A/ R0 D
Ro
 Rf C RS==Ri

Ro C Rf C .1 C A/ .RS==Ri/:
(1.84)
Reasonable assumptions (such as have been previously described) on the choice of external resistor
values lead to an approximation of the output resistance expression:
Rout  Ro
 Rf C RS

.1 C A/ RS
:
(1.85)
Example 1.10
Given the circuit of Example 1.8, determine the output resistance of the inverting ampliÔ¨Åer and
compare to the ideal case.
Solution:
Equation (1.84) yields:
Rout D 0:00215 :

40
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
ÓÄÄe external resistor simpliÔ¨Åcation parameters the use of Equation (1.85) have been met, there-
fore,
Rout  0:00214 :
ÓÄÄe idealized value of Rout D 0 seems justiÔ¨Åed for practical circuitry given appropriate choices of
external components.
It has been shown that Ô¨Ånite input impedance, Ô¨Ånite gain, and non-zero output resistance
do have an eÔ¨Äect on the performance of an inverting ampliÔ¨Åer. Still, it is possible to have near-
ideal performance if appropriate choices on the external circuitry are imposed. A reasonable set
of restrictions on the external components has been shown to be:
‚Ä¢ R==Rf  Ro
‚Ä¢ Rf < .1 C A/ 
If resistances connected to the inputs and output of an OpAmp circuit obey these general
restrictions, the OpAmp circuit performance will be near-ideal. Any non-ideal variations can be
detected with a computer simulation: good circuit design practice always includes simulation.
1.5.2
INPUT PARAMETER VARIATIONS
When an ideal OpAmp has zero output, one expects that the input will have the following prop-
erties:
‚Ä¢ the voltage diÔ¨Äerence at the input will be zero, and
‚Ä¢ each input current will be zero.
Real OpAmps have input voltage diÔ¨Äerences and currents that vary from the ideal. ÓÄÄese diÔ¨Äer-
ences are described by the quantities Input OÔ¨Äset Voltage, Input Bias Current, and Input OÔ¨Äset
Current.
Input OÔ¨Äset Voltage
ÓÄÄe input oÔ¨Äset voltage, VOS, is deÔ¨Åned as the diÔ¨Äerence in voltage between the OpAmp input
terminals when the output voltage is zero.¬π‚Å∏ ÓÄÄis voltage diÔ¨Äerence is due to slightly diÔ¨Äerent
properties of the input circuitry at each of the input terminals.
For typical OpAmps the oÔ¨Äset voltage is a few millivolts or less, and can often be nulled
with an external three-terminal potentiometer connected between the oÔ¨Äset null terminals of the
OpAmp with the middle terminal of the potentiometer connected either to ground or one of
the supply voltage terminals (the connections vary with OpAmp type and manufacturer). If the
¬π‚Å∏An alternate (but entirely equivalent) deÔ¨Ånition is: VOS is the diÔ¨Äerential input voltage which must be applied to drive the
output voltage to zero.

1.5. NON-IDEAL CHARACTERISTICS OF OPAMPS
41
oÔ¨Äset voltage is not nulled, it appears as an additional input voltage in series with the true inputs
to the OpAmp (See Figure 1.26). ÓÄÄe input oÔ¨Äset voltage is also a function of temperature: the
nulling circuitry may need to be adjusted as OpAmp temperature varies. ÓÄÄe oÔ¨Äset voltage and
its variation with temperature place a lower limit on the magnitude of DC voltages that can act
as inputs to an OpAmp without erroneous circuit operation.
C
 Ro
Ri
C
 AvC
C
 V04
I04

ICJBT
ICJBT
vC
Figure 1.26: Equivalent circuit for an OpAmp including input oÔ¨Äset voltage and current, input bias
current, Ô¨Ånite input and non-zero output resistance, and Ô¨Ånite voltage gain.
Input Bias and OÔ¨Äset Current
ÓÄÄe input circuitry of an OpAmp also draws a small amount of current: this non-zero input current
is in variation to the ideal OpAmp assumptions. Input bias current is deÔ¨Åned as the average of
the two input currents when the output of the OpAmp is zero volts:
Ibias D Iin1 C Iin2
2
:
(1.86)
ÓÄÄe magnitudes of the input bias current of an OpAmp lies in the range of a few picoamperes to
tens of nanoamperes depending on the type of input circuitry. Bipolar Junction Transistor input
stages tend to have larger bias currents while Field EÔ¨Äect Transistor input stages have smaller bias
currents. In many applications the eÔ¨Äect of a balanced bias current (both input currents equal)
can be eliminated through the use of external circuit elements. Slightly diÔ¨Äerent properties of the
input circuitry at each of the input terminals, particularly due to random manufacturing variations,
create a more serious problem. Input oÔ¨Äset current is deÔ¨Åned as the diÔ¨Äerence between the input

42
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
currents:
IOS D Iin1   Iin2:
(1.87)
Typical variation of input circuitry bias current is approximately 5% of the mean value. ÓÄÄis means
that the mismatch in the two currents is random (among OpAmps) and cannot be compensated
by a Ô¨Åxed external resistor.
An equivalent circuit diagram of an OpAmp including input oÔ¨Äset voltage and current,
input bias current, Ô¨Ånite input and non-zero output resistance, and Ô¨Ånite voltage gain is shown in
Figure 1.26. ÓÄÄe eÔ¨Äects of Ô¨Ånite input and non-zero output resistance and Ô¨Ånite voltage gain have
been discussed at length: the eÔ¨Äects of Input bias current, input oÔ¨Äset current, and input oÔ¨Äset
voltage can be analyzed in a similar fashion. It should be noted that manufacturer speciÔ¨Åcations
on these parameters denote the maximum magnitude of the parameter‚Äîthe parameter can be
either positive or negative for a particular OpAmp.
1.5.3
OUTPUT PARAMETER LIMITATIONS
ÓÄÄe maximum output voltage swing was described in Section 1.2 as ‚Äúslightly shy of ÀôVCC due to
device characteristics within the OpAmp.‚Äù Manufacturers guarantee the minimum value of this
parameter using a graph of output voltage swing as a function of supply voltage for a speciÔ¨Åed
load resistance (often 2 k or 10 k/. Variation in the load resistance will also alter the maximum
output voltage swing: manufacturers often provide a graph of this variation as well.
ÓÄÄe maximum output current is often speciÔ¨Åed through a graph. For protection purposes,
many OpAmps have a current-limiting circuit in the output stage that will limit the maximum
output current to a speciÔ¨Åed value. A A741 OpAmp (which has a current-limiting output stage)
can source, or sink, approximately 25 mA.
1.5.4
PACKAGE AND SUPPLY RELATED PARAMETERS
ÓÄÄere are several other limitations on the operation of OpAmps that relate to the manufacturer‚Äôs
package and the power supply to which the OpAmp is connected. ÓÄÄe limitations can be found
in OpAmp data sheets. ÓÄÄe primary limitations are:
‚Ä¢ Power Dissipation
‚Ä¢ Operating Temperature Range
‚Ä¢ Supply Voltage Range
‚Ä¢ Supply Current
‚Ä¢ Power Supply Rejection Ratio
All OpAmps have a limitation on the maximum amount of power that can be dissipated safely
on a continuous basis. Power dissipation is package dependent with ceramic packages having the

1.6. CONCLUDING REMARKS
43
highest rating. Metal and plastic packages have lower ratings with plastic the lowest. Typical
values are in the 100‚Äì500 mW range.
OpAmps are guaranteed to operate within speciÔ¨Åcations provided the temperature of the
package is within the operating temperature range speciÔ¨Åcation. Commercial grade devices have
a temperature range of 0ƒ±C to C70ƒ± C, the range for industrial grade devices is  25ƒ±C to C85ƒ±C,
and military grade devices operate from  55ƒ±C to C125ƒ±C.
ÓÄÄe supply voltages VCC have maximum and minimum values for proper operation of the
OpAmp. Typical maxima are in the range of Àô18 V to Àô22 V, but specialized units may operate at
much higher levels. Minima are typically about Àô5 V but may range as low as Àô2 V. As has been
mentioned before, the output voltage swing must lie within the rails set by the supply voltage.
Specialized OpAmps can operate with a one-sided supply: typically the negative power supply
terminal is grounded and the other power supply terminal is connected to CVCC.
ÓÄÄe supply current is deÔ¨Åned as the current that an OpAmp draws from the power supply
when the OpAmp output is zero. ÓÄÄis is a particularly important parameter in battery-operated
applications.
Variations in the supply voltage, ÀôVCC, can feed through to the output‚Äîtypically through
oÔ¨Äset voltage variation. ÓÄÄe ratio of the change in oÔ¨Äset voltage to the change in power supply
voltage is deÔ¨Åned as the power-supply rejection ratio (PSRR):
PSRR D ¬ÅVOS
¬ÅVCC
PSRR can be expressed in V/V or in decibels, where
PSRRjdB D 20 log ¬ÅVOS
¬ÅVCC
:
If OpAmps are used with a high-performance voltage regulator, the error due to PSRR can
essentially be eliminated in OpAmp applications.
While the list of non-ideal OpAmp properties may seem large, each property contributes
but a small error that, with careful choices of circuit topology and circuit element value, can be
nearly eliminated. ÓÄÄere is insuÔ¨Écient space in a text of this nature to investigate all eÔ¨Äects in all
possible circuits. While the demonstrations have been kept to a minimum, it is hoped that the
reader has developed a ‚Äúfeel‚Äù for the most important eÔ¨Äects and a sense of how to compensate for
them. ÓÄÄe good circuit Designer should keep all of these second-order eÔ¨Äects in mind and act
appropriately.
1.6
CONCLUDING REMARKS
ÓÄÄe Operational AmpliÔ¨Åer has been described in this chapter as a highly useful device with near-
ideal terminal characteristics, summarized in Table 1.2. Many of common OpAmp applications
can be described using only these characteristics and simple circuit analysis techniques.

44
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
Table 1.2: Idealized OpAmp characteristics
1SPQFSUZ
*EFBM 0Q"NQ 7BMVF
(BJO A
1
*OQVU 3FTJTUBODF Ri
1
0VUQVU 3FTJTUBODF Ro

*OQVU 7PMUBHF %J
FSFODF v   v
 	WJSUVBM TIPSU
*OQVU $VSSFOU i PS i
 	WJSUVBM TIPSU
0VUQVU 7PMUBHF -JNJUT
jvoj  V$$
In well-designed OpAmp applications, the properties of the application depend most
strongly on the circuit elements external to the OpAmp rather than on the OpAmp itself. In
order to preserve this primary dependence on the external circuit elements, certain design restric-
tions have been presented. In general, these restrictions relate to the resistance values connected
to the terminals of the OpAmp:
‚Ä¢ Resistors connected to the output should be large with respect to the output impedance,
and
‚Ä¢ resistors connected to the input should be less than .1 C A/  .
Additional design restrictions concerning frequency response will be discussed in 9 (Book 3).
While a variety of linear applications have been examined in this chapter, the possibilities
for circuitry using OpAmps extend far beyond what has been shown here. Additional OpAmp
linear applications and many non-linear applications will be examined in later chapters. Later
chapters will also investigate components used in the internal design of several OpAmp types
and will shed light on non-ideal characteristics and the limitations these characteristics impose
on OpAmp usage.
SUMMARY DESIGN EXAMPLE
In order to investigate the low-frequency volt-ampere (V-I) relationship of a two-terminal elec-
tronic device, it is often desirable to display the V-I relationship on the screen of an oscilloscope.
A typical experimental circuit diagram for such a display is shown below: it consists of the series
connection of a low-frequency function generator, a resistor, and the device under test (DUT).
A
R
I
B
'VODUJPO
(FOFSBUPS
%FWJDF
6OEFS 5FTU
C
 
1.6. CONCLUDING REMARKS
45
ÓÄÄe voltage across the DUT is given by VB and will serve as one of the inputs to the oscilloscope.
ÓÄÄe other input to the oscilloscope is the loop current. ÓÄÄe most economical method for measuring
this current is given by (current probes are quite expensive):
I D
VAB
R :
ÓÄÄe location of the ground node in this circuit presents a problem. Safety regulations require
that one terminal of the output of most function generators be at ground potential: similarly, one
terminal of the input to most oscilloscopes is at ground potential. ÓÄÄese ground connections do
not pose a problem in measuring the voltage, VB, but measuring the voltage, VAB, is diÔ¨Écult. ÓÄÄe
diÔ¨Äerential input mode to most oscilloscopes can solve this diÔ¨Éculty in measurement, but this
mode cannot usually be invoked simultaneously with the required x-y display mode.
ÓÄÄe obvious solution to the measurement problem is an external diÔ¨Äerential ampliÔ¨Åer with
inputs at nodes A and B and an output to one of the oscilloscope channels. Design such a diÔ¨Äer-
ential ampliÔ¨Åer.
Solution:
A list of speciÔ¨Åcations is necessary for good design. ÓÄÄe connection of the diÔ¨Äerential am-
pliÔ¨Åer across the resistor, R, must not signiÔ¨Åcantly disturb the measurements: It should have very
high input resistance: Rin > 1 M matches the input resistance of most oscilloscopes. Similarly,
the output of the diÔ¨Äerential ampliÔ¨Åer should have low output resistance so that an accurate mea-
surement can be made, Rout < 100  is adequate. ÓÄÄe ampliÔ¨Åer diÔ¨Äerential gain should be either
unity or ten (10) so that a mix of oscilloscope probes can be utilized. CMRR should be high.
If a low-frequency function generator is used, OpAmps can be used for the realization of
the diÔ¨Äerential ampliÔ¨Åer. ÓÄÄe diÔ¨Äerential ampliÔ¨Åer of Figure 1.20 can easily be designed to meet
all the speciÔ¨Åcations except input resistance. If the resistors are chosen to be suÔ¨Éciently large to
meet input resistance requirements, the ideal OpAmp approximations will fail. ÓÄÄerefore, it is
necessary connect unity-gain buÔ¨Äers in series with each input. ÓÄÄe circuit topology (next page) is
therefore chosen.
ÓÄÄe input and output resistance of this circuit automatically meets speciÔ¨Åcations using all
common, commercial OpAmps. ÓÄÄe requirement for two distinct values of the diÔ¨Äerential gain
is accomplished with a double-pole, single-throw switch. When both indicated switches (each
is a pole of the actual switch) are open, the diÔ¨Äerential gain is unity: when both are closed the
diÔ¨Äerential gain is ten. After these topological design decisions, all that remains in the design is
the choice of resistor values.
For unity magnitude gain in the vB path, RA D RB (Equation 1.42). For a gain magnitude
of ten in that path,
RA==Ra D 0:1RB D 0:1RA
)
RA D 9Ra:

46
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
 C
vB
RA
Ra
 C
RB
vo
Rc
RC
 C
vA
RD
Assuming the above results, unity magnitude gain in the vA path implies RC D RD (Equa-
tion 1.43). Similarly, a gain magnitude of ten in that path implies,
RC==Rc D 0:1RD D 0:1RC
)
RC D 9Rc
While many choices will fulÔ¨Åll these ratios with adequate accuracy, one reasonable choice is:
RA D RB D RC D RD D 90:9 k
Ra D Rc D 10:1 k:
Both these resistor values are available as 0.5% resistors. Resistors with such small tolerances will
ensure high CMRR.
1.7
PROBLEMS
1.1.
A sinusoidal input is applied to the input of a linear ampliÔ¨Åer. ÓÄÄe input and the output
voltage signals are displayed on the screen of an oscilloscope as in the Ô¨Ågure. ÓÄÄe oscil-
loscope vertical scale is set at 2 V/div. and the horizontal scale is set at 1 ms./div. It is
known that the gain of the ampliÔ¨Åer is greater than unity. Find the following:
a) ÓÄÄe frequency of the signals.
b) ÓÄÄe gain of the ampliÔ¨Åer.
c) ÓÄÄe delay time.
d) ÓÄÄe phase shift.
e) A mathematical expression for the input and output voltages.

1.7. PROBLEMS
47
1.2.
A sinusoidal input is applied to the input of a linear ampliÔ¨Åer. ÓÄÄe input and the output
voltage signals are displayed on the screen of an oscilloscope in its x-y display mode as
shown. ÓÄÄe input signal is displayed on the horizontal axis and the output on the vertical
scale. Both input ampliÔ¨Åers for the oscilloscope are adjusted so that the scales are 1 V/div.
It is known that the output signal lags the input signal by a phase angle between 0ƒ± and
90ƒ±. Determine:
a) ÓÄÄe gain of the ampliÔ¨Åer.
b) ÓÄÄe phase shift.
1.3.
In order to measure the output resistance of an ampliÔ¨Åer, an engineer connects a variable
resistor to the ampliÔ¨Åer output. ÓÄÄe engineer then carefully measures the peak-to-peak
output voltage for several settings of the variable resistor. ÓÄÄe following experimental data
results:
.FBTVSFNFOU
3FTJTUPS 7BMVF
0VUQVU 7PMUBHF
/VNCFS
R 	√ä
vQQ 	7


:


:


:


:


:

48
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
Determine the output resistance of the ampliÔ¨Åer.
1.4.
In order to measure the input resistance of a linear ampliÔ¨Åer, a voltage source is connected
in series with a 1 k resistor and the input terminal of the ampliÔ¨Åer. ÓÄÄe voltage at each
end of the resistor is displayed on an oscilloscope as shown with the vertical scales set at
1 V/div. ÓÄÄe signals have zero voltage oÔ¨Äset. What is the input resistance of the ampliÔ¨Åer?
1.5.
In order to measure the input resistance and voltage gain of a linear ampliÔ¨Åer, a voltage
source is connected in series with a true RMS ammeter and the input terminal of the
ampliÔ¨Åer. ÓÄÄe input and output signals are displayed on an oscilloscope. Peak-to-peak
readings of the input and output voltages are found to be 1:8 Vp p and 6:7 Vp p, respec-
tively. Each has zero voltage oÔ¨Äset. ÓÄÄe ammeter reads 1 mA RMS. Determine the input
resistance and voltage gain of the ampliÔ¨Åer.
1.6.
ÓÄÄe design speciÔ¨Åcations for a simple inverting ampliÔ¨Åer require an input resistance of
10 k and a voltage gain, A D  6:2.
a) Prepare a design using an ideal OpAmp.
b) If a real OpAmp with the properties:
‚Ä¢ Ri D 2 M
‚Ä¢ A D 200 k
‚Ä¢ Ro D 75 
is used, what error in the gain and input resistance will result due to the non-ideal
properties of the OpAmp?
1.7.
ÓÄÄe design speciÔ¨Åcations for a simple inverting ampliÔ¨Åer require an input resistance of
10 k and a voltage gain, A D  6:2.
a) Prepare a design using an ideal OpAmp.

1.7. PROBLEMS
49
b) What is the maximum error in the gain and input resistance that will result due to
resistor variation if:
‚Ä¢ 5% resistors are used?
‚Ä¢ 1% resistors are used?
1.8.
An ideal OpAmp can be modeled using the SPICE statement:
Eopamp
101
0
103
102
10MEG
where the nodes are related to the OpAmp shown.
Explain why this one statement can be used as a very simple model an OpAmp. Draw
appropriate circuit diagrams.
 C



1.9.
Design a non-inverting ampliÔ¨Åer with a voltage gain of approximately 12 with an in-
put resistance of 12 k. Use SPICE to conÔ¨Årm the result using a simple model of the
OpAmp.
1.10. For the circuit shown determine the voltage gain vo=vi and the input resistance Rin.
 C
: L√ä
vo
: L√ä
: L√ä
vi
RJO
1.11. Determine the current through the load resistor, RL, as a function of the input voltage,
vi, for the given circuit.

50
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
 C
: L√ä
: L√ä
: L√ä
vi
: L√ä
RL
1.12. Design an operational ampliÔ¨Åer circuit to meet the following speciÔ¨Åcations:
‚Ä¢ vo D 3:0 v2   5:0 v1
‚Ä¢ Ri1 D 15 k (the input resistance seen by source v1)
‚Ä¢ Ri2 D 25 k (the input resistance seen by source v2)
1.13. In an attempt to create a non-inverting, summing ampliÔ¨Åer the circuit topology shown
is chosen. Complete the design so that the output voltage is given by:
vo D 5vi1 C 3vi2
 C
vo
vi
vi
1.14. What is the expression of the output voltage for the circuit shown for
vi1 D cos .!ot/
and
vi2 D 1:5 cos
 !ot C 30ƒ±
‚Äπ
Use SPICE to verify the result.

1.7. PROBLEMS
51
 C
C 7
  7
vo
R
 L√ä
vi
R
 L√ä
R
: L√ä
vi
R
 L√ä
1.15. For the circuit shown, what are the range of values of a and b for the output to remain
in the linear region of operation when
vi1 D a cos .!ot/
and
vi2 D b cos
 !ot C 45ƒ±
;
for a D 0:3b?
Use SPICE to conÔ¨Årm the result.
 C
C 7
  7
vo
R
 L√ä
vi
R
 L√ä
R
: L√ä
vi
R
 L√ä
1.16. In applications where the output of an ampliÔ¨Åer is no longer ground referenced (as in
a D‚ÄôArsonval meter), an ampliÔ¨Åer like that shown below may be used. Determine the

52
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
current gain, Ai D ii
io . Assume ideal OpAmp characteristics. Use SPICE to conÔ¨Årm the
result.
 C
CV$$
 V$$
R
R
Rm
io
ii
1.17. Determine the voltage gain and output resistance of the ampliÔ¨Åer shown. Use a simpliÔ¨Åed
equivalent model of an OpAmp for the analysis. Use SPICE to conÔ¨Årm the result.
 C
C 7
  7
R
 L√ä
vi
R
 L√ä
R
 √ä
vo
R
 L√ä
Ro
1.18. A voltage, vi, to current, io, converter circuit is shown. Compete the design of the circuit
by determining R4   R1 so that
io D vi mA:
Let 2R1 D 2R2 D R3 C R4 D 1020 .

1.7. PROBLEMS
53
 C
C 7
  7
vo
R
R
R
io
R
vi
1.19. For the ampliÔ¨Åer shown, conÔ¨Årm that vo is half of vi. Find the output resistance, Ro. Use
SPICE to conÔ¨Årm the result.
 C
C 7
  7
R
 L√ä
vi
R
 L√ä
R
 L√ä
R
 L√ä
vo
R
 L√ä
Ro
1.20. Design an OpAmp circuit to implement the following equation:
vo D v1   5:1 v2:
1.21. A diÔ¨Äerence ampliÔ¨Åer with a gain of 10 is to be designed.
a) Prepare a design that will not have a saturated output with input voltages of  0:5 V
and C0:2 V.

54
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
b) What is the error in gain for a real OpAmp with the following speciÔ¨Åcations?
Ri D 2 M
A D 200; 000
Ro D 75 
1.22. A diÔ¨Äerential ampliÔ¨Åer has a diÔ¨Äerential-mode gain of 92 dB and a CMRR of 80 dB. Find
the magnitude of the diÔ¨Äerential-mode output vo.DM/ and the common-mode output
vo.CM/ if:
a) v1 D 1:6 V and v2 D 2 V
b) v1 D  1:6 V and v2 D 2 V
1.23. Design an OpAmp diÔ¨Äerential ampliÔ¨Åer with:
a) A gain of 67 and a minimum input resistance of 22 k for each input.
b) For an OpAmp with CMRR D 67 dB with a maximum common-mode input signal
of 0:08 V, Ô¨Ånd the diÔ¨Äerential input signal for which the diÔ¨Äerential-mode output
is greater than 90 times the common-mode output.
1.24. A diÔ¨Äerential ampliÔ¨Åer is constructed with an ideal OpAmp and resistors of nominal
values 1:0 k and 4:7 k (i.e., RA  RC  1:0 k and RB  RD  4:7 k).
a) What is the worst case common-mode gain using resistors with 5% tolerance?
b) What is the CMRR for that case?
c) Repeat parts a) and b) for 0.5% tolerance resistors.
 C
vo
v
RB
RD
v
RC
vi
RA
vi
1.25. A diÔ¨Äerential ampliÔ¨Åer shown has a diÔ¨Äerential-mode gain, ADM D 5000, and a CMRR
of 56 dB. Let vo D vo.CM/ C vo.DM/ D 1:2 V. Construct a graph of v2 vs. v1 showing the
locus of all possible inputs that provide this output. Compare signiÔ¨Åcant graph points to
resistor ratios. Assume that v2  v1 and the outputs add, and maintain jv2j  5 V.

1.7. PROBLEMS
55
 C
vo
v
RB
RD
v
RC
vi
RA
vi
1.26. For the diÔ¨Äerential ampliÔ¨Åer shown, the common-mode and diÔ¨Äerential-mode inputs are
vCM D 150 mV and vDM D 25 mV, respectively. Let ADM D 10 k and ACM D 3. Assume
that vo.DM/ and vo.CM/ add. Find
a) CMRR in dB,
b) vi1,
c) vi2,
d) vo.DM/,
e) vo.CM/, and
f) vo.
 C
vo
v
RB
RD
v
RC
vi
RA
vi
1.27. Determine the output voltage, vo, as a function of the input voltage, vi, for the given
circuit. (Hint at answer: this is an integrator of some sort.)

56
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
 C
vo
R
R
R
R
vi
C
1.28. Assuming that the OpAmp is ideal and the capacitor is uncharged, Ô¨Ånd:
a) vo.t/ for t > 0,
b) ÓÄÄe time for the output voltage, vo.t/ to reach 3 V.
c) Use SPICE to conÔ¨Årm the result.
 C
C 7
  7
vo
R
 L√ä
C 7
R
 L√ä
C
 ¬ò'
R
 √ä
t D 
1.29. For the circuit below, graph the output signal for the square wave input signal as shown.
Show amplitude and time scales. Simulate the circuit using SPICE.

1.7. PROBLEMS
57
 C
C 7
  7
vo
R
 L√ä
 7
R
 L√ä
C
: ¬ò'
R
 L√ä
vi
t
vi
y
 NT
1.30. Given the attached circuit constructed with ideal OpAmps.
a) Determine the output voltage as a function of the input voltage in the given circuit.
b) At what input voltages will the output saturate?
 C
C 7
  7
: L√ä
C
 vi
: L√ä
 C
C 7
  7
: L√ä
 √ä
 √ä
vo
1.31. Determine the output voltage, vo, as a function of the two input voltages, vi1 and vi2,
for the given circuit.

58
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
 C
vo
 L√ä
 L√ä
vi
 L√ä
 L√ä
 C
: ¬ò'
 L√ä
vi
1.32. Design an inverting ampliÔ¨Åer with voltage gain   5:1 and an input resistance  10 k
using a A741 OpAmp. ÓÄÄe A741 has the following typical performance parameters:
Input resistance ‚Äì
2 M
Voltage gain ‚Äì
200 kV=V
Output resistance ‚Äì
75 
Determine the variation from the ideal design goals due to the non-ideal properties of
the A741 OpAmp.
1.33. Design an inverting ampliÔ¨Åer with voltage gain   5:6 and an input resistance 10 k
using an OP27 OpAmp. ÓÄÄe OP27 has the following typical performance parameters:
Input resistance ‚Äì
2 G
Voltage gain ‚Äì
1.5 MV/V
Output resistance ‚Äì
70 
Determine the variation from the ideal design goals due to the non-ideal properties of
the OP27 OpAmp.
1.34. Find an expression for the input resistance of the non-inverting ampliÔ¨Åer shown in Fig-
ure 1.15 if a non-ideal OpAmp is used. What conditions must be met for the input
resistance to be approximated by the ideal?
1.35. Find an expression for the output resistance of the non-inverting ampliÔ¨Åer shown in
Figure 1.15 if a non-ideal OpAmp is used. What conditions must be met for the output
resistance to be approximated by the ideal?
1.36. In high-gain applications, it is useful to replace the unity gain buÔ¨Äers of the circuit de-
scribed in the Summary Design Example with an alternate input buÔ¨Äer. In the circuit
shown, the new input buÔ¨Äer increases the diÔ¨Äerential-mode gain without altering the

1.7. PROBLEMS
59
common-mode gain: an improvement in the CMRR of the total circuit results. Deter-
mine expressions for the common-mode and diÔ¨Äerential-mode gain of the new input
buÔ¨Äer stage.
Note: in applications where there are two outputs, the gain quantities are deÔ¨Åned as
follows:
ADM D
fva   vbg
fvA   vBg ;
ACM D
1=2 fva C vbg
1=2 fvA C vBg
 C
vo
RB
RD
RC
RA
va
 C
vA
vb
 C
vB
*OQVU
#V
FS
R
R
R
1.37. For the circuit shown in the above problem, the CMRR of the input buÔ¨Äer is 20 dB while
the CMRR of the diÔ¨Äerential ampliÔ¨Åer is 54 dB. What is the CMRR of the total ampli-
Ô¨Åer (consisting of the buÔ¨Äer in series with the diÔ¨Äerential ampliÔ¨Åer). Present theoretical
validation of the results.
1.38. ÓÄÄe circuit shown is a variable-gain diÔ¨Äerence ampliÔ¨Åer. Determine an expression for the
gain as a function of the Ô¨Åxed resistors and the variable resistor, RV .

60
1. OPERATIONAL AMPLIFIERS AND APPLICATIONS
 C
vo
RB
RB
RA
vi
RB
RB
RA
vi
RV
1.39. ÓÄÄe circuit shown is a variable-gain diÔ¨Äerence ampliÔ¨Åer. Determine an expression for the
gain as a function of the Ô¨Åxed resistors and the variable resistor, RV .
 C
vi
R
R
R
RV
 C
vi
R
vo
1.40. For the ampliÔ¨Åer shown below, determine the values of the load resistor, RL, that will
lead to gain that deviates from the ideal value by  0:01%. Assume the OpAmp has the
following properties:
Av D 500; 000
Ri D 1 M
Ro D 75 

1.8. REFERENCES
61
 C
C 7
  7
R
 L√ä
vi
R
 L√ä
vo
RL
R
 L√ä
1.8
REFERENCES
[1] Ghausi, M. S., Electronic Devices and Circuits: Discrete and Integrated, Holt, Rinehart and
Winston, New York, 1985.
[2] Gray, P. R., and Meyer, R. G., Analysis and Design of Analog Integrated Circuits, 2nd. Ed.,
John Wiley & Sons, Inc., New York, 1984.
[3] Millman, J., Microelectronics, Digital and Analog Circuits and Systems, McGraw-Hill Book
Company, New York, 1979.
[4] Nilsson, J. W., Electric Circuits, 3rd. Ed., Addison-Wesley Publishing Co., Reading, 1989.
[5] Soclof, S., Analog Integrated Circuits, Prentice-Hall, Inc., Englewood CliÔ¨Äs, 1985.
[6] Wojslaw, C. F., and Moustakas, E. A., Operational AmpliÔ¨Åers, John Wiley & Sons, Inc.,
New York, 1986.


63
C H A P T E R
2
Diode Characteristics and
Circuits
Simple electronic circuit elements can be divided into two fundamental groups by their terminal
characteristics:
‚Ä¢ Linear devices ‚Äì devices that can be described by linear algebraic equations or linear diÔ¨Äer-
ential equations;
‚Ä¢ Non-linear devices ‚Äì those devices that are described by non-linear equations.
Resistors, capacitors, and inductors are examples of passive circuit elements that are basically lin-
ear.¬π Operational ampliÔ¨Åers, when functioning within certain operational constraints (as described
in Chapter 1), are linear, active devices.
ÓÄÄe diode is the most basic of the non-linear electronic circuit elements. It is a simple
two-terminal device whose name is derived from the vacuum tube technology device with sim-
ilar characteristics: a tube with two electrodes (di - two; ode - path), the anode and the cathode.
Vacuum tube devices have largely been superseded in electronic applications by semiconductor
junction diodes. ÓÄÄis chapter will restrict its discussion to semiconductor diodes, diode charac-
teristics, and simple electronic diode applications.
2.1
BASIC FUNCTIONAL REQUIREMENTS OF AN IDEAL
DIODE
ÓÄÄere are many applications in electronic circuitry for a one-way device: that is, a device that pro-
vides zero resistance to current Ô¨Çowing in one direction, but inÔ¨Ånite resistance to current Ô¨Çowing
the opposite direction. Protection against misapplied currents or voltages, converting alternating
current (AC) into direct current (DC), demodulating Amplitude Modulated (AM) radio signals,
and limiting voltages to speciÔ¨Åed maxima or minima are but a few of the many possible applica-
tions. While a device with such ideal characteristics may be impossible to manufacture, its study
is still instructive and, in many applications, ideal devices closely approximate real devices and
provide insight into real-device circuit operation.
¬πAll linear electronic devices can become non-linear if input currents or voltages are allowed to become too large. ÓÄÄermal
eÔ¨Äects, dielectric breakdown, magnetic saturation, and other physical phenomena can cause non-linearities in device transfer
characteristics. Still, devices that are categorized as linear have a region of operation, usually speciÔ¨Åed by the manufacturer, in
which the transfer characteristics are extremely linear.

64
2. DIODE CHARACTERISTICS AND CIRCUITS
An ideal diode is a true one-way electronic device. Its volt-ampere (V-I) transfer relation-
ship is shown in Figure 2.1.¬≤ ÓÄÄe two terminals of such a diode retain the names Ô¨Årst used in the
vacuum-tube diode:
A - the anode (Greek, ana up C hodos way)
K - the cathode (Greek, kata down C hodos way).
Analytically the transfer relationship can be described as:
I D 0
for V < 0
V D 0
for I  0
(2.1)
"
I
,
C
V
 7PMUBHF

$VSSFOU
Figure 2.1: ÓÄÄe Volt-ampere transfer relationship for an ideal diode.
It is important to notice that the deÔ¨Ånition of the sign convention of Figure 2.1 is extremely
important. For many devices that are linear (for example, a resistor), reversing the polarity of both
the voltage and current yields the same V-I relationship (Ohm‚Äôs Law) as long as the passive sign
convention¬≥ is followed. Reversing the polarity of the voltage and current (still keeping the passive
sign convention) can yield, in general, a drastically diÔ¨Äerent V-I relationship for a non-linear
devices: thus the sign convention takes special signiÔ¨Åcance.
ÓÄÄe functional relationships of Equation (2.1) are a piece-wise linearization of the V-I
transfer relationship for an ideal diode and lead to two piece-wise linear models that are often
used to replace a diode for analysis purposes:
A ‚Äî‚Äî‚Äî K
I  0
A ‚Äì
‚Äì K
V < 0
ÓÄÄe two linear models are:
¬≤Ideal diodes will symbolically be shown using the symbol in Figure 2.1: the triangle portion of the symbol will be empty. Real
diodes will be shown with a triangle that is Ô¨Ålled as seen in Figure 2.4.
¬≥ÓÄÄe passive sign convention allows consistent equations to be written to characterize electronic devices. In two terminal devices,
it simply states that, when describing the device, positive reference current enters the positive voltage reference node and exits
the negative voltage node.

2.1. BASIC FUNCTIONAL REQUIREMENTS OF AN IDEAL DIODE
65
‚Ä¢ a short circuit when the applied current is positive, and
‚Ä¢ an open circuit when the applied voltage is negative.
While at Ô¨Årst it is not always obvious which model will accurately predict the state of a
diode in an electronic circuit, analysis using one model will produce results consistent with model
assumptions: the other model will produce a result that contradicts the assumptions upon which
that model is based.
Example 2.1
For the simple ideal diode circuit shown, determine the current in the diode if:
(a) VS D 1V
(b) VS D  1V
C
 VS
 √ä
I
Solution:
a) VS D 1
Choosing the short circuit model to replace the diode, the current, I, is found to be:
I D 1=100 D 10 mA
If the open circuit model is used to replace the diode, the current is found to be:
I D 1=.100 C 1/ D 0 mA
In the Ô¨Årst case (the short circuit) the diode current (here, the same as I) is within the restrictions
of the model assumptions (I  0) and there is no contradiction to that model‚Äôs assumptions. In
the second case the diode voltage violates the second model assumptions (V D 1 violates the
model assumption, V < 0). ÓÄÄus, the diode appears to act as a short circuit and the true value of
the current given by:
I D 10 mA:
b) If the diode is replaced by its short-circuit model, the current is calculated to be:
I D  1=100 D  10 mA
ÓÄÄis result violates the deÔ¨Åning constraint for the model (I > 0). ÓÄÄerefore, the open circuit
model must apply:
I D  1=.100 C 1/ D  0 mA:

66
2. DIODE CHARACTERISTICS AND CIRCUITS
Here the voltage across the diode is  1 V which fulÔ¨Ålls the deÔ¨Åning assumption for the
model. Consequently, the diode current is zero valued.
While the studying the action of an ideal diode often provides useful insight into the op-
eration of many electronic circuits, real diodes have a more complex V-I relationship. ÓÄÄe funda-
mental operation of a real semiconductor diode in its conducting and the non-conducting regions
is discussed in Section 2.2. When large reverse voltages are applied to a real diode (in what should
be the far extremes of non-conducting region) the diode will enter a region of reverse conduction
(the Zener region) due to one or more of several mechanisms. ÓÄÄis sometimes useful - sometimes
destructive region of reverse conduction is discussed in Section 2.7.
2.2
SEMICONDUCTOR DIODE VOLT-AMPERE
RELATIONSHIP
Semiconductor Diodes are formed with the creation of a p-n junction. ÓÄÄis junction is a transi-
tion region between a semiconductor region that has been injected (doped) with acceptor atoms
(a p-region) and one that has been injected with donor atoms (an n-region).‚Å¥ ÓÄÄe p-region be-
comes the anode and the n-region becomes the cathode of a semiconductor diode. Semiconductor
diodes are real diodes and have volt-ampere relationships that are in many ways similar to the V-I
relationship for an ideal diode. ÓÄÄere are, however, distinct diÔ¨Äerences:
‚Ä¢ In the non-conducting region (when the p-n junction is reverse biased) the diode current is
not exactly zero: the diode exhibits a small reverse leakage current.
‚Ä¢ ÓÄÄe diode requires a small positive voltage to be applied before it enters the conducting
region (when the p-n junction is forward biased). When in the conducting region the diode
has a non-zero dynamic resistance.
‚Ä¢ For large input voltages and/or currents the diode enters breakdown regions. In the for-
ward direction, power dissipation restrictions leads to thermal destruction of the diode. In
the reverse direction, the diode will Ô¨Årst enter a Zener region of conduction then thermal
destruction.
ÓÄÄe similarities between the semiconductor diode and the ideal diode allow the semicon-
ductor diode to be used for the applications mentioned in Section 2.1. ÓÄÄe diÔ¨Äerences mean
circuit designers and engineers must be careful to avoid an oversimpliÔ¨Åcation of the analysis of
diode circuitry. Other diÔ¨Äerences allow for a few applications not possible with an ideal diode.
‚Å¥Discussions of the atomic semiconductor physics that lead to a p-n junction forming a diode are not within the scope of this
electronics text. ÓÄÄe authors suggest several texts in semiconductor physics and electronic engineering materials at the end of
this chapter for those readers interested in these aspects of physical electronics.

2.2. SEMICONDUCTOR DIODE VOLT-AMPERE RELATIONSHIP
67
In the region near the origin of the V-I relationship for a semiconductor diode, the V-I
curve can be described analytically by two equivalent expressions:
I D IS
0
B@e
qV
 k T   1
1
CA D IS
0
B@e
V
Vt   1
1
CA
(2.2a)
or
V D  Vt ln
 I
Is
C 1

:
(2.2b)
ÓÄÄe physical constants fundamental to the diode V-I relationship are given by:
q D electronic charge .160  10 21C/
k D Boltzmann‚Äôs constant .13:8  10 24J=ƒ±K/
Vt D voltage equivalent temperature of the diode
D kT=q  T=11600  26 mV @ room temperature. 300 ƒ±K/
It is diÔ¨Écult to describe the non-linear behavior of this mathematical expression for the diode V-I
relationship throughout the entire range of possible values, however discussion of the behavior in
its two extremes is useful. In the strongly reverse-biased region, i.e., when
V   Vt;
the exponential term of Equation (2.2) is much smaller than unity and the diode current is very
nearly constant with the value:
I   IS:
ÓÄÄe non-zero value of the current implies that a reverse leakage current of value IS is present for
the diode when it is in its non-conducting region. ÓÄÄis leakage is very small: typically in the range
of a few hundredths of a nanoampere to several nanoamperes.
When the diode is in its strongly forward biased region, V  Vt, the current experiences
an exponential growth and the diode appears to have near-zero dynamic resistance. Dynamic re-
sistance is deÔ¨Åned as the incremental change in voltage with respect to an incremental change in
current. For the diode the dynamic resistance is given by:
r d D @ V
@ I
D
 Vt
Is C I
D  Vt
Is
e V
 Vt :
(2.3)
In the strongly forward-biased and strongly reversed-biased regions the dynamic resistance is
then:
rd  0; when V  Vt or equivalently I  IS
(strongly forward biased)

68
2. DIODE CHARACTERISTICS AND CIRCUITS
and
rd  1 ; when V   Vt or equivalently I   IS:
(strongly reverse biased)
ÓÄÄese dynamic resistance values are, asymptotically, the values for forward and reverse resistance
of an ideal diode. ÓÄÄus, the behavior of a real diode is similar to that of an ideal diode.
A plot of the V-I relationship for a typical diode with IS D 1 nA and  D 1 & 2 at a
temperature of 300ƒ±K appears in Figure 2.2. Notice that the basic shape of this relationship is
similar to that of the ideal diode with the following exceptions:
‚Ä¢ In the reverse-biased region, the current is not exactly zero, it is instead a small leakage
value, IS.
‚Ä¢ ÓÄÄe forward-biased region exhibits real, non-zero resistance. ÓÄÄe vertical portion of the
curve is displaced to the right. ÓÄÄere appears to be a voltage at which the diode begins to
conduct. ÓÄÄis voltage is often called a threshold voltage which for silicon diodes lies in the
range of 0.6 V to 0.9 V. ÓÄÄreshold voltage will be more thoroughly discussed in Section 2.5.
1 
0 
1 
0 
0.1 
V 
I 
= 1 
= 2 
Œ∑ 
Œ∑ 
Figure 2.2: Typical diode V-I relationships.
ÓÄÄe quantity  is an empirical scaling constant which for typical devices lies in the range:
1    2:
ÓÄÄis scaling constant, , is dependent on the semiconductor material, the doping levels of the p
and n regions and the physical geometry of the diode. Typical germanium diodes have a scaling
constant near unity while silicon diodes have   2.
It is important to note the temperature dependence of Equation (2.2). While the tempera-
ture dependence of Vt is evident, the temperature dependence of IS is not explicit. It can be shown
through basic principles of semiconductor physics that IS is strongly temperature dependent. In

2.2. SEMICONDUCTOR DIODE VOLT-AMPERE RELATIONSHIP
69
silicon, IS approximately doubles for every 6ƒ±K increase in temperature in the temperature range
near 300ƒ±K (room temperature). ÓÄÄat is:
Is .T2/ D Is .T1/  2
T2  T1
6
:
(2.4)
Other semiconductor materials exhibit similar variation of IS with temperature. A graph-
ical demonstration of the change in the diode V-I characteristic with temperature is given in
Figure 2.3 .
0 
1 
0 
0.1 
0.5 
328 K 
300 K
I 
V 
Figure 2.3: Diode V-I characteristics at two temperatures.
Example 2.2
ÓÄÄe saturation current of a Si diode is 2.0 nA and the empirical scaling constant,  D 2. Calculate
the following:
(a) At room temperature (300ƒ±K) the diode current for the following voltages.
 5 V;  1 V; 0:5 V; 0:9 V
(b) ÓÄÄe above quantities if the temperature is raised to 55ƒ±C.
Solution:
(a) From (2.1), at room temperature.
I D IS

e
V
Vt   1

D 2  10  9 
e
V
2  0:026   1

D 2  10  9 
e
V
0:052   1

:
Substituting the values of V yields:
V D  5
I D  2:00 nA
V D 0:5
I D 29:98 A
D  1
D  2:00 nA
D 0:9
D 65:72 mA

70
2. DIODE CHARACTERISTICS AND CIRCUITS
(b) If the temperature is raised to 55ƒ±C, the equivalent temperature is 328ƒ±K. ÓÄÄis is a change
in temperature of 28ƒ±K. ÓÄÄus,
Vt D 328=11600 D 28:28 mV
and
IS.328ƒ±K/ D 2.28=6/IS.300ƒ±K/ D 50:8 nA
then
I D 50:8  10 9 
e.V=.20:02828/   1

D 50:8  10 9 
e.V=0:05656/   1

Substituting the values of V yields:
V D  5
I D  50:80 nA
D  1
D  50:80 nA
D 0:5
D 351:2 A
D 0:9
D 414:4 mA
SigniÔ¨Åcant diÔ¨Äerences occur. Notice also that the warm diode with 0.9 V across it is now
dissipating 0.38 W while the cool diode dissipates only 0.059 W in the same circumstances. Heat-
ing leads to increased power dissipation which, in turn, leads to heating: this cyclic process can
lead to thermal run-away and eventual destruction of the diode.
2.3
THE DIODE AS A CIRCUIT ELEMENT
Due to the non-linear nature of the V-I relationship for a semiconductor diode, analysis tech-
niques for circuits containing diodes are complex. ÓÄÄis section deals with exact analytical solu-
tions and lays the foundation for the graphical techniques of Section 2.4. SimpliÔ¨Åed piece-wise
linear modeling techniques that allow for the use of linear analysis techniques are discussed in
Section 2.5.
One of the simplest circuits involving a diode is shown in Figure 2.4. ÓÄÄis circuit consists of
an independent voltage source, a resistor, and a diode in series. Simple ÓÄÄ√©venin extensions of this
circuit show that the discussion presented here can be extended to any linear circuit connected in
series with a single diode.
KirchhoÔ¨Ä‚Äôs Voltage Law taken around the closed loop yields:
V   IR   Vd D 0
(2.5)
where,
Vd D  Vt ln
 I
Is
C 1

(2.6)

2.3. THE DIODE AS A CIRCUIT ELEMENT
71
C
 V
R
I
C
 Vd
Figure 2.4: A simple diode circuit.
which leads to the non-linear equation,
V   IR    Vt ln
 I
Is
C 1

D 0
(2.7)
that must be solved for I. Equation (2.6) is the diode V-I relationship expressed as the voltage
across the diode as a function of the diode current.
2.3.1
NUMERICAL SOLUTIONS
A simple closed-form solution for Equation (2.7) does not exist. ÓÄÄe best technique for solu-
tion is usually a structured numerical search. Structured searches can be easily performed using
mathematical software packages such as Mathcad, Matlab or similar programs. Another common
technique uses programmable calculators with a built-in numerical equation solver (root-Ô¨Ånder).
Example 2.3
For the circuit of Figure 2.4, assume the following values:
V D 5 V
R D 1 k
and diode parameters:
IS D 2 nA
 D 2
Find, at room temperature, the diode current, the voltage across the diode, and the power dissi-
pated by the diode.
Mathcad can determine the solution through the use of a ‚Äúsolve block‚Äù as shown:
Circuit Parameters
V WD 5
IS WD 2  10 9
Vt WD 0:026
R WD 1000
 WD 2

72
2. DIODE CHARACTERISTICS AND CIRCUITS
Guess Values
Vd WD 1
I WD 0:001
Solve Block
Given
VdD   Vt  ln

I
IS C 1

V   I  R Vd D 0
 Vd
Id

W D find .Vd; I/ D

0:758
4:242  10 3

Pd WD Vd  Id D 3:214  10 3
Similar techniques applied to a hand-held calculator yield:
Vd D 0:758 V
I D 4:242 mA
2.3.2
SIMULATION SOLUTIONS
In addition to mathematical equation solving computer programs, there exists a variety of elec-
tronic circuit simulators that perform similar solutions more eÔ¨Éciently. Most common among
these simulators is SPICE‚Åµ and its many derivatives. ÓÄÄese simulation programs easily solve the
type of problem described in Example 2.3 and with little eÔ¨Äort can provide solutions to more
complex problems. A simple extension to Example 2.3 with a time-varying voltage source is de-
scribed below.
Example 2.4
Assume the voltage source given in Figure 2.4 is a time-dependent voltage source:
V D 2:0 C 4 sinf2.80/tg:
Determine the diode current and voltage as a function of time.
‚ÅµSPICE, System Program with Integrated Circuit Emphasis, was developed at the University of California at Berkeley. In the
development of this text, the authors used two of its derivatives: PSpice, developed by MicroSim Corporation and Multisim,
developed by National Instruments.

2.4. LOAD LINES
73
Solution (using MultiSim)
2.4
LOAD LINES
While numerical techniques are often quite useful to solve electronic circuit problems, they require
the use of calculators or computers and in many circumstances provide no insight into the oper-
ation of the circuit. It is also necessary to know the parameters of the non-linear circuit elements
with a reasonable degree of accuracy. Diode V-I curves are often obtained through experimental
procedures and only then are the parameters derived from the experimental data. A more di-
rect approach to working with non-linear elements that has traditionally been taken is the use of
graphical techniques. ÓÄÄe process of constructing solutions through these graphical techniques
often provides useful insight into the operation of the circuit.
2.4.1
GRAPHICAL SOLUTIONS TO STATIC CIRCUITS
Graphical Solutions to the simple diode circuit of Figure 2.4 involve the use of the graphical
representation of the diode V-I relationship. ÓÄÄe graph of the V-I relationship can be obtained
from Equation (2.6) or determined experimentally. ÓÄÄe other elements in the circuit are then
combined to create another relationship between the diode current and voltage. In the simple
case of a DC ÓÄÄ√©venin equivalent source driving a single diode, this additional relationship can
be easily obtained by rewriting Equation (2.5) to become:
Vd D V   I R:
(2.8)
Equation (2.8) is called a load line and gives its name to this type of graphical analysis: load
line analysis. Notice that a plot of the load line crosses the horizontal (Vd) axis at the value of
the ÓÄÄ√©venin voltage source and the vertical (I) axis at Vd=R. ÓÄÄe slope of the load line is the
negative of the inverse of the ÓÄÄ√©venin resistance . 1=R/.
ÓÄÄe two relationships involving the diode current and voltage (the diode V-I relationship
and the load line) can now be plotted on the same set of axes. ÓÄÄe intersection of the two curves
yields the value of the diode current and voltage for the particular values of the ÓÄÄ√©venin source.

74
2. DIODE CHARACTERISTICS AND CIRCUITS
For circuits involving static (DC) sources the intersection set of values is called the quiescent point
or Q-point of the circuit. Figure 2.5 demonstrates the load line technique applied to the circuit of
Figure 2.4 using the diode V-I relationship using diode and circuit parameters of Example 2.3.
ÓÄÄe Q-point for this example appears to be:
Vd  0:76 V
I  0:0042 A
which compares nicely with the analytic solution previously obtained.
Figure 2.5: Load-line analysis applied to Example 2.3.
If the ÓÄÄ√©venin source voltage, V , is changed, a new load line must be plotted. ÓÄÄis new
load line will have the same slope ( 1=R) and intersects the Vd axis at the new value of the
ÓÄÄ√©venin voltage. ÓÄÄe diode current and voltage, a new Q-point, can be obtained by Ô¨Ånding the
intersection of this new load line and the diode V-I characteristic.
2.4.2
GRAPHICAL SOLUTIONS TO CIRCUITS WITH TIME VARYING
SOURCES
ÓÄÄe load line technique outlined above can be expanded to provide solutions to circuits with time
varying sources. Here the ÓÄÄ√©venin equivalent voltage source will be time varying. Graphical load
line analysis is performed as above for several instants of time {ti}. At each instant of time the
ÓÄÄ√©venin voltage {vi} is known, a load line can be plotted and values for the diode voltage and/or

2.5. SIMPLIFIED PIECEWISE LINEAR MODELS OF THE DIODE
75
current can be obtained. ÓÄÄese intersection values {Qi} obtained from the load line analysis are
then plotted against the time variables {ti} to obtain the time varying output of the circuit.
Example 2.5
Load lines applied to time-varying sources.
For the circuit shown, assume the following values:
V D 2 C 4 sinf2.80t/g
R D 1 k
C
 V
R
I
C
 Vd
and diode parameters:
IS D 2 nA
 D 2:
Find, at room temperature, the diode current as a function of time.
Solution:
ÓÄÄe diode current is plotted as a function of the diode current. On this plot the time de-
pendent source voltage is also plotted as a function of time with the voltage axis corresponding to
the diode voltage axis and the time axis parallel to the diode current axis. ÓÄÄe time varying voltage
is sampled and a load line is created for each sample value. ÓÄÄe Q-point for each of these lines is
determined and a plot of current as a function of time is created. ÓÄÄe graphical representation of
these steps is shown in Figure 2.6.
Notice the output waveform matches the simulation results of Example 2.4 nicely. ÓÄÄe
same load line principles can be applied to other non-linear devices and circuits.
2.5
SIMPLIFIED PIECEWISE LINEAR MODELS OF THE
DIODE
ÓÄÄe previous sections of this chapter have treated a diode as either an extremely simple device
(the ideal diode) or as a complex non-linear device represented by non-linear equations or curves.
While each of these treatments has its place in the analysis of electronic circuits, it is often useful to

76
2. DIODE CHARACTERISTICS AND CIRCUITS
Figure 2.6: Load-line analysis applied to time-varying sources.
Ô¨Ånd a technique in the middle ground between these two extremes. One such technique involves
the regional linearization of circuit element V-I characteristics.
When this technique is applied to a diode there are two basic regions.
‚Ä¢ the region when the diode is basically conducting (Forward Bias)
‚Ä¢ the region when the diode is basically non-conducting (Reverse Bias)
In Example 2.1 the ground work for the two-region linearization was laid with the bound-
ary between the two regions being at the origin of the ideal diode V-I transfer relationship. With
real diodes the transition between the two regions lies at a positive diode voltage, hereafter called
the threshold voltage, V.
2.5.1
FORWARD BIAS MODELING
In the region where the diode is conducting, a good linear model of the diode is a straight line
tangent to the diode V-I relationship at a Q-point. ÓÄÄe slope of this line is the dynamic resistance

2.5. SIMPLIFIED PIECEWISE LINEAR MODELS OF THE DIODE
77
of the diode at the Q-point, which was derived in Section 2.2:
rd D @ V
@ I
D
 Vt
Is C I
D
 Vt
Is
e V
 Vt :
(2.9)
ÓÄÄe value of the threshold voltage can be derived by Ô¨Ånding the intersection of this tangent line
with the diode voltage axis:
V D V   I rd D V    Vt

1   e V
 Vt

:
(2.10)
Figure 2.7 demonstrates this principle showing a line tangent to a diode curve at the Q-point of:
I D 3 mA and V D 0:776 V.
10 mA 
0 mA 
1.0 V 
0.0 V 
Q-point 
diode V-I curve 
tangent line 
Figure 2.7: Modeling a diode with a tangent line at the Q-point.
Example 2.6
Determine a linear forward-bias model for a diode with the following parameters:
Is D 1 nA;
 D 2
near the region where the diode current is 3 mA.
Solution:
ÓÄÄe diode voltage at this Q-point is given by:
Vd D  Vt ln
 I
Is
C 1

V D 2.0:026/ ln
3 mA
1 nA C 1

D 0:776 V:

78
2. DIODE CHARACTERISTICS AND CIRCUITS
ÓÄÄe diode dynamic resistance can then be calculated as:
r d D
 Vt
I C IS
D
2 .0:026/
1 nA C 3 mA D 17:33 :
And Ô¨Ånally the threshold voltage is calculated as:
V D V   Ird D 0 :776   .3 mA/.17:33 / D 0 :724 V:
ÓÄÄe linear forward-bias model of the diode therefore has a V-I relationship:
V D V C Ird D 0:724 C 17:33I
as is shown in Figure 2.7.
ÓÄÄe linear model of a forward-biased diode can simply be modeled with linear circuit ele-
ments as a voltage source (typically shown as a battery) in series with a resistor. ÓÄÄe voltage source
takes the value V and the resistor becomes rd. ÓÄÄe approximate model is shown in Figure 2.8.
Care should be taken as to the polarity of the voltage source: forward biased diodes experience a
voltage drop as is shown in the Ô¨Ågure.
While this technique gives an accurate approximation of the diode V-I characteristic about
a Q-point, it is not always clear what Q-point should be chosen. In practice, one usually chooses
a Q-point by:
‚Ä¢ using an ideal diode model to get an approximate Q-point for static cases, or
‚Ä¢ choosing a Q-point that approximately bisects the expected range of diode currents within
the application of interest.
"
I
,
C
V
 "
V 
rd
,
Figure 2.8: Linear modeling of a forward-biased diode.
If ideal diode modeling is excessively diÔ¨Écult or if the range of diode currents is not easily
determined, then less accurate approximations must be made. Figure 2.9 is a plot of the threshold
voltage as a function of diode quiescent current for a typical Silicon diode with reverse saturation

2.5. SIMPLIFIED PIECEWISE LINEAR MODELS OF THE DIODE
79
current of 1 nA. ÓÄÄe threshold voltage increases sharply for small diode quiescent currents and
then becomes relatively constant at a value between 0.7 V and 0.8 V: approximate values should
lie in that range for this Silicon diode. ÓÄÄe dynamic resistance of this diode as a function of
threshold voltage is given in Figure 2.10. ÓÄÄis resistance, while not constant, has value of only a few
Ohms (here seen to be 27  > rd > 4 ). A reasonable guess at the dynamic resistance, without
prior knowledge of the diode state might be rd  15  for this diode (obviously, diodes with
diÔ¨Äerent deÔ¨Åning parameters will have other dynamic resistance values). Approximate models
create an error in the calculation of solutions, but allow for the use of simple linear algebraic
solution techniques.
0.8 V 
0.4 V 
0 V 
0 mA 
10 mA 
Figure 2.9: ÓÄÄreshold voltage, V, as a function of diode current.
r d 
V Œ≥ 
30 
20 
10 
0 
0.7 
0.8 
Figure 2.10: Diode resistance, rd, as a function of threshold voltage.
Example 2.7
Assume the diode of Example 2.6 is connected in series with a 4 V source and a resistance of
820  so that the diode is forward biased.

80
2. DIODE CHARACTERISTICS AND CIRCUITS
(a) Calculate the diode current with an approximate diode model.
(b) Calculate the diode current and voltage using the model derived in Example 2.6.
Solution:
(a) Using an ideal model for the diode, one would expect the diode current to be somewhat less
than 5 mA. Since curves for the diode threshold voltage as a function of diode current exist,
choose V D 0:74 V. Again, since these curves exist, Figure 2.10 implies a diode resistance,
rd D 13  for that threshold voltage.
ÓÄÄe diode V-I relationship can now be approximated by:
V D V C rdI D 0:74 C 13I:
ÓÄÄe load line derived from the other circuit elements is given by:
V D Vs   RI D 4   820I:
Simple linear algebraic techniques applied to two equations with two unknowns lead to a
solution of:
V D 0:791 V
I D 3:91 mA:
If the diode curves for threshold voltage and resistance didn‚Äôt exist other approximate values
could be chosen: for example V D 0:7; rd D 15  lead to:
V D 0:759 V
I D 3:95 mA:
(b) With the model derived in Example 2.6, the diode V-I relationship is given by:
V D 0:724 C 17:33I:
ÓÄÄe load line is the same as in part (a). Similar linear algebraic techniques give the solution:
V D 0:792 V
I D 3:91 mA:
Notice that all the approximate models give solutions that are within  1% in the diode
current and  5% in the diode voltage. Numerical solution of this problem as outlined in
Example 2.3 (using the theoretical non-linear diode V-I relationship) give the exact solution
to be:
V D 0:789 V
I D 3:92 mA:
ÓÄÄe models have all given results within  0:8% in current and  4% in voltage of the exact
theoretical values.

2.5. SIMPLIFIED PIECEWISE LINEAR MODELS OF THE DIODE
81
When accuracy of the order seen in Example 2.7 is not necessary, a diode can be represented
as simply a voltage drop of approximately V. ÓÄÄis model assumes that the small series resistance
is assumed to be negligible with respect to the circuit ÓÄÄ√©venin resistance as seen by the diode, and
forms an intermediate linear model between the ideal diode model and the two-element linear
model. Use of this model leads to inaccuracies much larger than seen in previous linear models.
It does, however, simplify circuit analysis greatly.
"
I
,
C
V
 "
V 
,
Figure 2.11: SimpliÔ¨Åed forward bias diode model.
Example 2.8
Assume the diode of Example 2.6 is connected in series with a 4 V source and a resistance of
820  so that the diode is forward biased.
Calculate the diode current and voltage using a simpliÔ¨Åed forward bias diode model.
Solution:
ÓÄÄe diode voltage for this simple model is just a voltage source, V. For this simple model
choose the approximate value:
V D 0:7 V:
KirchhoÔ¨Ä‚Äôs voltage law applied to the loop yields:
V D Vs   RI:
ÓÄÄus,
0:7 D 4   820I
and
I D 4:02 mA:
ÓÄÄis approximate solution has an error of approximately 2.7%: the diode voltage (which was just
guessed at) is in error by approximately 11.3%.

82
2. DIODE CHARACTERISTICS AND CIRCUITS
2.5.2
REVERSE BIAS MODELING
In the region where the diode is basically not conducting there are several possible linear models
from which to choose. Each of these is based on the principle that the diode has a small leakage
current that is fairly constant in the reverse bias region: that is when the diode voltage is between
a few negative multiples of Vt and the Zener breakdown voltage‚Å∂ the diode current is constant at
 IS. ÓÄÄe two common models are: a current source of value  IS; or a large resistor. ÓÄÄese models
are shown in Figure 2.12.
"
I
,
C
V
 FJUIFS
"
IS
,
PS
"
rr
,
Figure 2.12: Linear reverse bias diode models.
ÓÄÄe value of the reverse resistance, rr, for the second model can be approximated using
one of two techniques: (a) using Equation (2.9) to determine the dynamic resistance about some
Q-point, or (b) assuming that the diode achieves its true reverse saturation current at the Zener
breakdown voltage. While method (a) allows for an exact dynamic resistance at some point, it
is often diÔ¨Écult to choose the proper Qpoint for a particular application. Method (b) is easier
to calculate, but is less accurate at any point and underestimates the dynamic resistance for large
reverse voltages.
Example 2.9
Assume the diode of Example 2.6 (with Zener breakdown occurring at a voltage of  25 V) is
connected in series with a 4 V source and a resistance of 820  so that the diode is reverse biased.
Calculate the diode current and voltage using:
(a) the current source model for a reverse biased diode
(b) the resistor model for a reverse biased diode
‚Å∂When a large negative voltage is applied to a semiconductor diode (i.e., a voltage that exceeds some reverse threshold voltage
called the Zener voltage), the diode enters a region of reverse conduction. ÓÄÄe Zener conduction region of semiconductor
diodes is discussed thoroughly in Section 2.7.

2.6. DIODE APPLICATIONS
83
Solution:
(a) If the diode is replaced by a 1 nA current source then all circuit elements carry 1 nA of
current and the diode current is  1 nA. ÓÄÄe voltage across the resistor is given by:
Vr D .1 nA/.820 / D 820 nV:
KirchhoÔ¨Ä‚Äôs Voltage Law applied to the loop gives the resulting diode voltage:
Vd D Vr   4 D  3:99999918 V   4:00 V:
(b) ÓÄÄe reverse resistance can be approximated as:
rr  j   25 Vj=.1 nA/ D 25 G:
ÓÄÄe diode voltage and current are given the following:
Vd D
25 G
25 G C 820 .   4 V/ D   3:999999869    4
Id D
 4 V
25 G C 820  D 160 pA:
Comments: Each solution yields diode voltage solutions that are extremely close - essentially all
the source voltage appears across the reverse biased diode. ÓÄÄe current values vary by more than
a factor of 6, but it must be remembered that these are extremely small values that are diÔ¨Écult to
verify experimentally. Qualitatively, the two solutions are the same.
Numerical solutions of the type outlined in Example 2.3 suÔ¨Äer from lack of precision capa-
bility and, due to the almost zero slope of the V-I relationship, often cannot converge to a solution.
In this particular problem, MathCAD is unable to eÔ¨Äectively Ô¨Ånd solutions if the source voltage
is more negative than about  1 V.
2.6
DIODE APPLICATIONS
Typical applications of diodes are considered in this section. ÓÄÄe diode circuits studied are:
‚Ä¢ Limiter or Clipping Circuit
‚Ä¢ Full- and Half-Wave RectiÔ¨Åers
‚Ä¢ Peak Detector
‚Ä¢ Clamping or DC Restoring Circuit
‚Ä¢ Voltage Multiplier

84
2. DIODE CHARACTERISTICS AND CIRCUITS
‚Ä¢ Diode Logic Gates
‚Ä¢ ‚ÄúSuperdiode‚Äù
All of the circuits analyzed in this section perform some form of wave shaping operation
on the input signal to yield a desired output. ÓÄÄe clipping circuit ‚Äútruncates‚Äù the input to some
desired value beyond which the signal is not to exceed. Full- and half-wave rectiÔ¨Åers pass only
the signals of the desired polarity (positive or negative amplitude) and are commonly used in DC
power supply designs. ÓÄÄe peak detector follows only the maximum amplitudes of an incoming
signal and is commonly used in amplitude modulation (AM) radio receivers in communications
applications. Clamping circuits perform a level shifting operation on the input waveform, and
are used to measure the duty cycle of a pulse waveform. Clamping circuits are commonly used to
detect information carried on pulse-width modulated signals (i.e., the information of interest is
represented by increasing or decreasing the pulse-width of a pulse waveform) by retrieving the DC
component of the modulated signal. Voltage multipliers perform an integer multiplication on the
input signal to yield a higher output voltage. Diode logic gates are simple circuits for performing
Boolean operations. ÓÄÄe ‚ÄúSuperdiode‚Äù is a combination of an OpAmp and diode which eliminates
the undesirable diode threshold voltage and dynamic resistance characteristics. Diodes in a circuit
can, in most instances, be replaced by Superdiodes to design precision circuits.
2.6.1
LIMITER OR CLIPPING CIRCUIT
Diodes are often used in waveshaping applications. In particular, when used with a DC voltage
in series with the diode, the output signal can be limited to the reference voltage level of the DC
voltage source. Examples of clipping circuits are shown in Figure 2.13.
ÓÄÄe simpliÔ¨Åed forward bias diode model of Figure 2.11 can be used to analyze clipping
circuits.
ÓÄÄe circuit of Figure 2.13a will be used as an example of this analysis. When the input
voltage vi  Vd C Vref, the diode is reverse biased (or OFF).‚Å∑ ÓÄÄerefore, the diode can be thought
of as an open circuit. ÓÄÄe output voltage in this case follows the input voltage,
vo D vi:
When the voltage vi > Vd C Vref, the diode is forward biased (or ON). Using the piece-wise
linear model of the forward biased diode, a simpliÔ¨Åed equivalent circuit of the clipping circuit of
Figure 2.13a is developed in Figure 2.14.
ÓÄÄe output voltage vo of the clipping circuit when the diode is forward biased is found by
analyzing the circuit in Figure 2.14 using superposition and voltage division,
vo D
rd
Rs C rd
vi C
Rs
Rs C rd
 Vd C Vref

:
(2.11)
‚Å∑ÓÄÄe diode resistance, rr under reverse bias conditions is assumed to be much larger than the series resistance Rs in the
derivation. (rr  Rs.)

2.6. DIODE APPLICATIONS
85
C
 vi
RS
C
 vo
VSFG
VSFG
vi
(a)
C
 vi
RS
C
 vo
VSFG
VSFG
vi
(b)
C
 vi
C
 vo
VSFG
RS
VSFG
vi
(c)
C
 vi
C
 vo
VSFG
RS
VSFG
vi
(d)
C
 vi
RS
C
 V
vo
V
V
V
vi
(e)
Figure 2.13: Diode clipping circuits.
C
 vi
RS
C
 vo
VSFG
Vd
rd
Figure 2.14: SimpliÔ¨Åed equivalent circuit of the clipping circuit of Figure 2.13a for vi > Vd C Vref.

86
2. DIODE CHARACTERISTICS AND CIRCUITS
If rd  RS then the output voltage is held at a constant value
Vo D Vd C Vref
(2.12)
ÓÄÄe input-output voltage relationships for the Ô¨Åve diode clippers circuits are given in Ta-
ble 2.1.
Table 2.1: Input-output voltage relationships for diode clipping circuits
$MJQQJOH
$JSDVJUT
PG 'JHVSF

0VUQVU 7PMUBHF vo
4JNQMJmFE 0VUQVU 7PMUBHF vo
	B
vo D
rd
Rs C rd
vi C
Rs
Rs C rd
.V C VSFG/;
vi > V C VSFG
vo D vi;
vi  V C VSFG
vo  V C VSFG;
vi > V C VSFG
vo D vi;
vi  V C VSFG
	C
vo D
rd
Rs C rd
vi C
Rs
Rs C rd
.VSFG   V /;
vi < VSFG   V 
vo D vi;
vi  VSFG   V 
vo  VSFG   V ;
vi < VSFG   V 
vo D vi;
vi  VSFG   V 
	D
vo D VSFG;
vi C V > VSFG
vo D
rd
Rs C rd
VSFG C
Rs
Rs C rd
.vi C V /;
vi C V  VSFG
vo D VSFG;
vi C V > VSFG
vo  vi C V ;
vi C V  VSFG
	E
vo D VSFG;
vi   V < VSFG
vo D
rd
Rs C rd
VSFG C
Rs
Rs C rd
.vi   V /;
vi   V  VSFG
vo D VSFG;
vi   V < VSFG
vo  vi   V ;
vi   V  VSFG
	F
vo D
rd
Rs C rd
vi C
Rs
Rs C rd
.V C V /;
vi > V C V
vo D
rd
Rs C rd
vi  Rs
Rs C rd
.V C V /;
vi <  V   V 
vo D vi;
 V   V  vi  V C V
vo  V C V;
vi > V C V
vo   V   V ;
vi <  V   V 
vo D vi;  V   V  vi  V C V
Example 2.10
For the clipping circuit shown, Ô¨Ånd the output waveform vo for the input voltage,
vi D 5 sin!ot:
ÓÄÄe diode has the following characteristics:
rd D 15 ;
Vd D 0:7 V; and rr  1

2.6. DIODE APPLICATIONS
87
C
 vi
RS
: L√ä
C
 V3&'
 7
vo
Solution #1:
Since Rs  rd, the simpliÔ¨Åed output voltage result from Table 2.1 can be constructed.
ÓÄÄat is,
vo D Vd C Vref;
vi > Vd C Vref
vo D vi;
vi  Vd C Vref:
ÓÄÄerefore, when vi > 2:7 V; vo D 2:7 V and when vi < 2:7 V; vo D 5 sin !ot. ÓÄÄe output wave-
form is shown in Figure 2.15.
C 7
  7
: 7
vi
vo
Figure 2.15: Output waveform for Example 2.10.
Solution #2: Transfer Function Analysis
A solution can be constructed from a transfer function analysis of the circuit as shown
below. A transfer function deÔ¨Ånes the input/output relationship of a circuit. In this case, the
transfer function is described in Table 2.1.
Solution #3: MultiSim (SPICE) Solution
Figure 2.17 is the output of a transient analysis performed on the given circuit. ÓÄÄe SPICE
parameter, RS (parasitic resistance), was changed in the virtual diode model to match the given
value (15 ).

88
2. DIODE CHARACTERISTICS AND CIRCUITS
Figure 2.16: Transfer function solution to Example 2.10.
V1
5 Vpk 
1kHz 
0¬∞ 
V2
2 V 
R1
2.2k‚Ñ¶
D1
DIODE_VIRTUAL*
Vo
Figure 2.17: SPICE solution to Example 2.10.
2.6.2
HALF-WAVE RECTIFIERS
One of the most common diode applications is the conversion of power from AC to DC for
use as power supplies. Today‚Äôs power supplies involve sophisticated design principles that will be
detailed in Chapter 14 (Book 4) in the fourth book of this series. However, the basic principles
of converting from AC to DC power can be explored in this section.
Figure 2.18 shows a half-wave rectiÔ¨Åer circuit. ÓÄÄe circuit is so named because it only allows
current from the positive half cycle of the input to Ô¨Çow through the load resistor, R. Figure 2.18
is identical to the clipping circuit of Figure 2.13d with zero reference voltage.
If vi is a sinusoidal voltage with peak voltage Vm and radian frequency !,
vi.t/ D Vm sin ! t
the average voltage Vdc across the load, R, is

2.6. DIODE APPLICATIONS
89
C
 vi
C
 vo
RS
vo
vi
Figure 2.18: Half-wave rectiÔ¨Åer with the output voltage waveform.
Vdc D 1
T
Z T
0
vo.t/ dt;
(2.13)
where T is the period of the sinusoid.
Since the diode is OFF in the interval 1=2 T  t  T , output voltage is‚Å∏
vo.t/ D Vmsin! t V;
0  t < T
2
D 0;
T
2  t  T:
(2.13a)
Substituting Equation (2.13a) into (2.13) to solve for Vdc,
Vdc D 1
T
Z
T
2
0
 Vm sin !t   V

dt
D Vm
!T .  cos !t/j
T
2
0   V
T .t/j
T
2
0
D  Vm
!T .cos !t   1/   V
2 :
(2.14)
But ! D 2
T so that Equation (2.14) simpliÔ¨Åes to
Vdc D Vm
   V
2 :
(2.15)
Recall that the ‚ÄúeÔ¨Äective‚Äù or root-mean-squared (RMS) voltage quantiÔ¨Åes the amount of energy
delivered to a resistor in T seconds. ÓÄÄe use of RMS comes from the desire to compare the ability
of a sinusoid to deliver energy to a resistor with the ability of a DC source.
ÓÄÄe RMS value of any periodic waveform vo.t/ is deÔ¨Åned as
Vrms D
"
1
T
Z T
0
v2
o .t/ dt
# 1
2
:
(2.16)
‚Å∏In reality, the interval over which the diode is ON is slightly less than 1=2T  t  T due to the diode threshold voltage V.
ÓÄÄe analysis assumes that Vm  V. If Vm is very small, the analysis becomes more complex.

90
2. DIODE CHARACTERISTICS AND CIRCUITS
ÓÄÄe output RMS voltage for the half-wave rectiÔ¨Åer with an output waveform deÔ¨Åned by Equa-
tion (2.13a) is
Vrms D
"
1
T
Z
T
2
0
 Vm sin ! t   V
2 dt
# 1
2
D
"
1
T
Z
T
2
0
 V 2
m sin2 ! t   2VVm sin ! t C V 2


dt
# 1
2
D
"
V 2
m
4   2VVm
2
C
V 2

2
# 1
2
:
(2.17)
If V  Vm then Equation (2.17) reduces to
Vrms D
"
1
T
Z
T
2
0
.Vm sin ! t/2 dt
# 1
2
D
1
p
2
Vm
p
2
D Vm
2 :
(2.18)
ÓÄÄe eÔ¨Éciency of rectiÔ¨Åcation is deÔ¨Åned as
 D Pdc
Pac
;
(2.19)
where Pac and Pdc are AC and DC powers respectively. For the half-wave rectiÔ¨Åer in Figure 2.18,
the eÔ¨Éciency is
 D Pdc
Pac
D
Vm

2
R
Vm
2
2
R
D 4
2 ) 40:6%:
(2.20)
ÓÄÄe result of Equation (2.20) is for an ideal half-wave rectiÔ¨Åer and represents the maximum
eÔ¨Éciency attainable. In real systems, the eÔ¨Éciency will be lower due to power losses in the resistor
and diode.
In order to produce a DC voltage from a half-wave rectiÔ¨Åer, a large capacitor is placed in
parallel to the load resistor. ÓÄÄe capacitor must be large enough so that the RC time constant of
the capacitor and load resistor is large compared to the period of the output waveform. ÓÄÄis has
the eÔ¨Äect of ‚Äúsmoothing‚Äù the output waveform. Clearly, and eÔ¨Écient Ô¨Ålter is required to eliminate
any ripple in the output waveform.

2.6. DIODE APPLICATIONS
91
In many rectiÔ¨Åer applications, it is desirable to transformer couple the input voltage source
to the rectiÔ¨Åer circuit. ÓÄÄis method is commonly used in the design of power supplies where there
is a requirement to ‚Äústep-down‚Äù the AC input voltage to a lower DC voltage. For example, a 15 V
peak half-wave rectiÔ¨Åed voltage can be derived from a 120 VAC (household power is deÔ¨Åned in
RMS volts) source through the use of a transformer. Transformers also provide isolation of the
circuit from the household power line, providing protection from the possibility of shock from
those lines.
ÓÄÄe turns ratio Np=Ns (primary winding over the secondary windings) determines the
‚Äústep-down‚Äù ratio. For example, if the voltage input at the primary is 120 VAC (RMS) which
is approximately 170 V peak, a transformer turns ratio of 11:1 (actually 11.3 : 1) is required to
yield a 15 V peak half-wave rectiÔ¨Åed signal. If the coeÔ¨Écient of coupling is nearly 1.0, implying
no loss occurs in the transformer, the inductance ratio of the primary coil Lp and the secondary
coil Ls is,
Lp
Ls
D
Np
Ns
2
:
(2.21)
Example 2.11
For the circuit below, determine the inductance of the secondary coil for a transformer turns ratio
of 11:1. What is the peak output voltage? Assume that the coeÔ¨Écient of coupling is k D 0:99 and
that the diode voltage Vd of the 1N4148 is 0:76 V : Lp.

RS
: √ä
vi
 7SNT
 )[
Lp
 N)
Ls
C
 vo
RL
 L√ä
D
/
Solution:
Apply Equation (2.21) to Ô¨Ånd the secondary inductance:
Ls D LpNs2
Np2
D
 15  10 3  12
112
D 124 H:
ÓÄÄe peak output voltage is,
vo D
 vi peak

Np
Ns
  Vd D 120
p
2
11
  0:76 D 14:64 V peak:

92
2. DIODE CHARACTERISTICS AND CIRCUITS
In order to simulate the circuit using SPICE, several items must be added to the circuit. ÓÄÄe
SPICE circuit is shown in Figure 2.19.
Observe that in the original circuit (Figure 2.14), the output did not reference to a common
(ground) point. A large isolation resistor at the secondary facilitates the reference to ground at
the secondary. ÓÄÄe model statement for the 1N4148 is,
.model D1N4148 D(Is=0.1pA Rs=16 CJO=2p Tt=12n Bv=100 Ibv=0.1p)



k D :

RS
: √ä
vi
 7SNT
 )[
Lp
 N)
Ls
: N)


C
 vo
RL
 L√ä
D
/


RJTPMBUJPO
 .√ä
Figure 2.19: SPICE circuit topology.
Many of the SPICE model parameters are useful for frequency analysis that is used in the
latter chapters. However, several of the parameters are of interest at this time. ÓÄÄey are:
Is = reverse saturation current, and
Bv = reverse breakdown voltage.
ÓÄÄe reverse breakdown voltage of the diode must not be exceeded. If the breakdown voltage
is exceeded, the diode may suÔ¨Äer catastrophic failure.
ÓÄÄe SPICE circuit model and the output voltage waveform are shown below.

2.6. DIODE APPLICATIONS
93
If the transformer is assumed to have a coupling coeÔ¨Écient of nearly 1.0, then it may be
replaced by one of the equivalent circuits of the ideal transformer shown in Figure 2.20.
Lp
Ls
C
 v
C
 v
(a)
 C
 v
n
i
C
v
 i
n
i
C
v
(b)
 ni
i
C
v
 C
 nv
i
C
v
(c)
Figure 2.20: (a) Ideal transformer; (b) and (c) equivalent circuits.
2.6.3
FULL-WAVE RECTIFIERS
To remove the ripple from the output of a half-wave rectiÔ¨Åer may require a very large capacitance.
In many instances, the capacitor required to reduce the ripple on the half-wave rectiÔ¨Åed output
voltage to the desired design speciÔ¨Åcation may be prohibitively large.
A full-wave rectiÔ¨Åer circuit can be used as a more eÔ¨Écient way to reduce ripple on the
output voltage. A center-tapped input transformer-coupled full-wave rectiÔ¨Åer is shown in Fig-
ure 2.21. Each half of the transformer with the associated diode acts as a half-wave rectiÔ¨Åer. ÓÄÄe
diode D1 conducts when the input vi > V and D2 conducts when the input vi < V. Note that
the secondary winding is capable of providing twice the voltage drop across the load resistor.
Additionally, the input to the diodes and the output share a common ground between the load
resistor and the center-tap.
An isolation transformer is not required to design a full-wave rectiÔ¨Åer. If ground isolation
is not required, only a center-tapped well coupled coil is required as shown in Figure 2.22.
An alternate conÔ¨Åguration for a full-wave rectiÔ¨Åer exists with an addition of two diodes. In
the alternate conÔ¨Åguration, called the bridge rectiÔ¨Åer shown in Figure 2.23, the source and load
do not share an essential common terminal. Additionally, the secondary transformer does not

94
2. DIODE CHARACTERISTICS AND CIRCUITS
C
 vi
RS
Lp
Ls
Ls
RL
C
 vo
D
D
D 0/
D 0''
D 0/
D 0''
D 0/
D 0''
D 0/
D 0''
Figure 2.21: Full-wave rectiÔ¨Åer with center-tapped transformer.
C
 vi
RS
Ls
Ls
RL
C
 vo
D
D
Figure 2.22: Full-wave rectiÔ¨Åer without an isolation transformer.
C
 vi
RS
Lp
Ls
RL
C
 vo
D
D
D
D
D BOE
D 0/
D BOE
D 0/
Figure 2.23: Bridge rectiÔ¨Åer with input transformer.

2.6. DIODE APPLICATIONS
95
require a center tap and provides a voltage only slightly greater than half that of the secondary in
Figure 2.21.
In the bridge rectiÔ¨Åer circuit, diodes D2 and D4 are ON for the positive half cycle of the
voltage across the secondary of the transformer. Diodes D1 and D3 are oÔ¨Äin the positive half
cycle since their anode voltages are less than the cathode voltages. ÓÄÄis is due to the voltage drop
across the ON diodes and the load resistor. In the negative half cycle of the voltage across the
secondary of the transformer, diodes D1 and D3 are ON, with D2 and D4 OFF. In both half
cycles, the current through the load resistor is in the same direction. ÓÄÄerefore, each half cycle,
the output voltage appears in the same polarity.
From Equation (2.13), the output DC voltage of a full-wave rectiÔ¨Åer circuit is twice that
of the half-wave rectiÔ¨Åer since its period is half that of the half-wave rectiÔ¨Åer circuit,
≈íVdc¬çfull-wave D 1
T
Z T
0
vo .t/ dt
D 2≈íVdc¬çhalf-wave
D 2Vm
 :
(2.22)
Similarly, the RMS output voltage of a full-wave rectiÔ¨Åer is found by applying Equa-
tion (2.16),
Vrms D
"
1
T
Z T
0
v2
o .t/ dt
# 1
2
D Vm
p
2
:
(2.23)
ÓÄÄe maximum possible eÔ¨Éciency of the full-wave rectiÔ¨Åer is signiÔ¨Åcantly greater than that
of the half-wave rectiÔ¨Åer since power from both positive and negative cycles are available to pro-
duce a DC voltage,
full-waveDPdc
Pac
D
2Vm=
2
RL
Vm=p
2
2
RL
D 8
2 D 2half-wave ) 81:2%:
(2.24)
In order to produce a DC source from the output of a full-wave rectiÔ¨Åer, a capacitor is placed in
parallel to the load resistor as shown in Figure (2.24). ÓÄÄe RC time constant must be long with
respect to 1=2T to ‚Äúsmooth out‚Äù the output waveform.
Let t1 and t2 be the time between two adjacent peaks of the Ô¨Åltered rectiÔ¨Åed voltage as
shown in Figure 2.25. ÓÄÄen the output voltage between t1 and t2 is,
vo D Vme
 .t   t1/
RLC
;
t1  t  t2:
(2.25)

96
2. DIODE CHARACTERISTICS AND CIRCUITS
C
 vi
RS
Lp
Ls
RL
C
C
 vo
D
D
D
D
Figure 2.24: Filtered full-wave rectiÔ¨Åer circuit.
Figure 2.25: Full-wave rectiÔ¨Åed voltage with ripple.
ÓÄÄe peak-to-peak ripple is deÔ¨Åned as,
vr D vo .t1/   vo .t2/
D Vm
0
B@1   e
 .t2   t1/
RLC
1
CA :
(2.26)
If RL  .t2   t1/ then the exponential approximation can be used,
e x  1   x;
for jxj  1:
(2.27)
Applying Equation (2.27) to (2.25), a good approximation for the peak-to-peak ripple voltage
can be derived,
vr .peak-to-peak/  Vm
t2   t1
RLC :
(2.28)

2.6. DIODE APPLICATIONS
97
Since t2   t1  T
2 D
1
2f0 , where fo is the frequency of the input signal and T is the period of
that signal, the peak-to-peak ripple voltage for a full-wave rectiÔ¨Åer circuit is,
vr
 peak-to-peak

full-wave 
Vm
2foRLC :
(2.29)
ÓÄÄe DC component of the output signal is,
VO;dc D Vdc D Vm   1
2vr
D Vm

1  1
4foRLC

:
(2.30)
For a half-wave rectiÔ¨Åer, t2   t1  T D 1=fo, since only half the cycle of the input signal is passed.
ÓÄÄerefore, the peak-to-peak ripple voltage of a half-wave rectiÔ¨Åer is,
vr
 peak-to-peak

half-wave 
Vm
foRLC :
(2.31)
In both the half- and full-wave rectiÔ¨Åers, the DC voltage is less than the peak rectiÔ¨Åed voltage.
Example 2.12
Consider the full-wave rectiÔ¨Åer circuit of Figure 2.24 with C D 47 F and transformer winding
ratio of 14:1. If the input voltage is 120 VAC (RMS) at 60 Hz, what is the load resistor value for
a peak-to-peak ripple less than 0.5 V? What is the output DC voltage?
Solution:
Since the transformer turns ratio is 14:1, the voltage across the secondary is,
Vm D 120
p
2
14
D 12:1 V:
From Equation (2.29) for peak-to-peak ripple,
R 
Vm
2foCvr
D
12:1
2 .60/
 47  10 6
.0:5/  4:29 k:
ÓÄÄe DC voltage at the output is found by using Equation (2.30),
Vdc  Vm   1
2vr  12:1   1
2 .0:5/  11:9 V:

98
2. DIODE CHARACTERISTICS AND CIRCUITS
2.6.4
PEAK DETECTOR
One of the Ô¨Årst applications of the diode was a ‚Äúdetector‚Äù in radio receivers that retrieved in-
formation from ‚Äúamplitude modulated‚Äù (AM) radio signals. ÓÄÄe AM signal consists of a radio-
frequency ‚Äúcarrier‚Äù wave which is at a high frequency and varies in amplitude at an audible fre-
quency. ÓÄÄe detector circuit, shown in Figure 2.26, is similar to a half-wave rectiÔ¨Åer. ÓÄÄe RC
time constant is approximately the same as the period of the carrier so that the output voltage can
follow the variation in amplitude of the input.
Figure 2.26: Peak detector and associated waveforms.
2.6.5
CLAMPING OR DC RESTORING CIRCUITS
Diode circuits can be designed clamp a voltage so that the output voltage is shifted to never exceed
(or fall below) a desired voltage. A clamping circuit is shown in Figure 2.27.
C
 vi
C
R
C
V3&'
 vo
Figure 2.27: Clamping circuit.
ÓÄÄe input waveform is shifted by an amount that makes the peak voltage equal to the value
VREF. ÓÄÄe waveform is shifted and ‚Äúclamped‚Äù to VREF. ÓÄÄe clamping circuit allows shifting of
the waveform without a priori knowledge of the inp ut wave shape. In Figure 2.27, the capacitor
charges to a value equal to the diÔ¨Äerence between the peak input voltage and the reference voltage

2.6. DIODE APPLICATIONS
99
of the clamping circuit, VREF. ÓÄÄe capacitor then acts like a series battery whose value is the voltage
across the capacitor, shifting the waveform to the value shown in Figure 2.28.
Figure 2.28: Input and output wave forms for the clamping circuit.
ÓÄÄe clamping circuit conÔ¨Åguration in Figure 2.27 clamps the maximum to the reference
voltage. If the diode is reversed, the circuit will clamp the minimum voltage of the signal to the
reference voltage.
2.6.6
VOLTAGE MULTIPLIER
Diode circuits may be used as voltage doublers as shown in Figure 2.29. ÓÄÄe circuit is a clamper
formed by C1 and D1, and a peak rectiÔ¨Åer formed by D1 and C2. With a peak input signal Vm, the
clamping section yields the waveforms shown in Figure 2.30. ÓÄÄe positive voltage is clamped to
zero volts. Across diode D1, the negative peak reaches  Vm due to the charge stored in capacitor
C1. ÓÄÄe voltage stored in C1 is VC1 D Vm corresponding to the maximum negative input voltage.
ÓÄÄerefore, the voltage across diode D1 is,
vD1 D Vmsin! t   VC1:
(2.32)
ÓÄÄe section consisting of D2 and C2 is a peak rectiÔ¨Åer. ÓÄÄerefore, the output voltage vo across C2
is, after some time, a DC voltage shown in Figure 2.30,
vo D   .VmCVC1/ :
(2.33)
By adding more capacitor and diode sections, higher multiples of the input voltage are achievable.
2.6.7
DIODE LOGIC GATES
Diodes together with resistors can be used to perform logic functions. Figure 2.31 shows diode
AND and OR gates.

100
2. DIODE CHARACTERISTICS AND CIRCUITS
C
 Vm TJO !t
C
 C
VC
D
C
 VD
D
C
C
 vo
Figure 2.29: Diode voltage doubler circuit.
Figure 2.30: Output signal from a voltage doubler circuit.
B
A
R
CV
Y
"/% HBUF
R
B
A
Y
03 HBUF
Figure 2.31: Diode logic AND and OR gates.

2.6. DIODE APPLICATIONS
101
In the AND gate, when either input is connected to ground, the diode in series with that
input is forward biased. ÓÄÄe output is then equal to one forward biased diode voltage drop above
ground which is interpreted as logic ‚Äú0.‚Äù When both inputs are connected to CV , both diodes
are zero biased, yielding an output voltage of CV which is interpreted as logic ‚Äú1.‚Äù ÓÄÄe Boolean
notation for the circuit is,
Y D A  B:
In the OR gate, if one or both of the diodes is connected to CV , that (those) diode(s) will conduct,
clamping the output voltage to a value equal to CV   Vd, or logic ‚Äú1.‚Äù ÓÄÄerefore, the Boolean
notation for the circuit is,
Y D A C B:
2.6.8
THE SUPERDIODE
Figure 2.32 shows a precision half-wave rectiÔ¨Åer using a ‚Äúsuperdiode.‚Äù ÓÄÄe superdiode consists of
an OpAmp and diode. ÓÄÄe operation of the circuit is as follows: For positive vi, the output of the
OpAmp is will go positive causing the diode to conduct. ÓÄÄis in turn closes the negative feedback
path creating an OpAmp voltage follower. ÓÄÄerefore,
vo D vi;
vi  0:
(2.34)
ÓÄÄe slope of the voltage follower transfer function is unity.
For vi < 0, the output voltage of the OpAmp follows the input and goes negative. ÓÄÄe
diode will not conduct since it is reverse biased. ÓÄÄerefore, no current Ô¨Çows through the resistor
R, and
vo D 0;
vi < 0:
(2.35)
ÓÄÄe advantage of the superdiode is the very small turn-on voltage exhibited and ideal transfer
function for positive vi.
 C
4VQFSEJPEF
vi
R
vo
vi
vo


Figure 2.32: Precision rectiÔ¨Åer using a Superdiode.

102
2. DIODE CHARACTERISTICS AND CIRCUITS
Precision circuits (clamper, peak detector, etc.) can be designed using the Superdiode in
place of regular diodes to eliminate dynamic resistance and diode threshold voltage eÔ¨Äects. ÓÄÄe
superdiode is commonly used in small-signal applications and not used in power circuits.
2.7
ZENER DIODES AND APPLICATIONS
Diodes that at designed with adequate power dissipation capabilities to operate in breakdown are
called Zener diodes and are commonly used as voltage reference or constant voltage devices.
ÓÄÄe two mechanisms responsible for the breakdown characteristics of a diode are avalanche
breakdown and Zener breakdown. Avalanche breakdown occurs at high voltages ( 10 V) where
the charge carriers acquire enough energy to create secondary hole-electron pairs which act as
secondary carriers. ÓÄÄis chain reaction causes and avalanche breakdown of the diode junction
and a rapid increase in current at the breakdown voltage. Zener breakdown occurs in the heavily
doped p- and n-regions on both sides of the diode junction and occurs when the externally applied
potential is large enough to create a large electric Ô¨Åeld across the junction to force bound electrons
from the p-type material to tunnel across to the n-type region. A sudden increase in current is
observed when suÔ¨Écient external potential is applied to produce the required ionization energy
for tunneling.
Regardless of the mechanism for breakdown, the breakdown diodes are usually called Zener
diodes. ÓÄÄe symbol and characteristic curve of a low voltage (referring to the breakdown voltage)
Zener diode are shown in Figure 2.33. ÓÄÄe forward bias characteristic is similar to conventional
p-n junction diodes. ÓÄÄe reverse bias region depicts the breakdown occurring at VZ which is
nearly independent of diode current. A wide range of Zener diodes are commercially available
over a wide range of breakdown voltages and power ratings to 100 W.
vD
iD
IZ;NBY
VZ
,OFF
3FHVMBS
%JPEF
;FOFS
%JPEF
3FWFSTF#JBT
3FHJPO
'PSXBSE#JBT
3FHJPO
(a)
 C
Vz
I
IZ
(b)
Figure 2.33: (a) Characteristic curve of a Zener diode; (b) ÓÄÄe Zener diode symbol.

2.7. ZENER DIODES AND APPLICATIONS
103
Changes in temperature generally cause a shift in the breakdown voltage. ÓÄÄe tempera-
ture coeÔ¨Écient is approximately C2 mV=ƒ±C for Zener breakdown. For avalanche breakdown,
the temperature coeÔ¨Écient is negative.
ÓÄÄe simpliÔ¨Åed SPICE model of a Zener diode is identical to that of the conventional diode
with the addition of the reverse breakdown ‚Äúknee‚Äù voltage BV and the corresponding reverse
breakdown ‚Äúknee‚Äù current IBV . ÓÄÄe relationship between BV and IBV is shown in the reverse-
bias portion of the Zener diode characteristic curve of the Zener diode in Figure 2.34. To obtain
a steeper reverse breakdown characteristic, a higher breakdown current IBV may, in general, be
used without incurring signiÔ¨Åcant errors. ÓÄÄe Zener diode model statement for Figure 2.34 uses
BV D 5 and IBV D 10 m for a Zener voltage of 5 V at 10 mA. Both BV and IBV are positive
quantities. If IBV is large, the reverse breakdown curve is steeper.
ÓÄÄe dynamic resistance of the Zener diode in the reverse breakdown region, rZ , is the
slope of the diode curve at the operating reverse bias current. Since the reverse current increases
rapidly with small changes in the diode voltage drop, rZ is small (typically 1 to 15 ). ÓÄÄe Zener
diode piece-wise linear model and its simpliÔ¨Åed version are shown in Figure 2.35.
Figure 2.34: ÓÄÄe reverse breakdown ‚Äúknee‚Äù voltage BV and the corresponding current IBV .
"
rZ
VZ
,
(a)
"
VZ
,
(b)
Figure 2.35: (a) ÓÄÄe Zener diode piece-wise linear model; (b) ÓÄÄe simpliÔ¨Åed Zener diode model.

104
2. DIODE CHARACTERISTICS AND CIRCUITS
A typical application of Zener diodes is in the design of the voltage reference circuit shown
in Figure 2.36.
C
 vI
R
C
R
 vo
Figure 2.36: Zener diode voltage reference circuit.
To simplify the analysis, Ô¨Årst consider the circuit without the Zener diode. ÓÄÄe output
voltage is simply that of a voltage divider,
vO; no diode D
R2
R1 C R2
vI
(2.36)
where the input voltage vI and output voltage vo have both AC and DC components. Replace
the Zener diode in the circuit. If the breakdown voltage VZ is greater than vo; no diode, then the
Zener diode is operating in the reverse-bias region between the Zener knee and 0 V or in the
forward-bias region. ÓÄÄerefore, the Zener diode operates as a conventional diode‚Åπ and,
vO D
8
<
:
 V;
vI  R1CR2
R2
  V

vO; no diode;
vI > R1CR2
R2
  V

:
(2.37)
If the breakdown voltage VZ is less than vO; no diode, then the Zener diode operates in the break-
down region beyond VZ and forces
vO D VZ;
when vI  R1 C R2
R2
.VZ/ :
(2.38)
Figure 2.37 shows the input, output, and transfer characteristics of a Zener voltage reference
circuit.
ÓÄÄe Zener voltage reference circuit clamps the output voltage to the Zener breakdown
voltage. ÓÄÄe current through the Zener diode forces the voltage drop across resistor R1 to vO   vI
since VZ is invariant over a wide range of currents IZ and the dynamic resistance in the breakdown
region is negligible compared to R2. R1 must be chosen to limit IZ to safe operating values as
speciÔ¨Åed by the diode manufacturer.
‚ÅπA piece-wise simpliÔ¨Åed linear model of a diode is used in this example.

2.7. ZENER DIODES AND APPLICATIONS
105
(a)
Figure 2.37: (a) ÓÄÄe input and output waveforms and (b) transfer characteristic of the Zener voltage
reference shown in Figure 2.36.
Example 2.13
ÓÄÄe Zener diode in the circuit shown has a working range of current for proper regulation:
5 mA  Iz  50 mA
and a Zener voltage
Vz D 50 V:
VS
R
RL
IZ
(a) If the input voltage, Vs, varies from 150 and 250 V and RL D 2:2 k, determine the range
of values for the resistor, R, to maintain regulation.
(b) If R is chosen as the midpoint of the range determined in part (a), how much variation in
the load resistance, RL, is now possible without losing regulation?
Solution:
(a) ÓÄÄe current through the load is given by:
IL D 50 V
2:2 k D 22:74 mA:

106
2. DIODE CHARACTERISTICS AND CIRCUITS
ÓÄÄe current through the resistor R must lie in the range of the load current plus the diode
current:
5 mA C 22:74 mA  I  50 mA C 22:74 mA
27:74 mA  I  72:74 mA
but this current is also dependent on the source voltage, the Zener voltage, and the resistance
R:
I D Vs   Vz
R
D Vs   50
R
or
R D Vs   50
I
:
Since regulation must occur for both extremes of the source voltage, R must be the inter-
section of the limits determined by the above equation:
Vs.min/   50
I.max/
 R  Vs.min/   50
I.min/
&
Vs.max/   50
I.max/
 R  Vs.max/   50
I.min/
or, after applying the intersection of the ranges:
Vs.max/   50
I.max/
 R  Vs.min/   50
I.min/
250   50
72:74
 R  150   50
27:74
)
2:75 k  R  3:60 k:
(b) ÓÄÄe midpoint of the above range is R D 3:175 k.
ÓÄÄe resistor current is given by:
I D Vs   50
R
)
31:5 mA  I  63 mA:
Since regulation must hold for all values of R, the load current must lie in the intersection
of the possible ranges of the resistor current minus the diode current:
31:5   50 mA  IL  31:5   5 mA
&
63   50 mA  IL  63   5 mA
thus,
13 mA  IL  26:5 mA:
Since
RL D VZ
IL
;
the range of RL is found to be
3:85 k  RL  1:93 k:

2.7. ZENER DIODES AND APPLICATIONS
107
Another typical application of Zener diodes occurs in AC-DC conversion. Recall that the
output of a Ô¨Åltered rectiÔ¨Åer has residual voltage ripple. By adding a Zener diode voltage reference
circuit at the output of a rectiÔ¨Åer and Ô¨Ålter circuit, as shown in Figure 2.38, the residual voltage
ripple at the output can be eliminated. ÓÄÄe resistors R1 and RL must be carefully selected to yield
the desired voltage output. If R1 is chosen to be much less than RL, and if the voltage across the
capacitor is greater than VZ, then the output voltage will be clamped at VZ.
C
 vi
RS
Lp
Ls
R
C
RL
C
 vo
D
D
D
D
DZ
Figure 2.38: Full-wave rectiÔ¨Åer circuit with output voltage reference.
Example 2.14
Consider the full-wave rectiÔ¨Åer circuit with a Zener clamp shown in Figure 2.38. If the input volt-
age is 120 VAC (RMS) at 60 Hz, transformer winding ratio is 14:1, C D 47 F, RL D 3:8 k,
R1 D 220 , show that the output is clamped to 5 V if a Zener diode with VZ D 5 V is used.
Solution:
ÓÄÄis is the same problem as Example 2.12. ÓÄÄe resistance for the circuit without R1 and
the Zener diode was found to be less than 4:29 k. ÓÄÄe DC output voltage was determined to be
less than or equal to 11.9 V. Since VZ < 11:9 V, the resulting output voltage is clamped to 5 V.
To conÔ¨Årm the result, a SPICE simulation of the circuit is performed. ÓÄÄe SPICE output Ô¨Åle
and the input and outputs at various points on the circuit follows.

108
2. DIODE CHARACTERISTICS AND CIRCUITS

C
 v

RS

Lp
Ls




R

C
RL
C
 vo
D
D
D
D
DZ
A design trade-oÔ¨Äexists between using a large capacitor Ô¨Ålter to remove the output voltage
ripple or a smaller capacitor and a Zener diode clamp. Large capacitors require large ‚Äúreal-estate‚Äù
or space on a printed circuit board and height above the circuit board. However, capacitor Ô¨Ålters
only dissipate energy when in the charging or discharging cycles.
Although the Zener diode is small in size and requires substantially less circuit volume than
large capacitors, the diode must be able to dissipate from zero to the maximum current delivered
to the load. If the Zener diode is to carry large currents over much of the operating cycle, the
power dissipation is high and a large capacitor Ô¨Ålter may be preferred. ÓÄÄe Zener diode may be
preferred if the power dissipation in the diode can be limited.

2.8. OTHER COMMON DIODES AND APPLICATIONS
109
2.8
OTHER COMMON DIODES AND APPLICATIONS
In the previous sections of this chapter, the conventional p-n junction diode and the Zener diode
and their applications were introduced. Although the conventional p-n junction diode and the
Zener diode are the most common diode types used in electronic design, other types of diodes
are designed into certain electronic applications. Some of the diÔ¨Äerent types of diode include the
tunnel diode, backward diode, Schottky barrier diode, Varactor Diode, p-i-n diode, IMPATT
diode, TRAPATT diode, BARRITT diode, solar cell, photodiode, light-emitting diode, and
semiconductor laser diode.
Unfortunately, it is far beyond the scope of this book to discuss all of the diÔ¨Äerent types
listed above. However, four common types of diodes from the above list are presented in this
section for discussion. ÓÄÄey are the
‚Ä¢ Tunnel diode
‚Ä¢ Schottky barrier diode
‚Ä¢ Photodiode
‚Ä¢ Light-Emitting Diode
2.8.1
TUNNEL DIODE
ÓÄÄe tunnel diode (also called the Esaki diode after the L. Esaki who announced the new diode
in 1958) voltage-current characteristic is shown in Figure 2.39. ÓÄÄe Ô¨Ågure shows that the tunnel
diode is an excellent conductor in the reverse direction. Figure 2.40 is the circuit symbol for the
tunnel diode.
I
V
I
I
V
V
P
V
V
V
P
F
Figure 2.39: Voltage-current characteristic of a tunnel diode.
For small forward voltages (in the order of 50 mV in Ge), the resistance is in the order
of 5 . At the peak current IP corresponding to the voltage VP , the slope of the characteristic

110
2. DIODE CHARACTERISTICS AND CIRCUITS
Figure 2.40: Tunnel diode symbol.
curve is zero. As the voltage increases beyond VP , the current also decreases. ÓÄÄe tunnel diode
characteristic curve in this region exhibits a negative dynamic resistance between the peak current
IP and the minimum or valley current IP . At the valley voltage, VV , corresponding to the valley
current IV , the slope of the characteristic curve is again zero. Beyond VV , the curve remains
positive. At the peak forward voltage, VF , the current again reaches the value of IP .
Since it is diÔ¨Écult to manufacture silicon tunnel diodes with a high ratio of peak-to-valley
current IP =IV , most commercially available tunnel diodes are made from germanium (Ge) or
gallium arsenide (GaAs). Table 2.2 is a summary of some of the static characteristics of these
devices.
ÓÄÄe operating characteristics of the tunnel diode are highly dependent on the load line
of the circuit in which the diode is operating. Some load lines may intersect the tunnel diode
characteristic curve in three places: the region between 0 and VP , between VP and VV , and beyond
VV . ÓÄÄis multi-valued feature makes the tunnel diode useful in high speed pulse circuit design.
High frequency (microwave) oscillators are often designed so that the tunnel diode is biased in
its negative dynamic resistance region.
Table 2.2: Typical tunnel diode parameters
1BSBNFUFST
(F
(B"T
4J
IP =IV



VP 	7



VV 	7



VF 	7



2.8.2
SCHOTTKY BARRIER DIODE
ÓÄÄe Schottky barrier diode (or simply Schottky diode) is a metal-semiconductor diode. ÓÄÄe circuit
symbol of the Schottky diode is shown in Figure 2.41. Metal-semiconductor diodes are formed
by bonding a metal (usually aluminum or platinum) to n- or p-type silicon. Metal-semiconductor
diode voltage-current characteristics are very similar to conventional p-n junction diodes and can
be described by the diode equation with the exception that the threshold voltage V is in the range
from 0.3 V to 0.6 V. ÓÄÄe physical mechanisms of operation of the conventional p-n junction diode
and the metal-semiconductor diode are not the same.

2.8. OTHER COMMON DIODES AND APPLICATIONS
111
Figure 2.41: Schottky diode symbol.
ÓÄÄe primary diÔ¨Äerence between metal-semiconductor and p-n junction diodes is in the
charge storage mechanism. In the Schottky diode, the current through the diode is the result of
the drift of majority carriers. ÓÄÄe Schottky diode switching time from forward to reverse bias is
very short compared to the p-n junction diode.
ÓÄÄerefore, Schottky diodes are often used in integrated circuits for high speed switching
applications. ÓÄÄe Schottky diode is easy to fabricate on integrated circuits because of its construc-
tion. ÓÄÄe low noise characteristics of the Schottky diode is ideal for the detection of low-level
signals like those encountered in radio frequency electronics and radar detection applications.
2.8.3
PHOTODIODE
ÓÄÄe photodiode converts optical energy to electric current. ÓÄÄe circuit symbol of the photodiode
is shown in Figure 2.42.
Figure 2.42: Photodiode symbol.
In order to make this energy conversion, the photodiode is reverse biased. Intensifying
the light on the photodiode induces hole-electron pairs that increase the magnitude of the diode
reverse saturation current. ÓÄÄe useful output of the photodiode its photocurrent which, for all prac-
tical purposes, is proportional to the light intensity (in Watts) on the device. ÓÄÄe proportionality
constant is called the Responsivity, R, which is usually given in amperes per watt and is dependent
on the wavelength of the light. Figure 2.43 shows a photodiode characteristic curve.
If the intensity of the light on the photodiode is constant, the photodiode can be mod-
eled as a constant current source so long as the voltage does not exceed the avalanche voltage.
Naturally, the photocurrent will vary with varying input light intensity. Since the photocurrent
can be very small, an electronic ampliÔ¨Åer is used in many applications to both boost the signal
level and to convert from a current to a voltage output. For example, in optical Ô¨Åber commu-
nication receivers, the average intensity of a time varying infrared light on the photodiode can
be signiÔ¨Åcantly less than 1 W. Taking a typical photodiode responsivity for Ô¨Åber optic appli-
cation of 0:7 A=W, 1 W of light will produce 0:7 A of average current. ÓÄÄis low level signal
must be ampliÔ¨Åed by electronic ampliÔ¨Åers for processing by other electronic circuits to retrieve
the transmitted information.

112
2. DIODE CHARACTERISTICS AND CIRCUITS
I
V
P
P1
P2
P3
P4
P5
P1, P2, P3, P4, P5 is the optical power
falling on the photodetector, with P5 being
the greatest power.
Figure 2.43: Characteristic curves of a photodiode.
2.8.4
LIGHT-EMITTING DIODE
ÓÄÄe light-emitting diode (LED) converts electric energy to optical energy (light). LEDs are used
for displays and are used as the light source for low cost Ô¨Åber optic communication transmitters.
By appropriate doping, the emission wavelength of the LED can be varied from the near-infrared
(< 2 m) to the visible (400 nm to 780 nm). ÓÄÄe symbol for the LED, shown in Figure 2.44, is
similar to that of the photodiode except for the direction of the arrows representing light being
emitted.
Figure 2.44: LED symbol.
When the LED is conducting, its diode voltage drop can be about 1.7 V although like
small-signal diodes, they can vary due to materials used to fabricate the LED. ÓÄÄe intensity of the
light emitted from the LED is proportional to the current through the diode and is characterized
by the so called light intensity-current (L-I) curve shown in Figure 2.45a. ÓÄÄe LED also has a
current-voltage relationship depicted in Figure 2.45b.
When using the LED in a circuit, a series current-limiting resistor is used to prevent de-
struction should large currents Ô¨Çow through the LED. ÓÄÄe magnitude of the current-limiting
resistor is calculated by limiting the current though the LED to a desired level IOP, less than the
maximum operating current with a diode threshold voltage of V. For example, in Figure 2.46, if
the diode threshold voltage is 1.7 V and IOP D 10 mA provides a satisfactory optical output, the

2.9. CONCLUDING REMARKS
113
I
L
(a)
I
V
(b)
Figure 2.45: (a) L-I characteristic curve of the LED; (b) LED I-V characteristic curve at low bias
current.
C
 V$$
R
I01
Figure 2.46: Simple LED driving circuit.
current-limiting resistor is
R D VCC   V
IOP
D
5   1:7
10  10 3 D 330 :
2.9
CONCLUDING REMARKS
ÓÄÄe semiconductor diode has been described in this chapter as the most basic non-linear electronic
device. It is a two terminal device that provides small resistance when currents Ô¨Çow through the
diode from the anode to the cathode and extremely large resistance to currents in the reverse
direction. Large reverse voltages force the diode into breakdown and the dynamic resistance again
becomes small. Diode applications utilize the characteristic properties of the diode in one or more
of these three regions of operation:
‚Ä¢ the forward bias region (V  V),

114
2. DIODE CHARACTERISTICS AND CIRCUITS
‚Ä¢ the reverse bias region (V > V  Vz), and
‚Ä¢ the zener region (V < Vz).
While nearly-exact, all-region, analytic expressions for the diode V-I relationship were pre-
sented, it was shown that piece-wise linear approximate expressions for the diode V-I relationship
can, in many cases, provide an adequate representation of the performance of the diode. Other ap-
plications allow for even further simpliÔ¨Åcation. ÓÄÄese linear models and their simpliÔ¨Åed versions
are summarized in Table 2.3.
Table 2.3: Regional linear models of a diode
3FHJPO
-JOFBS .PEFM
4JNQMJmFE .PEFM
'PSXBSE CJBT
,
rd
V 
"
,
V 
"
3FWFSTF CJBT
,
IS
"
PS
,
rr
"
,
"
;FOFS
"
rZ
VZ
"
"
VZ
,
ÓÄÄe diode was shown to be useful in a number of applications determined by the sur-
rounding circuitry. ÓÄÄe Zener diode, tunnel diode, Schottky diode, photodiode, and the LED
were introduced as diodes with properties that necessary for specialized electronic applications.
In later chapters, additional linear and non-linear diode applications will be examined.
Summary Design Example
Many electronic applications have a need for backup electrical power when there is a primary
power failure. ÓÄÄis backup may come in the form of very large-value capacitors (1 F or greater),
battery systems, or generators powered by an internal combustion engine. One such electronic
application operates with the following power requirements:
‚Ä¢ Allowable input voltage ‚Äî 5 V < VCC < 9 V
‚Ä¢ Current draw ‚Äî 100 mA < I < 500 mA.

2.9. CONCLUDING REMARKS
115
ÓÄÄe primary power source, VCC, provides a nominal voltage of 8 V Àô 1 V. Design a backup
power system that will provide adequate auxiliary power when the primary power source fails (i.e.,
VCC D 0). ÓÄÄe maximum duration of primary power failure is 2 hours.
Solution:
ÓÄÄe total power requirement for this system lies in the range:
0:5 W < PT < 4:5 W:
Capacitive backup is a poor choice for this system: even if the largest available capacitors are used,
it will only last a few seconds. Conversely, motorized generators are inappropriately large for this
system: a 0.04 Hp motor would be more than adequate to power a 5 W generator. Of the three
given choices, the best for this application is a rechargeable battery backup.
ÓÄÄe design goals for the backup system include:
‚Ä¢ the battery backup powers the system only during primary power failure
‚Ä¢ the battery backup is recharged at a controlled rate during normal operation
‚Ä¢ the battery backup is protected against excessive recharging .
All design goals can be met with a network composed of diodes and a resistor. ÓÄÄe proposed
design is as shown. During normal operation the system state is:
‚Ä¢ D1 - ON, D2 - OFF, & Dz either OFF or in the Zener region. Resistor, R, controls the
rate of charging of the battery and Dz prevents overcharging the battery.
During backup operation the system state is:
‚Ä¢ D1 - OFF, D2 - ON, & Dz OFF. D1 blocks current discharge to the primary power source
and D2 provides a low-impedance path to the load.
ÓÄÄe properties of the system components must be speciÔ¨Åed.
1. ÓÄÄe battery voltage must lie within acceptable ranges for both providing auxiliary power and
receiving current for recharge. Auxiliary power voltage must be greater than the minimum
voltage required by the load plus V and smaller than the minimum voltage provided by the
primary power source minus V:
5 C V < battery voltage < 7   V:
A 6 V battery is a good choice for this system. ÓÄÄe battery must also have a capacity so that
backup will be provided during the entire time of primary power failure. Battery capacity
is measured in the product of current and time (i.e., ampere-hours). ÓÄÄis system requires a
battery with a capacity greater than one ampere-hour.
Battery capacity > (max. current)(time) D .500 mA/.2 hours/ D 1 ampere-hour:

116
2. DIODE CHARACTERISTICS AND CIRCUITS
  C
D
R
C
DZ
D
 C
1SJNBSZ
1PXFS
. Àô / 7
&MFDUSPOJD
4ZTUFN
 7 UP  7
#BUUFSZ
Figure 2.47: Proposed backup power system.
2. D1 and D2 must have suÔ¨Éciently large current ratings. In each case the diode must be
capable of carrying a minimum of 500 mA continuously.
3. Battery recharging current must be limited. Every battery type has a recommended rate
of charge in order to maintain proper operation for a long life. A typical value for a small
battery such as the one speciÔ¨Åed here is approximately 20 mA. ÓÄÄe resistor, R, can then be
determined from the nominal values for the primary power and battery voltages.
R D 8 V   6 V
20 mA
D 100 :
ÓÄÄe power rating is given by the maximum voltage squared divided by the resistance:
PR > .9   6/2
100
D 0:03 W
)
a 1/4 Watt resistor will suÔ¨Éce.
4. ÓÄÄe Zener diode provides protection against over charging the battery. As batteries are over-
charged, the battery voltage increases. Depending on the type of battery chosen, a maximum
voltage will determine the Zener voltage. Maximum recharging current determines the ca-
pacity of the Zener diode. A typical overvoltage for small batteries is approximately 0.2 V,
which leads to:
VZ D 6:2 V:
ÓÄÄe maximum recharging current is 30 mA. ÓÄÄis corresponds to a maximum power dissi-
pation in the Zener diode of 0.19 W. A 1/4 W diode will suÔ¨Éce.

2.10. PROBLEMS
117
Summary component list
‚Ä¢ One 6 V, rechargable battery with at least 1 ampere-hour capacity.
‚Ä¢ Two power diodes with at least a 500 mA rating.
‚Ä¢ One 1/4 W, 100  resistor.
‚Ä¢ One 6.2 V, 1/4 W Zener diode
2.10
PROBLEMS
2.1.
A Silicon diode has a reverse saturation current of 0.1 nA and an empirical scaling con-
stant,  D 2. Assume operation at room temperature.
(a) At what diode voltage will the reverse current attain 99% of the saturation value?
(b) At what diode voltage will the forward current attain the same magnitude?
(c) Calculate the forward currents at diode voltages of 0.5 V to 0.8 V in 0.1 V incre-
ments.
2.2.
A Silicon diode ( D 2) at room temperature conducts 1 mA when 0.6 V is applied across
its terminals.
(a) Determine the diode reverse saturation current.
(b) What will the diode current be if 0.7 V is applied across it?
2.3.
Experimental data at 25ƒ±C indicates that the forward biased current, ID, Ô¨Çowing through
a diode is 2:5 A with a voltage drop across the diode, VD, of 0.53 V and ID D 1:5 mA
at VD D 0:65 V. Determine:
(a) 
(b) IS
(c) ID at VD D 0:60 V
2.4.
For the diode in the above problem, what is the diode voltage drop, VD, at
(a) ID D 1:0 mA at 50ƒ±C
(b) ID D 1:0 mA at 0ƒ±C
2.5.
A Silicon diode has a reverse saturation current of 1 nA and an empirical scaling constant,
 D 2. Assume operation at room temperature.
(a) A positive voltage of 0.6 V is applied across the diode, determine the diode current.

118
2. DIODE CHARACTERISTICS AND CIRCUITS
(b) What voltage must be applied across the diode to increase the diode current by a
factor of ten?
(c) What voltage must be applied across the diode to increase the diode current by a
factor of one hundred?
2.6.
A diode is operating in a circuit in series with a constant current source of value I. What
change in the voltage across the diode will occur if an identical diode is placed in parallel
with the Ô¨Årst? Assume I  IS. What if two identical diodes are placed in parallel with
the Ô¨Årst?
2.7.
A Silicon diode has a reverse saturation current of 1 nA and an empirical scaling constant,
 D 1:95. Determine the percentage change in diode current for a change of temperature
from 27ƒ±C to 43ƒ±C for diode voltages of:
(a)  1 V
(b) 0.5 V
(c) 0.8 V
2.8.
A diode at room temperature has 0.4 V across its terminals when the current through
it is 5 mA and 0.42 V when the current is twice as large. What values of the reverse
saturation current and empirical scaling constant allow this diode to be modeled by the
diode equation?
2.9.
At room temperature, a diode with  D 2 has 2.5 mA Ô¨Çowing through it with 0.6 V
across its terminals. (a) Find Vd when ID D 10 mA. (b) Determine the reverse saturation
current. (c) ÓÄÄe diode is connected in series with a 3 V DC source and a resistance of
200 . Find ID if the diode is operating in the forward-bias region.
2.10. Let the reverse saturation current of a diode equal 15 nA and Vt D 25:6 mV.
If ID D 5 mA, Ô¨Ånd
(a) Vd,
(b) Vd=ID,
(c) rd.
If ID varies over the range 4:8 mA  ID  5:2 mA, what is the range of
(d) Vd and
(e) rd?

2.10. PROBLEMS
119
2.11. When a 20 A current is initially applied to a Silicon diode @ 300K of a particular char-
acteristic, the voltage across the diode is VD D 0:69 V. With so much current Ô¨Çow-
ing through the diode, the power dissipation raises the operating temperature of the
device. ÓÄÄe increased temperature eventually causes the diode voltage to stabilize at
VD D 0:58 V.
(a) What is the temperature rise in the diode?
(b) How much power is dissipated in the diode at the two operating conditions men-
tioned?
(c) What is the temperature rise per watt of power dissipation?
2.12. A Silicon diode with parameters
IS D 5 nA
 D 2
is placed in the given circuit.
(a) Determine the diode current and voltage.
(b) How much power is dissipated in each circuit element?
 7
: L√ä
: L√ä
2.13. Determine the current I in the given circuit if the diode is described by:
IS D 3 nA
&
 D 1:9
Hint: Find the ÓÄÄ√©venin equivalent of the total circuit connected to the diode terminals.
 "
: L√ä
: L√ä
I
: L√ä

120
2. DIODE CHARACTERISTICS AND CIRCUITS
 7
: L√ä
: L√ä
I
C
 V
(a)
 7
: L√ä
: L√ä
I
: L√ä
C
 V
D
D
(b)
2.14. Find the values of I and V for the circuits shown below. Assume that the diodes are ideal.
2.15. Find the values of all currents, I, and voltage, V , for the circuits shown below. Assume
that the diodes are ideal.
 "
: L√ä
: L√ä
I
: L√ä
C
 V
(a)
 7
I
: 7
I
: L√ä
C
 V
I
D
D
(b)
2.16. ÓÄÄe reverse saturation current for the silicon diode operating at room temperature in the
circuit below is IS D 15 pA.
(a) Sketch vo as a function of time in milliseconds for vi.
(b) Repeat (a) if vi.t/ is a 2 V peak-to-peak signal with the same period as the square
wave in (a).

2.10. PROBLEMS
121
C
 vi.t/
R
 √ä
R
 √ä
C
 vo.t/
vi.t/; 7

t; NT




 
2.17. ÓÄÄe circuit shown includes a diode with the following speciÔ¨Åcations:
 D 2
and
IS D 15 pA
operating at room temperature. Let
vi .t/ D 0:1 sin !ot V:
(a) Determine the quiescent .vi.t/ D 0/ current in the diode.
(b) Find the dynamic resistance, rd, of the diode.
(c) Find the output voltage, vo.
 7
R
 √ä
R
 √ä
C
 vi.t/
R
 √ä
C
 vo.t/
2.18. A Silicon diode has a reverse saturation current of 8 nA and an empirical scaling constant,
 D 2. Find the diode current in the given circuit as a function of time.
(a) Using load line techniques
(b) Using SPICE

122
2. DIODE CHARACTERISTICS AND CIRCUITS
 N"
 √ä
 √ä
C
 : TJO t
2.19. ÓÄÄe four-diode circuits below uses identical diodes described by  D 2 and IS D 1:5 pA.
(a) For the circuit shown in Figure (a), determine the value of the current source to
obtain an output voltage Vo D 2:6 V.
(b) Find the change in output voltage for the circuit in Figure (b). How much current
is drawn away by the load?
I
C
 Vo
(a)
I
R
 √ä
C
 Vo
(b)
2.20. A Silicon diode with parameters
IS D 5 nA
 D 2
is carrying a forward current of 1 mA. Find the following:
(a) ÓÄÄe diode forward dynamic resistance
(b) ÓÄÄe diode threshold voltage
(c) A linear model of the diode at that operating point.
2.21. For the logarithmic ampliÔ¨Åer shown (let vD  Vt, assume ideal OpAmps):

2.10. PROBLEMS
123
(a) Find the expression for the output voltage in terms of the input voltage.
 C
RS
vS
C
 vD
vo
(b) Find the expression for the output voltage in terms of the input voltage for the anti-
logarithmic ampliÔ¨Åer.
 C
C
  vD
vS
Rf
vo
D
2.22. ÓÄÄe diodes in the circuit are modeled by a simple model:
V D 0:7
rd D 0
rr D 1
Sketch the transfer characteristic for  25  vi  25 V. In each region indicate which
diode(s) are ON. Also indicate all slopes and voltage levels on the sketch.
C
: L√ä
 L√ä
C
   L√ä
 7
vi
vo
2.23. For the circuits below, plot the output voltage against the input voltage. Assume Silicon
diodes.

124
2. DIODE CHARACTERISTICS AND CIRCUITS
C
 L√ä
 L√ä
C
   √ä
 7
vi.t/
vo.t/
C
 L√ä
C
   √ä
 √ä
vi.t/
vo.t/
2.24. Design a half-wave unregulated power supply to provide an output DC voltage of 10 V
with a peak-to-peak ripple voltage of 0.1 V. Assume a 120 V, 60 Hz supply. Use trans-
former coupling. Provide both analytical design and SPICE outputs. Piece-wise linear
models of diodes may be used for your analytical design.
2.25. Design an unregulated half-wave rectiÔ¨Åer power supply with transformer input coupling
that has an input of 120 VRMS at 60 Hz and requires a maximum DC output voltage of
17 V and a minimum of 12 V. ÓÄÄe power supply will provide power to an electronic circuit
that requires a constant current of 1 A. Determine the circuit conÔ¨Åguration, transformer
winding ratio, and capacitor size. Assume no losses by the transformer and a diode V D
0:7 V. Use SPICE to conÔ¨Årm the operation of the circuit.
2.26. Design a full-wave bridge rectiÔ¨Åer to provide an output DC voltage of 10 V with a peak-
to-peak ripple voltage of 0.1 V. Assume a 120 V, 60 Hz supply. Use transformer coupling.
Provide only the analytical solution. Piece-wise linear models of diodes may be used for
your design.
2.27. Given the following diode circuit. Assume diodes with the following properties:
V D 0:7 V
rd D 0
rr D 1
(a) What range of values for VCC will produce both the following design goals?
‚Ä¢ if V1 D 25 V and V2 D 0 V, then Vo D 3 V

2.10. PROBLEMS
125
‚Ä¢ if V1 D V2 D 25 V, then Vo  10 V
(b) Choose VCC to be the midpoint of the range calculated in part (a). Calculate the
diode currents for V1 D V2 D 25 V.
V$$
 L√ä
 √ä
V
 √ä
V
Vo
: 7
2.28. ÓÄÄe diodes in the circuit are modeled by a simple model:
V D 0:7 V
rd D 0
rr D 1
Sketch the transfer characteristic for 0  vi  30 V. In each region indicate which
diode(s) are ON. Also indicate all slopes and voltage levels on the sketch.
C
: L√ä
C
  : L√ä
 7
: L√ä
 7
: L√ä
vi
vo
2.29. Sketch the transfer characteristic with  40V  Vi  40 V for the circuit shown. On the
sketch indicate all signiÔ¨Åcant voltage levels and slopes. In each region indicate the state
of each diode. ÓÄÄe diodes have the following approximate properties:
rd  0
V  0:7
rr  1

126
2. DIODE CHARACTERISTICS AND CIRCUITS
C
 √ä
C
   7
: L√ä
 7
: L√ä
: L√ä
Vi
Vo
E
E
E
2.30. Design a circuit that clamps a signal to 5 V and clips it below  5 V. Plot the output when
the input signal is vi.t/ D 10 cos≈í2.1000/t¬ç V. Piece-wise linear models of diodes may
be used for your analytical design.
2.31. Analyze the voltage tripler-quadrupler shown. Assume vi.t/ is sinusoidal.
(a) Calculate the maximum voltage across each capacitor.
(b) Calculate the peak inverse voltage of each diode.
C
 C
C
C
C
vi
D
D
D
D
5SJQMFS
2VBESVQMFS
2.32. Given the following circuit and diode data:
(a) Calculate the diode currents and voltages if Vs D 5 V.
(b) Calculate the diode currents and voltages if Vs D 50 V.
C
 VS
: L√ä
D
D
IS 	¬ò"
 	o
VZ 	7
D



D




2.10. PROBLEMS
127
2.33. A simple Zener diode voltage regulator is under design. ÓÄÄe design constraints are:
Supply voltage
‚Äî
Vs D 150 V
Zener voltage
‚Äî
Vz D 50 V
Zener current range
‚Äî
5 mA  IZ  50 mA
(a) Determine the value of the regulator resistor, R, so that voltage regulation is main-
tained for a load current in the range: 1 mA  IL  IL.max/. What is the maximum
load current, IL.max/
(b) What power rating is necessary for the resistor, R?
(c) If the variable load of part a is replaced by a 2 k resistor and the regulator is con-
structed using the resistor R calculated in part (a), over what range of supply voltages
will regulation be maintained?
2.34. A load draws between 20 mA and 40 mA at a voltage of 20 VDC. ÓÄÄe available DC
power varies between 100 and 140 VDC.
(a) Design a voltage regulator using the following components:
‚Ä¢ Resistors ‚Äì any size: any number
‚Ä¢ Zener Diode ‚Äì regulates for a Zener current of 5 mA to 50 mA.
(b) ÓÄÄe value engineering department has found an ‚Äúequivalent‚Äù Zener diode that can
be purchased for 70% of the cost of your original diode. ÓÄÄis diode regulates for a
Zener current of 3 mA to 42 mA.
What eÔ¨Äect on your design will the substitution have? Is a redesign necessary?
2.35. A load draws between 100 mA and 400 mA at 5 V. It is receiving power from an unreg-
ulated power supply that can vary between 7.5 V and 10 V. Design a Zener diode voltage
regulator using a 5 V Zener diode that regulates for diode currents between 50 mA and
1.1 A. Show the circuit diagram for the completed design. Be sure to specify the power
rating of any necessary resistors.
2.36. Design a wall socket power converter that plugs into a standard electrical wall socket
and provides an unregulated DC voltage of 6 V to a portable Compact Disk player. For
maximum conversion eÔ¨Éciency, a transformer-coupled full-wave bridge rectiÔ¨Åer is re-
quired. ÓÄÄe output ripple of the converter is speciÔ¨Åed to be less than 10% and must be
able to provide 0.25 A of constant current. Assume no losses by the transformer and diode
V D 0:7 V.
(a) Determine the circuit conÔ¨Åguration, transformer winding ratio, and capacitor size.
Use SPICE to conÔ¨Årm the operation of the circuit.

128
2. DIODE CHARACTERISTICS AND CIRCUITS
(b) A 6 V Zener diode is used to clamp the output of the wall-mounted converter.
Adjust the circuit parameters to insure stable 6 V output from the converter. Use
SPICE to conÔ¨Årm the operation of the circuit.
2.37. Each diode is the given circuit is described by a linearized volt-ampere characteristic with
dynamic forward resistance, rd, and threshold voltage V. ÓÄÄe values for these parameters
are listed in the table. ÓÄÄe voltage source has value:
V D 200 V:
(a) Find the diode currents if R D 20 k.
(b) Find the diode currents if R D 4 k.
V
R
%
%
%JPEF
%
%
rd


V 


rr
1
1
2.38. For the circuit shown below:
(a) Ô¨Ånd the equation for the DC load line and plot on the diode characteristic curve
provided.
(b) Find the AC load line equation and plot on the diode characteristic curve.
(c) Find vo for !o D 2.1000/ rad=s.
 7
R
 L√ä
.    "/ DPT !ot
C
1
R
 √ä
C
 vo
2.39. For the circuit shown below:
(a) Find the equation for the DC load line and plot on the diode characteristic curve
provided.
(b) Find the AC load line equation and plot on the diode characteristic curve.
(c) Find vo for !o D 2.1000/ rad=s.

2.10. PROBLEMS
129
 7
C
 . 7/ DPT !ot
R
 L√ä
C
 vR
   vR
C
1
R
 √ä
R
 √ä
C
 vo
2.40. For the circuit shown below:
(a) Find the equation for the DC load line and plot on the diode characteristic curve
provided.
(b) Find vo for !o D 2.1000/ rad=s.
 7
C
 . 7/ DPT !ot
R
 √ä
R
 √ä
C
 vo

130
2. DIODE CHARACTERISTICS AND CIRCUITS
2
1
0
1
2
3
4
5
2
0
2
4
6
8
10
12
14
16
18
20
V  [in volts]
I [in mA]
Figure 2.48: Diode curve for Problems 2.38 and 2.39.
 7
C
 . 7/ DPT !ot
R
 √ä
R
 √ä
C
 vo
Figure 2.49: Diode curve for Problem 2.40.
2.11
REFERENCES
[1] Ghausi, M. S., Electronic Devices and Circuits: Discrete and Integrated, Holt, Rinehart and
Winston, New York, 1985.
[2] Millman, J., Microelectronics, Digital and Analog Circuits and Systems, McGraw-Hill Book
Company, New York, 1979.
[3] Colclaser, R. A., Neaman, D. A., and Hawkins, C. F., Electronic Circuit Analysis: Basic
Principles, John Wiley & Sons, New York, 1984.
[4] Mitchell, F. H and Mitchell, F. H., Introduction to Electronics, Second Edition, Prentice-
Hall, Englewood CliÔ¨Äs, 1992.
[5] Savant, C. J., Roden, M. S., and Carpenter, G. L., Electronic Design: Circuit and Systems,
Benjamin/Cummings Publishing Company, Redwood City, 1991.

2.11. REFERENCES
131
[6] Sedra A. S. and Smith, K. C., Microelectronic Circuits, Second Edition, Holt, Rinehart and
Winston, New York, 1987.
[7] Tuinenga, P. W., SPICE: A Guide to Circuit Simulation & Analysis Using PSpice, Second
Edition, Prentice-Hall, Englewood CliÔ¨Äs, 1992.
[8] ÓÄÄorpe, T. W., Computerized Circuit Analysis with SPICE, John Wiley & Sons, New York,
1992.
[9] Colclaser, R. A. and Diehl-Nagle, S., Materials and Devices for Electrical Engineers and
Physicists, McGraw-Hill, New York, 1985.
[10] Streetman, B. G., Solid State Electronic Devices, Second Edition, Prentice-Hall, Englewood
CliÔ¨Äs, 1990.
[11] Navon, D. H., Semiconductor Micro-devices and Materials, Holt, Rinehart & Winston, New
York, 1986.
[12] Grebene, A. B., Bipolar and MOS Analog Integrated Circuit Design, John Wiley & Sons,
New York, 1984.
[13] Mayer, W. and Lau, S. S., Electronic Materials Science: For Integrated Circuits in Si and GaAs,
Macmillan, New York, 1990.


133
C H A P T E R
3
Bipolar Junction Transistor
Characteristic
ÓÄÄe Bipolar Junction Transistor (BJT) is perhaps the most basic of three-terminal semiconductor
devices. It can be found, for example, as a vital component in digital and analog integrated circuits,
audio and other frequency range ampliÔ¨Åers, radio electronics, and electronic control devices with
a wide range of applications. ÓÄÄe BJT is an active device that is highly non-linear, and, along with
applications in non-linear circuitry, plays an important part in many linear electronic applications.
ÓÄÄe apparent contradiction of a non-linear device being useful in linear applications is placated
by a region of BJT operation that is nearly linear. Non-linear BJT operation typically involves a
transition between BJT operating regions.
BJTs are constructed with two p-n junctions sharing a common region, identiÔ¨Åed as the
base region. ÓÄÄis common region, lying between two regions of the complementary doping, causes
the two diode-like p-n junctions to become coupled.¬π ÓÄÄe base region may be doped as either a
p-region or an n-region: the two types of BJT formed are identiÔ¨Åed as npn or pnp respectively.
Before proceeding with technical descriptions of the operation of a BJT, it is necessary
to deÔ¨Åne appropriate descriptive conventions. ÓÄÄe two circuit symbols for BJTs are shown in
Figure 3.1.
IB
 !
#
#IC
$
"IE
&
IB
 !
#
#IC
$
"IE
&
OQO
QOQ
Figure 3.1: BJT circuit symbols.
¬πExtensive discussions of the semiconductor physics that lead to coupled p-n junctions forming a bipolar junction transistor
are not within the scope of this electronics text. ÓÄÄe authors suggest several texts in semiconductor physics and electronic
engineering materials at the end of this chapter for those readers interested in these aspects of physical electronics.

134
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
ÓÄÄe three terminals of a BJT are uniquely deÔ¨Åned by the circuit symbols and are identiÔ¨Åed
as:
‚Ä¢ C‚Äîthe Collector
‚Ä¢ B‚Äîthe Base
‚Ä¢ E‚Äîthe Emitter
ÓÄÄe ordering of the characterizing letters npn or pnp indicates the doping type of the Col-
lector, Base, and Emitter regions, respectively. ÓÄÄe two types of BJT have unique symbolic rep-
resentation characterized by the direction of the arrow on the Emitter terminal, which indicates
the direction current would Ô¨Çow if the base-emitter junction were forward biased. ÓÄÄe current
entering each terminal is identiÔ¨Åed with the subscript of the terminal: the positive direction for
all currents is into the device (i.e., IB is the current entering the base of the transistor as is drawn in
Figure 3.1). ÓÄÄe BJT terminal voltage diÔ¨Äerences will be identiÔ¨Åed with standard double-subscript
notation: voltage at Ô¨Årst subscript with the second subscript as reference. For example, VBE is the
voltage at the base terminal with the emitter terminal taken as reference (VBE D VB   VE).
As is true of all chapters in this book, the focus of this chapter is on quasistatic (low-
frequency), large-signal analysis. Book 2 of the series will focus on small-signal linear applications
(ampliÔ¨Åers, etc.) of BJTs. Book 3 will explore the higher frequency ranges.
ÓÄÄis chapter begins with discussion of the principles of BJT operation: the non-linear char-
acteristics of BJT operation are explored through the non-linear Ebers-Moll equations. Quanti-
tative results are obtained through graphic techniques and analytic characterization using SPICE
and MathCAD. In order to simplify the analysis of BJT operation, four simple, linear models for
the BJT, one for each of its four regions of operation, are derived. Digital logic gates provide a
good example of circuitry eÔ¨Äectively using BJT regional transitions: the operational characteristics
of three BJT logic gate families are explored.
In order to use the BJT as a linear device, operation must be restricted to single region
operation. AmpliÔ¨Åers, the most common BJT linear devices, operate with BJTs biased into a
linear region using a variety of circuit topologies. ÓÄÄese bias circuits are explored with close interest
on two signiÔ¨Åcant design criteria: the establishment of a Ô¨Åxed quiescent operating point and the
stability of that operating point to variation in the BJT characteristic parameters.
ÓÄÄe summary design example explores a non-linear use of a BJT as a controlled switch in
a Zener diode voltage regulator circuit. Such usage can greatly increase circuit eÔ¨Éciency while
reducing component cost.
3.1
BJT V-I RELATIONSHIPS
Much like the semiconductor diode, the Bipolar Junction Transistor can be described empirically
by a set of experimentally derived curves or theoretically by a set of equations. Because there are

3.1. BJT V-I RELATIONSHIPS
135
three terminals and the action of the two p-n junctions are coupled, a single V-I relationship (as
was possible for the diode) is not applicable to the BJT: a set of curves or equations is necessary.
A set of empirical curves for a typical npn BJT is shown in Figure 3.2(a‚Äìd). While only the
Ô¨Årst (a & b) or last (c & d) pair of curves are necessary for complete description of the BJT, both
pairs are shown for completeness. ÓÄÄese characteristic curves are grouped into two categories:
Common base characteristics (Figure 3.2a‚Äìb):
Input characteristics: In common base conÔ¨Ågurations, the emitter terminal is the input and the
base-emitter junction is the primary control. Figure 3.2a is a plot of the input (emitter)
current as a function of the control (base-emitter) voltage with the output (base-collector)
voltage as a parameter.
Output characteristics: ÓÄÄe output for this conÔ¨Åguration is at the collector terminal. Figure 3.2b
is a plot of the output (collector) current as a function of the output (collector-base) voltage
with the input (emitter) current as a parameter.
Common emitter characteristics (Figure 3.2c‚Äìd):
Input characteristics: In common emitter conÔ¨Ågurations, the base terminal is the input and the
base-emitter junction is the primary control. Figure 3.2c is a plot of the input (base) current
as a function of the control (base-emitter) voltage with the output (collector-emitter) voltage
as a parameter.
Output characteristics: ÓÄÄe output for this conÔ¨Åguration is also at the collector terminal.
Figure 3.2d is a plot of the output (collector) current as a function of the output (collector-
emitter) voltage with the input (base) current as a parameter.
One of the most accurate and simple theoretical characterizations of the BJT are the Ebers-
Moll equations, initially derived by J. J. Ebers and J. L. Moll.¬≤ ÓÄÄese equations relate the collector
and emitter currents to the base-collector junction and base-emitter junction voltages. ÓÄÄe third
BJT current, base current, may then be calculated using KirchhoÔ¨Ä‚Äôs Current Law applied to the
BJT as a whole:
IB D  .IC C IE/:
(3.1)
ÓÄÄe collector-emitter voltage may be derived from the base-collector and base-emitter voltages
by applying KirchhoÔ¨Ä‚Äôs Voltage Law around the BJT terminals:
VCE D VBE   VBC:
(3.2)
¬≤J. J. Ebers and J. L. Moll, ‚ÄúLarge Signal Behavior of Junction Transistors,‚Äù Proceedings of the IRE, Vol. 42, No. 12, December
1954, pp. 1761‚Äì1772.

136
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
(a)
(b)
(c)
(d)
Figure 3.2: 2N2222A input and output characteristics.
ÓÄÄe Ebers-Moll equations for an npn BJT¬≥ are given by:
IE D  IES

e
VBE
Vt   1

C ÀõRICS

e
VBC
Vt   1

(3.3a)
IC D  ICS

e
VBC
Vt   1

C ÀõF IES

e
VBE
Vt   1

(3.3b)
¬≥pnp BJTs are constructed with the p-n junctions in the opposite direction from npn BJTs. ÓÄÄerefore, the polarities the junction
voltages and currents must be reversed. ÓÄÄe Ebers-Moll equations for pnp BJTs are:
IE D IES
 
e
VEB
Vt   1
!
  ÀõRICS
 
e
VCB
Vt   1
!
IC D ICS

e
VCB
Vt   1

C ÀõF IES

e
VEB
Vt   1


3.1. BJT V-I RELATIONSHIPS
137
where Vt is the voltage equivalent temperature deÔ¨Åned in Chapter 2,  is an empirical scaling
constant that depends on geometry, material, and doping levels,‚Å¥ and IES and ICS are the emitter
and collector p-n junction saturation currents for a speciÔ¨Åed temperature. As with diode leakage
currents, IES and ICS have temperature variation similar to p-n junction temperature variation
(described in Section 2.1): the saturation currents roughly double with every 6ƒ±K increase in
temperature.
ÓÄÄe quantities ÀõF and ÀõR have particular signiÔ¨Åcance. In order to understand this signiÔ¨Å-
cance, it is best to mentally perform two mental experiments upon the equations. As a Ô¨Årst test,
set VBD  Vt and VBC   Vt, that is strongly forward bias the base-emitter junction while the
base-collector junction is strongly reverse biased. ÓÄÄe terms with IES in Equations (3.3) become
negligible and IE and IC are related by ÀõF :
IC   ÀõF IE
(3.4)
ÀõF is therefore identiÔ¨Åed as the DC collector-emitter current gain.
Figure 3.2b & d graphically demonstrate this relationship for two diÔ¨Äerent circuit connec-
tions of a BJT. It can be seen from the curves that the quantity ÀõF is very close to, but slightly
smaller than, unity. Equation (3.1) can be substituted into Equation (3.4) to get the ratio of the
collector current to the base current.
IC D
ÀõF
1   ÀõF
IB D ÀáF IB;
where ÀáF D
ÀõF
1   ÀõF
:
(3.5)
Figure 3.2d graphically demonstrates this relationship. It can be seen that these bias conditions
lead to a region where an approximate linear relationship exists among the BJT currents, this linear
region is identiÔ¨Åed as the forward-active region and is deÔ¨Åned by forward biased base-emitter and
reverse biased base-collector junctions.
If the opposite biasing scheme is used: set VBC  Vt and VBE   Vt, that is strongly
forward bias the base-collector junction while the base-emitter junction is strongly reverse biased.
ÓÄÄe terms with ICS in Equations (3.3) become negligible and IE and IC are now related by ÀõR:
IE   ÀõRIC
(3.6)
ÀõR is identiÔ¨Åed as the DC collector-emitter reverse current gain.
A relationship similar to Equation (3.5) can be determined relating the emitter and base
currents.
IE D
ÀõR
1   ÀõR
IB D ÀáRIB;
where ÀáR D
ÀõR
1   ÀõR
:
(3.7)
‚Å¥ÓÄÄe Ebers-Moll equations are written here with a single value of . In fact, it is possible for each of the p-n junctions to have
an individual value of this scaling constant. In practice, the values are nearly identical: hence the use of a single value here.
SPICE and most other circuit emulators allow for the possibility of individual junction values of  and require the user to
input both values should a change from the default value of unity be desired.

138
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
Figure 3.2d also demonstrates this relationship (VCE < 0). Here the bias conditions again lead
to an approximate linear relationship among the BJT currents. ÓÄÄis linear region is identiÔ¨Åed as
the inverse-active region and is deÔ¨Åned by forward biased base-collector and reverse biased base-
emitter junctions. Notice that ÀáR is typically much smaller than ÀáF . While it is possible for a
BJT to have the forward and reverse values of Àá to be nearly identical, bipolar junction transistors
are typically designed for optimal performance in the forward-active region: this design process
leads to the signiÔ¨Åcantly larger value for ÀáF than for ÀáR. Manufacturing conditions lead to a
relationship between the forward and reverse current gain expressions:
ÀõRICS D ÀõF IES D IS:
(3.8)
Where IS, the transistor saturation current, is a constant for any particular BJT. It should be noted
that Equations (3.4) & (3.5) and (3.5) & (3.7) apply to diÔ¨Äerent biasing conditions and cannot be
valid simultaneously: each set of bias conditions has its own application.
ÓÄÄere are two other regions of particular interest in the operation of a BJT. ÓÄÄe Ô¨Årst of these
occurs when both base-collector and base-emitter junctions are reverse-biased. Under these bias
conditions the emitter and collector currents become (simplifying Equation (3.3))
IE  IES   ÀõRICS
(3.9)
and
IC  ICS   ÀõF IES:
(3.10)
ÓÄÄe currents become basically junction leakage currents. ÓÄÄis region of BJT operation corresponds
to two p-n junctions that are reverse biased or turned oÔ¨Ä. ÓÄÄe region is called the cutoÔ¨Äregion.
ÓÄÄe Ô¨Ånal region of interest occurs when both p-n junctions are forward-biased. ÓÄÄis region
is highly non-linear and is shown in Figure 3.2b & d by the convergence of curves near the origin of
the horizontal axis. In this region the relationships between the BJT currents is not clear, however
the terminal base-emitter and base-collector voltages correspond to voltage across forward biased
p-n junctions and therefore lie in the range of approximately 0.6 V to 0.9 V. ÓÄÄis region is called
the saturation region.
ÓÄÄe Ebers-Moll equations can be easily converted into a circuit model consisting of a pair
of diodes and a pair of dependent current-controlled current sources. ÓÄÄis highly useful model is
shown for an npn BJT‚Åµ in Figure 3.3.
Notice that KirchhoÔ¨Ä‚Äôs current law applied to the emitter and collector nodes produces the fol-
lowing equations:
IE D  IF C ÀõRIR
(3.11)
IC D  IR C ÀõF IF
(3.12)
‚ÅµÓÄÄe Ebers-Moll model for a pnp Bipolar Junction Transistor takes exactly the same form as that of an npn BJT except the
two diodes are reversed in direction. ÓÄÄe dependent current sources and their controlling currents keep the same polarity even though
forward-biased and reverse-biased now imply currents in the opposite direction.

3.2. THE BJT AS A CIRCUIT ELEMENT
139
#
IB
IR
ÀõF IF
IF
ÀõRIR
IC
$
IE
&
Figure 3.3: ÓÄÄe Ebers-Moll model of an npn BJT.
where the currents in the diodes are given by:
IF D IES

e
VBE
Vt   1

(3.13)
IR D ICS

e
VBC
Vt   1

:
(3.14)
Substitution of these diode equations, as derived in Chapter 2, into KirchhoÔ¨Ä‚Äôs equations at the
nodes produces the usual form of the Ebers-Moll equations as seen in Equation (3.3) (exercise
left to the reader).
ÓÄÄe Ebers-Moll model and the related Ebers-Moll equations accurately predict the behav-
ior of a BJT throughout its regions of operation at low frequencies. ÓÄÄe model does not include
power dissipation restrictions or the possibility of the reverse breakdown of either junction due to
excessive reverse voltages being applied. Addition of capacitors across the junctions as described
in Chapter 10 (Book 3), of the series, expands the model to include high frequency eÔ¨Äects.
3.2
THE BJT AS A CIRCUIT ELEMENT
ÓÄÄe operation of a BJT in a simple circuit can be derived in much the same manner as the operation
of a diode in a simple circuit. ÓÄÄere are several choices, among the most obvious are:
‚Ä¢ Use the Ebers-Moll set of equations and obtain a numerical solution
‚Ä¢ Use the empirical V-I curves and obtain a graphical solution

140
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
‚Ä¢ Use computer simulation to obtain a solution
ÓÄÄe choice of solution technique depends strongly on the complexity of the circuit in which
the BJT is operating.
Example 3.1
A BJT with the following parameters:
ÀõF D 0:995
ÀõR D 0:95
 D 1
IS D 0:1 fA
is connected as shown.
VS
 7
Determine the collector, base, and emitter currents for the following values of the source
voltage, VS: 0.4, 0.6, 0.7, 0.8, 0.9, and 1.0 V.
Solution:
ÓÄÄe simple connection of the voltage sources leads directly to the determination of the
base-emitter and base-collector junction voltages: thus, using the Ebers-Moll Equations seems
the most direct method of solution. ÓÄÄe Ebers-Moll equations are:
IE D  IES

e
VBE
 Vt   1

C ÀõRICS

e
VBC
 Vt   1

IC D  ICS

e
VBC
 Vt   1

C ÀõF IES

e
VBE
 Vt   1

:
Here, the following substitutions due to the circuit connections can be made:
VBE D VS
VCE D VS   1:0
IES D IS=ÀõF D 0:101 fA
ICS D IS=ÀõR D 0:105 fA
IB can be calculated by applying KirchhoÔ¨Ä‚Äôs Current Law to the BJT:
IB D  .IC C IE/:
Direct substitution of these values into the Ebers-Moll Equations yields the values shown in
Table 3.1.

3.2. THE BJT AS A CIRCUIT ELEMENT
141
Table 3.1:
VS 	7
IC
IE
IB
:
: Q"
 : Q"
: Q"
:
: N"
 : N"
: O"
:
: N"
 : N"
: O"
:
: N"
 : N"
: ¬ò"
:
: N"
 : N"
: N"
:
: "
 : "
: N"
Notice that when VS is small (i.e., VS  0:4 V) the collector current is very small. When
VS increases by 50% to 0.6 V, the current jumps by a factor of more than 2000: the base-emitter
junction of the BJT has become forward biased while the base-collector junction has remained
reverse-biased: the BJT has transitioned from the cut-oÔ¨Äregion to the forward-active region.
For 0:6 V  VS  1:2 V, the BJT remains in the forward-active region and the base and collector
currents are related by:
IC D
ÀõF
1   ÀõF
IB D
0:995
1   0:995IB D 199IB:
Notice that in the forward-active region, small changes in the base current produce signiÔ¨Åcantly
larger changes in the collector (and consequently the emitter) current.
Example 3.2
A BJT with the following parameters:
ÀõF D 0:995
ÀõR D 0:95
 D 1
IS D 0:1 fA
is connected as shown, with the following resistor values:
Rb D 3:3 k
Rc D 220 :
Rb
VS
 7
Rc
Determine the collector, base, and emitter currents for the following values of the source
voltage, VS: 0.4 V, 0.6 V, 0.7 V, 0.8 V, 0.9 V, 1.0 V, and 1.2 V.

142
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
Solution #1 (Ebers-Moll Equations):
Here the Ebers-Moll Equations are not suÔ¨Écient to determine the currents. Two additional
equations, dependent on the circuit topology and parameters, are needed. Loop equations around
base-emitter and base-collector loops yield:
VBE D VS   IBRb
VBC D VS   IBRb   .1:0   ICRC/:
Combining these two equations with the Ebers-Moll Equations and searching for solutions is,
by hand, quite complex. Realistically, a computer search for solutions is the only practical method
of solution. A Computer search solution using MathCAD for the above circuit can be performed
as shown in Figure 3.4:
Repeated use of this MathCAD program (changing the value of VS) yields a set of results
for the various input voltage values (Table 3.2).
Table 3.2:
VS 	7
IC
IE
IB
:
: Q"
 : Q"
: Q"
:
: ¬ò"
 : ¬ò"
: O"
:
: ¬ò"
 : ¬ò"
: O"
:
: N"
 : N"
: ¬ò"
:
: N"
 : N"
: ¬ò"
:
: N"
 : N"
: N"
:
: N"
 : N"
: ¬ò"
Notice that the addition of a resistor on the collector of the BJT creates a transition from
the forward-active region to the saturation region. In the saturation region of a BJT the base and
collector currents no longer have a constant linear relationship. For example, in this circuit the
collector-to-base current relationships are shown in Table 3.3.
Table 3.3:
VS 	7
IC =IB
VCE 	7
:

:
:

:
:

:
:

:
:

:
:
:
:
:
:
:

3.2. THE BJT AS A CIRCUIT ELEMENT
143
aQHmiBQM Q7 aBKTH2 MTM "Ch rBi? k _2bBbiQ`b1tKTH2 jXk@khX6X a+?m#2`i  1XJX EBK
.2}MBM; "Ch M/ +B`+mBi T`K2i2`b
Is ¬¥ :   
ÀõF ¬¥ :
ÀõR ¬¥ :
Vt ¬¥ :
Rb ¬¥ 
Ies ¬¥ Is
ÀõF
Ics ¬¥ Is
ÀõR
 ¬¥ 
VS ¬¥ :
Rc ¬¥ 
:m2bb oHm2b
Ic ¬¥ :
Ie ¬¥  :
Vbe ¬¥ :
Vbc ¬¥  :
:Ao1L UaQHp2 "HQ+FV
Vbe D VS C .Ie C Ic/Rb
Vbc D Vbe   .   IcRc/
Ie D  Ies

FYQ
Vbe
Vt

  

C ÀõRIcs

FYQ
Vbc
Vt

  

Ix D  Ics

FYQ
Vbc
Vt

  

C ÀõF Ies

FYQ
Vbe
Vt

  

D
x ¬¥ 6BM/.Ic; Ie; Vbe; Vbc/
x D
2
66664
:   
 :   
:
:
3
77775
IB ¬¥  .x C x/
IB D :   
Figure 3.4: MathCAD solution to Example 3.2.
ÓÄÄe transition to the saturation region is signaled by a change in the ratio of the collector
current to the base current. Saturation occurs when
IC
IB
< ÀáF ;
which appears to occur in this circuit application when VS increases to a value larger than some-
thing slightly less than 0.9 V.
ÓÄÄe last column in the table reports the voltage at the collector of the BJT. Notice that
for small values of the input voltage (VS  0:6), the collector voltage is essentially the collec-
tor supply voltage (1.0 V): for large values of the input voltage (VS > 0:9), the collector voltage
nears zero. ÓÄÄis property of a near-constant output voltage value for a range of input values has
special signiÔ¨Åcance in digital applications circuitry. ÓÄÄese applications are discussed at length in
Section 3.5.
Solution #2 (Graphical Techniques):
ÓÄÄe empirical curves for the BJT coupled with load line techniques provide a more direct
form of solution. ÓÄÄe two supplemental equations derived in the Ô¨Årst solution are actually the

144
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
equations for load lines: one in the base-emitter loop and one in the collector-emitter loop.
VBE D VS   IBRb
(3.15)
VBC D VS   IBRB   .1:0   ICRC/:
(3.16)
Solution takes the form of plotting the load lines on the transistor curves: Equation (3.15) is
plotted on the output curves (Figure 3.5b), and Equation (3.16) is plotted as a series of parallel
lines on the input transistor curves (Figure 3.5a), one line for each of the speciÔ¨Åed values of VS.
Unfortunately, the load lines cross several of the transistor parameter curves. It is the task of
the circuit analyst/designer to obtain a solution that is consistent with all constraints. ÓÄÄe V-I
relationships for this BJT are shown in Figure 3.5a & b.
(a)
(b)
Figure 3.5: Transistor curve traces for Example 3.2.
For example, take the case where VS D 0:9 V. Looking at the input curves, one concludes
that the base current must approximately lie in the range:
20 A  IB  40 A:
From the output curves, using those values of IB, one then concludes that VCE must lie in
the range:
0:08 V  VCE  0:15 V:
ÓÄÄis set of restrictions reduces the range of allowable base currents to:
23 A  IB  27 A;
which, in turn, reduces the range of VCE to:
0:09 V  VCE  0:11 V:

3.3. REGIONS OF OPERATION IN BJTS
145
Continuing along this path, one progresses to a Ô¨Ånal solution for VS D 0:9. ÓÄÄis solution takes
the form of the following voltage and current values:
VCE  0:1 V;
IB  25 A;
IC D 1:0   VCE
220
 1:0   0:1
220
D 4:1 mA:
While reading values oÔ¨Ägraphs will introduce some margin of error, this result is very close to
that of Solution #1: other values of VS will similarly produce results equivalent to those previously
obtained.
Solution #3 (SPICE Simulation):
ÓÄÄis problem is particularly suited for DC analysis using SPICE. Of particular importance
is the modeling of the BJT to suit the Ebers-Moll parameters given. SPICE uses a model for BJTs
that in its most simple formulation becomes the Ebers-Moll model. ÓÄÄe parameters necessary for
input for this problem are shown in Table 3.4.
Table 3.4:
1BSBNFUFS
41*$& WBSJBCMF
7BMVF
Is
*4
:   
/'


/3

ÀáF
#'
ÀõF
   ÀõF
D
:
   : D 
ÀáR
#3
ÀõR
   ÀõR
D
:
   : D 
When comparing simulation techniques, it is also necessary to make sure all other equa-
tion parameters are identical. ÓÄÄe MathCAD simulation used the common approximation:
Vt D 0:026 V. ÓÄÄis approximation is quite valid for room temperature  300ƒ±K ‚Äì it corresponds
to  28:6ƒ±C  301:7ƒ±K. ÓÄÄe output values for the SPICE simulation are shown in Figure 3.6.
Notice the results are within Àô0:11% of those calculated using the Ebers-Moll equations solved
directly with MathCAD.
3.3
REGIONS OF OPERATION IN BJTS
BJT operation has been seen to fall into four basic regions of useful operation. ÓÄÄe regions are
described by the state of bias of the two p-n junctions within the transistor. ÓÄÄe four possible com-
binations and the corresponding region names are shown in Figure 3.7. BrieÔ¨Çy, the four regions
of operation are:

146
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
1. ÓÄÄe cutoÔ¨Äregion is deÔ¨Åned by both base-emitter and base-collector junctions being reverse
biased. Reverse biasing both junctions reduces all currents in a BJT to small leakage values
in the picoampere to nanoampere range: the BJT essentially looks like an open circuit.
Applications for this region are primarily in the switching and digital logic areas.
2. ÓÄÄe saturation region is deÔ¨Åned by both junctions being forward biased. Here the possibility
exists for large current Ô¨Çow between the collector and emitter terminals with minimal dy-
namic resistance (VCE  0). Applications again fall in the switching and digital logic areas.
3. ÓÄÄe forward-active region. ÓÄÄis region is deÔ¨Åned as a forward biased base-emitter junction
and a reverse biases base-collector junction. BJTs operating in this region are characterized
by a relatively constant collector current to base current ratio. ÓÄÄe region is most commonly
used for ampliÔ¨Åcation with the parameters ÀõF and ÀáF describing the ampliÔ¨Åcation.
7
*	2<*$>
*	2<*&>
*	2<*#>
7	WC
7	WC
   7	WD

&
&
&
&
&

&
&
E
&
&

&
&
&
&
&

&
&
&
&
&

&
&
&
&
&

&
&
&
&
&

&
&
&
&
&
Figure 3.6: SPICE simulation output values.
#BTF&NJUUFS
+VODUJPO
#BTF$PMMFDUPS
+VODUJPO
4BUVSBUJPO
3FHJPO
*OWFSTFBDUJWF
3FHJPO
$VUP
3FHJPO
'PSXBSEBDUJWF
3FHJPO
GPSXBSE
CJBT
SFWFSTF
CJBT
GPSXBSE
CJBT
SFWFSTF
CJBT
Figure 3.7: ÓÄÄe four basic regions of BJT operation.

3.4. MODELING THE BJT IN ITS REGIONS OF OPERATION
147
4. ÓÄÄe inverse-active region. ÓÄÄis region is the direct opposite of the forward-active region:
the base-collector junction is forward biased and the base-emitter junction is reverse bi-
ased. Here emitter current is a multiple of base current with ÀõR and ÀáR describing the
ampliÔ¨Åcation. While it is certainly possible to manufacture a BJT with ampliÔ¨Åcation in
the inverse-active region as large as that of the forward-active region, most BJTs are opti-
mized for forward ampliÔ¨Åcation resulting in much smaller values for Àõ and Àá in this region.
ÓÄÄe region is rarely used with the notable exception of the input stages of the transistor-
transistor-logic (TTL) family of digital logic gates.
In addition to these four regions, there is an additional region of severe consequences: the
breakdown region. A BJT enters the breakdown region when one or both of the p-n junctions are
suÔ¨Éciently reverse biased so that a Zener-like breakdown occurs. Transistors are not manufac-
tured to withstand extended use in the breakdown region and typically will exhibit catastrophic
thermal run-away and destruction. Manufacturers list maximum voltages that can be safely ap-
plied to the junctions and maximum power limitations in order to ensure that the devices are
operated safely.
3.4
MODELING THE BJT IN ITS REGIONS OF OPERATION
ÓÄÄe Ebers-Moll model for Bipolar Junction Transistors is a Ô¨Çexible, but rather complex, model
that can be used in all four useful regions of operation. It can, however, be simpliÔ¨Åed within each
region to provide a set of elementary BJT models: one for each region. ÓÄÄe derivation of each of
the individual models is described below and a summary table listing each model and conditions
to test the validity of each model appears in Figure 3.8.‚Å∂
1. ÓÄÄe cutoÔ¨Äregion is deÔ¨Åned by both base-emitter an base-collector junctions being reverse
biased. Reverse biased p-n junctions provide extremely high impedance and low leakage
currents; the low currents in the junctions reduce the dependent current sources of the
Ebers-Moll model to near-zero value. ÓÄÄerefore, a simple model of a BJT in cutoÔ¨Äis three
terminals with open circuits between. ÓÄÄe typical turn-on voltage (the voltage at which a
junction becomes forward biased) for a Silicon BJT p-n junction is:
VBE.on/ D VBC.on/ D 0:6 V:
2. ÓÄÄe saturation region is deÔ¨Åned by both p-n junctions being forward biased. Forward biased
junctions can be modeled by a voltage source in series with a small resistance. ÓÄÄe model
most commonly used ignores this small resistance and models the BJT with two constant
‚Å∂In Figure 3.8 the voltage source polarities are correct for npn BJTs. ÓÄÄe circuit diagrams for pnp BJTs are identical with the
polarity of the voltage sources reversed. One common error in making this change involves the polarity of the dependent
current sources: the polarity (or direction) of the dependent current sources stays the same for both types of BJT. ÓÄÄe currents
Ô¨Çow in opposite directions, but the ratio, as indicated by the direction of the dependent current sources, does not change
polarity.

148
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
$IBSBDUFSJTUJDT PG UIF .PEFMT
4JOHMF 3FHJPO .PEFM &RVJWBMFOU $JSDVJUT
	OQO WPMUBHF QPMBSJUJFT TIPXO
	QOQ WPMUBHF QPMBSJUJFT BSF SFWFSTFE
OQO
QOQ
 $VUP
 3FHJPO .PEFM
#
$
&
IC D IB D IE D 
VBE < VBE.PO/
VBC < VBC.PO/
IC D IB D IE D 
VBE >  VBE.PO/
VBC >  VBC.PO/
 4BUVSBUJPO 3FHJPO .PEFM
#
$
&
VBE.TBU/
VCE.TBU/
IB > 
IC > 
IC < ÀáF IB
VBE > VBE.PO/
IB < 
IC < 
jIC j < jÀáF IBj
VBE <  VBE.PO/
 'PSXBSEBDUJWF .PEFM
#
$
&
V 
IB
ÀáF IB
IC D ÀáF IB
IB > 
VBE > VBE.PO/
VCE > VCE.TBU/
IC D ÀáF IB
IB < 
VBE <  VBE.PO/
VCE <  VCE.TBU/
 *OWFSTFBDUJWF .PEFM
#
$
&
V 
IB
ÀáRIB
IE D ÀáF IB
IB > 
VBC > VBE.PO/
VEC > VCE.TBU/
IE D ÀáF IB
IB < 
VBC <  VBE.PO/
VEC <  VCE.TBU/
Figure 3.8: Bipolar junction transistors: linear model.

3.4. MODELING THE BJT IN ITS REGIONS OF OPERATION
149
voltage sources. Rather than show a voltage source connected from the base to each of the
other terminals, it is most common to model the BJT with a voltage source from the base
to the emitter and another from the emitter to the collector: this second voltage source will
be a small value source since it models the diÔ¨Äerence in forward bias voltage for the two
junctions. Typically, one junction will tend to be more forward biased than the other (i.e.,
the base-emitter junction is often more forward biased than the base-collector junction)
due to the diÔ¨Äerent currents passing through each junction. For Silicon transistors typical
model values are:
VBE.sat/ D 0:8 V
and
VCE.sat/ D 0:2 V:
3. ÓÄÄe forward-active region is deÔ¨Åned as a forward biased base-emitter junction and a reverse
biased base-collector junction. Here the forward biased base-emitter junction is modeled
by a voltage source and the reverse biased junction by an open circuit. ÓÄÄe current through
the forward biased base-emitter junction activates the dependent current source between
the collector and base in the Ebers-Moll model while the other current source is inactive
(its controlling current is near zero value). ÓÄÄe typical value for Silicon BJTs is:
V D 0:7 V:
4. ÓÄÄe inverse-active region is the opposite of the forward-active region. ÓÄÄe base-collector
junction is modeled by a voltage source and a dependent current source is connected between
the emitter and base.
When one complex model is separated into a group of simple models, several diÔ¨Éculties
can occur. ÓÄÄe most prevalent of these diÔ¨Éculties is the choice of the proper model for the cir-
cumstances in question. Whenever a circuit element is replaced by a model that is only correct for
one region of operation of the circuit element, the assumptions upon which the model must be
tested in order to verify the validity of the replacement. Experience leads to the proper choice of
correct model on the Ô¨Årst guess: incorrect guesses, when tested for validity, give clues as to which
is the correct model to choose next.
Example 3.3
Given the circuit shown with element values
Vbb D 2 V
Rb D 22 k
Rc D 2 k
Vcc D 10 V
Re D 100 
and a Silicon BJT with ÀõF D 0:99.

150
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
Re
Rc
Rb
Vbb
Vcc
Determine the region of operation for the BJT and the base and collector currents.
Solution:
First a region of operation must be chosen. It seems clear that the inverse-active region
can clearly be eliminated ‚Äî the base must be at higher voltage than the collector with positive
base and negative collector currents. Also easily eliminated is the cutoÔ¨Äregion ‚Äî with no current
Ô¨Çowing in the BJT, the base-emitter and base-collector junctions would clearly be forward biased
(a violation of the assumptions for that region). ÓÄÄe choice clearly lies between the forward-active
region and the saturation region. ÓÄÄe correct choice is not obvious.
As a Ô¨Årst try, assume the BJT is operating in the saturation region.
Attempt #1 (saturation)
Replace the BJT with its saturation region model (indicated in Figure 3.8) and then calcu-
late the terminal currents for the BJT.
: 7
: 7
Re
Rc
Rb
Vbb
Vcc
Around the left mesh, KirchhoÔ¨Ä‚Äôs voltage law gives:
Vbb   RbIB   0:8   Re.IB C IC/ D 0:

3.4. MODELING THE BJT IN ITS REGIONS OF OPERATION
151
Around the right mesh, the equation is:
VCC   RCIC   0:2   Re.IB C IC/ D 0:
Inserting the circuit values yields two equation in the two unknowns, IB and IC:
22; 100IB C 100IC D 1:2
100IB C 2; 100IC D 9:8:
ÓÄÄe solutions are:
IB D 33:19 mA
and
IC D 4:665 mA:
ÓÄÄese solutions must now be checked to see if they are consistent with the saturation region model
of the BJT. From Figure 3.8, the npn saturation region characteristics of interest are:
IB > 0;
IC > 0;
IC < ÀáF IB:
ÓÄÄe base and collector currents are positive but ratio of these currents is:
IC
IB
D 4:665 mA
33:19 A D 140:6 > ÀáF D
ÀõF
1   ÀõF
D
:99
1   :99 D 99:
ÓÄÄus, the basic assumptions of the saturation region model have been violated. ÓÄÄe veriÔ¨Åcation
of assumptions has indicated that, in all likelihood, the collector current to base current ratio is
not smaller than ÀáF : a sign that the BJT must be in the forward-active region.
Attempt #2 (forward-active)
Replace the BJT with its forward-active region model (indicated in Figure 3.8) and then
calculate the terminal currents for the BJT.
V 
IB
ÀáF IB
Re
Rc
Rb
Vbb
Vcc
Around the left mesh, KirchhoÔ¨Ä‚Äôs Voltage Law produces (notice that the current out of the
emitter is the base current + the collector current):
Vbb   IBRb   V   .1 C ÀáF /IBRe D 0:

152
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
With the circuit element values and the value for V.0:7/ inserted , the only unknown is IB. ÓÄÄe
solution of the equation is:
IB D 40:6 mA
IC can then be calculated as:
IC D ÀáF IB D 4:02 mA:
ÓÄÄe appropriate region veriÔ¨Åcation checks are:
IB > 0
and
VCE > VCE.sat/ D 0:2:
ÓÄÄe base current has the correct sign: VCE can be calculated by using KirchhoÔ¨Ä‚Äôs Voltage around
the right mesh:
VCC   ICRc   VCE   .IC C IB/Re D 0:
Which yields:
VCE D 1:54 V:
ÓÄÄe forward-active region veriÔ¨Åcations have been shown to be valid: thus the currents calculated
for the forward-active region are the correct values.
3.5
DIGITAL ELECTRONICS APPLICATIONS
Many digital electronics applications are based upon a BJT changing from one region of operation
to another. ÓÄÄe simple regional models of BJT operation are suÔ¨Écient to understand the basic
operation of several logic gate types.‚Å∑
In digital systems there are only a few basic logic operations which must typically be per-
formed. ÓÄÄe most common of these operations are: NOT, AND, and OR. A common property
of these operations is that a variety of inputs produce an output in binary form: that is, an output
that exists in one of two possible states. Typical electronic circuitry assigns to each logic value
(i.e., ‚Äú1‚Äù or ‚Äú0,‚Äù ‚ÄúHIGH‚Äù or ‚ÄúLOW,‚Äù ‚ÄúON‚Äù or ‚ÄúOFF‚Äù) a speciÔ¨Åc range of voltage values. As an
example, the transistor-transistor logic (TTL) circuit family, one of the basic logic circuit families
that will be discussed in this section, assigns two logic voltage ranges:
low voltage range ‚Äî
0 V  VL  0:8 V
high voltage range ‚Äî 2:0 V  VH  5:5 V:
One of the major goals of an electronic circuit that will perform a logic operation is to
provide a constant value output that is invariant to this form of voltage variation on the input.
ÓÄÄe simple circuit of Example 3.2 showed this property of virtually invariant output voltage to a
range of input voltage values. A circuit with similar properties is shown in Figure 3.9.
‚Å∑Gate speed and some of the more advanced digital circuitry topics will be discussed in Chapter 16 (Book 4).

3.5. DIGITAL ELECTRONICS APPLICATIONS
153
Rc
VCC
Vo
Rb
RJO
VJO
Figure 3.9: A simple logic inverter.
3.5.1
A LOGIC INVERTER CIRCUIT
If one assumes that VCC is a positive voltage, the operation of the circuit of Figure 3.9 can be
described as:
1. For small values of Vin, the BJT is in the cut-oÔ¨Äregion. ÓÄÄe base and collector currents are
near zero, and the output voltage, Vo, is basically the same value as VCC.
2. As Vin increases, the base-emitter voltage on the BJT will increase until the BJT turns on
and the BJT enters the forward-active region. ÓÄÄis transition of regions will occur at an
input voltage,
VinDRbCRin
Rb
VBE.on/:
(3.17)
As the input voltage continues to increase, the output voltage will decrease steadily until it
approaches Vce.sat/W
Vo D VCC   ÀáF IBRc
where
IB D Vin   VBE.on/
Rin
  VBE.on/
Rb
:
3. When the output voltage reaches Vce.sat/, the BJT will enter the saturation region, further
increases in the input voltage will result in negligible changes in the output voltage.
ÓÄÄis simple circuit forms the basis of a ‚ÄúNOT‚Äù gate (also known as a logic inverter): low
value input voltages become high output voltages and vice versa. ÓÄÄe BJT switches between the

154
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
cut-oÔ¨Äand the saturation regions to form the two logic levels. ÓÄÄe high output region (BJT
in cut-oÔ¨Ä) is described as #1 above, and the low region (BJT in saturation) is described as #3.
A transition region (BJT in forward-active region) is described as #2, and serves as a buÔ¨Äer to
isolate the two regions.
Example 3.4
ÓÄÄe circuit of Figure 3.9 has the following circuit element values
VCC D 5 V
Rin D 5:6 k
Rb D 15 k
Rc D 2:2 k
and a Silicon BJT with ÀáF D 50.
Determine the voltage transfer relationship for 0 V  Vin  5 V.
Solution:
ÓÄÄe voltage transfer relationship is best shown with a plot Vo as a function of Vin as the
desired result.
It is best to begin at one end of the input range, for example begin at Vin D 0. Clearly, both
BJT p-n junctions are reverse biased and the transistor is in the cut-oÔ¨Äregion. With the transistor
oÔ¨Ä, Vo D 5 V. As the input voltage increases, the BJT will remain in the cut-oÔ¨Äregion until the
base-emitter voltage becomes suÔ¨Éciently large to turn the BJT on. Equation (3.17) yields the
transition input voltage:
Vin.1/ D Rb C Rin
Rb
VBE.on/ D 15 k C 5:6 k
15 k
.0:6/ D 0:824 V:
Section ‚Äú1‚Äù of the transfer relationship can be drawn (seen in Figure 3.10) with the above derived
result.
When Vin > Vin.1/ the BJT is in the forward-active region. ÓÄÄe circuit can then be redrawn
using the forward-active model of the BJT.
: 7
IB
IB
: L√ä
 7
Vo
 L√ä
: L√ä
VJO

3.5. DIGITAL ELECTRONICS APPLICATIONS
155
ÓÄÄe circuit deÔ¨Åning equations are:
IB D Vin   0:7
5:6 k
  0:7
15 k
IB D 178:6Vin   171:7 A
and
Vo D 5   2:2 k.50IB/
or
Vo D  19:65Vin C 23:88:
ÓÄÄe input-output transfer relationship for this region of operation is of particular interest. Notice
that the output voltage is multiple of the input voltage (in this case,  19:65) with a DC oÔ¨Äset (in
this case, 23.88 V). Small variations of the input voltage create larger variations at the output!
ÓÄÄis important property, known as ampliÔ¨Åcation, often associated with the forward-active region
of a BJT is discussed thoroughly in Chapter 5 (Book 2), of the series.
ÓÄÄe BJT forward-active portion of the transfer relationship is valid until the BJT enters
the saturation region: that is, when Vo D VCE.sat/ D 0:2 V. Solving for the input voltage that cor-
responds to the transition to the BJT saturation region yields:
0:2 D  19:65Vin.2/ C 23:88
)
Vin.2/ D 1:205 V:
Section ‚Äú2‚Äù of the transfer relationship can be plotted (shown in Figure 3.10) using the above
relationships.
For Vin > Vin.2/ D 1:205 V, the BJT is in saturation and Vo  0:2 V. ÓÄÄat result is shown
in section ‚Äú3‚Äù of the transfer relationship. It should be noted that the simple linearized models
for BJTs have greatest error near the transition between regions. In this example, the errors are
greatest near Vin.1/  0:83 V. Here, because of the extreme steepness of the curve in region ‚Äú2,‚Äù
region ‚Äú1‚Äù ends at Vin.1/ D 0:824 V and region ‚Äú2‚Äù begins (the output voltage cannot exceed VCC,
therefore when Vo D 5) at Vin D 0:960 V. Experience tells us to Ô¨Åll in the gap with a smooth
curve.
Notice in the transfer relationship, shown in Figure 3.10, the two constant voltage levels
are quite wide compared to the very rapid transition region. ÓÄÄis form of transfer characteristic
is quite desirable in digital logic circuitry in that it allows for variation in the input (often caused
by noise) without change in the output. Noise Margins are quantitative measures of the allowable
variation in inputs. Each is deÔ¨Åned as the variation in input from the nominal input (voltage levels
that a similar gate would deliver if attached to the input):
NM(0)  allowable LOW input variation
NM(1)  allowable HIGH input variation.

156
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
For this logic inverter circuit:
NM(0) D Vin.1/   Vo.low/ D 0:824   0:2 D 0:624 V
NM(1) D Vin.2/   Vo.high/ D 1:205   5 D  3:795 V:
Figure 3.10: Voltage transfer relationship for Example 3.4. (Obtained using three linearized models
of BJT operation): (1) Cut-oÔ¨Ä; (2) Forward active; (3) Saturation.
ÓÄÄe logic inverter circuit serves a useful purpose in digital circuitry: it performs the NOT
operation. In order to perform the more complex operations such as: AND and OR it is necessary
to increase the complexity of the circuitry. As a Ô¨Årst example, the addition of diodes to the input of
a BJT leads to the common Diode-Transistor Logic (DTL) family of gates. ÓÄÄe most basic circuit
of the DTL family is the NAND (NOTAND) gate. It is formed by a connection of a diode logic
AND and a transistor logic inverter. In Figure 3.11, this gate is shown with two input diodes, D1a
and D1b: additional inputs could be implemented with additional similarly-connected diodes.
3.5.2
DIODE-TRANSISTOR LOGIC GATE
ÓÄÄe operation of this circuit can be described as:‚Å∏
1. For small values of either input voltage (or both input voltages), the corresponding input
diode, D1, will turn on. ÓÄÄe voltage at the anode of the input diodes then becomes:
Vanode D Vin C V:
If Vanode is suÔ¨Éciently small, that is if
Vanode < VBE.on/ C 2V
‚Å∏VCC is once again assumed to be a positive voltage. Often VCC is chosen to be  C5 V, but there are several varieties of DTL
circuitry that use other positive values.

3.5. DIGITAL ELECTRONICS APPLICATIONS
157
Rc
VCC
Vo
Rb
Ra
Da
Db
V
V
Da
Db
Figure 3.11: A DTL NAND gate.
or equivalently,
Vin < V C VBE.on/:
the BJT will be in the cut-oÔ¨Äregion and the output voltage,
Vo D VCC:
2. If the minimum value of both inputs is Vin, and as Vin increases beyond the constraints of
the above region of operation, i.e., when
Vanode > 2V C VBE.on/
or equivalently,
Vin > V C VBE.on/:
ÓÄÄe BJT enters the forward active region. ÓÄÄe output voltage will steadily decrease until the
BJT enters the saturation region. ÓÄÄe forward-active region of the BJT will end when the
input diodes both turn oÔ¨Ä; that is, when:
Vin > VBE.sat/ C 2V   V D VBE.sat/ C V:
As in the logic inverter circuit, this region is very narrow: the BJT is in the forward-active
region for only a small range (VBE.sat/   VBE.on/  0:2 V) of input voltage values.
3. Once the input diodes turn oÔ¨Ä, the input is essentially disconnected from the circuit. Further
increases in the value of Vin produce no change in Vo, which remains at:
Vo  VCE.sat/ D 0:2 V:

158
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
To summarize the operation of this gate:
One or more inputs LOW
)
HIGH output D VCC
All inputs HIGH
)
LOW output D VCE.sat/:
ÓÄÄis behavior forms a logic NAND gate.
It has been shown that input voltages are not necessarily a particular value: they can vary
over in a range of values without changing the output of the logic circuit:
LOW input range ‚Äì 0  ViL  VBE.on/ C V
HIGH input range ‚Äì VBE.sat/ C V  ViH  VCC:
ÓÄÄe susceptibility of this any gate to noise is dependent on these input level range and the nominal
logic level that is expected. For this particular logic circuit the nominal logic levels are:
nominal LOW D VL D VCE.sat/
nominal HIGH D VH D VCC:
ÓÄÄe noise voltage at an input that will cause the circuit to function improperly is called the noise
margin. Noise margin is typically diÔ¨Äerent for each logic level and is deÔ¨Åned as the diÔ¨Äerence
between the edge of the level range and the nominal level. ÓÄÄe DTL NAND gate under consid-
eration has noise margins of:
NM(LOW) D VBE.on/ C V   VCE.sat/
NM(HIGH) D VBE.sat/ C V   VCC:
It should be noted that the magnitude of NM(LOW) is signiÔ¨Åcantly smaller than the magnitude
of NM(HIGH): the LOW input signal is much more susceptible to noise than the HIGH input
signal. Moving the transition voltage nearer to the center of the range of input values can equalize
the noise rejection properties between HIGH and LOW inputs. ÓÄÄis equalization of noise margin
magnitudes (rarely done in DTL gates) can be accomplished by inserting additional diodes in
series with D2a and D2b, or, as in a closely related logic family, the High-ÓÄÄreshold Logic (HTL)
family, the two diodes can be replaced by a reverse-biased Zener diode with an appropriate Zener
voltage greater than 2 V. ÓÄÄe Zener diode allows an increase in the transition voltage values
without an increase in component quantity. ÓÄÄe HTL family is particularly useful in high-noise
environments.
Another important factor when considering using logic gates, is the quantity of gates of
similar properties that can be connected in parallel to the output. ÓÄÄe number of gates that can be
driven by a single gate, without changing the value of the output voltages, is called the fan-out of
the gate. ÓÄÄe load that ‚Äúslave‚Äù gates (the gates being driven) apply to the ‚Äúmaster‚Äù gate (the gate
driving the slaves) takes the form of a load current. When the input to a slave gate is HIGH, the

3.5. DIGITAL ELECTRONICS APPLICATIONS
159
input diodes to the slave are oÔ¨Ä: the slave gates draw no current and present no load to the master
gate. When the input to a slave gate is LOW, current Ô¨Çows out of the slave gate into the output
of the master gate: suÔ¨Écient current added into the collector of the master gate BJT will force
the BJT out of saturation and therefore change the output voltage level.
Example 3.5
For the circuit of Figure 3.11 assume the following circuit parameters:
VCC D 5 V
Ra D 3:9 k
Rb D 5:6 k
Rc D 2:2 k:
Silicon diodes and a Silicon BJT with ÀáF D 50.
Determine the fan-out of the NAND gate.
Solution:
It has already been determined which quantities are signiÔ¨Åcant in fan-out computations for
this DTL logic gate (only LOW slave inputs present a load) :
‚Ä¢ the input current for a slave gate with LOW input
‚Ä¢ the BJT base and collector currents for a master gate with LOW output
First calculate the input current for a slave gate with LOW input. ÓÄÄe LOW output of the master
gate will form the input voltage for the slave gate. ÓÄÄerefore,
Vin  VCE.sat/ D 0:2 V:
 7
: L√ä
IJO
: 7
With this input voltage, the diodes, D2, are both oÔ¨Ä, and the input current to the slave gate
can be obtained as:
Iin D 5   0:7   0:2
3:9 k
D 1:051 mA:
ÓÄÄe worst-scenario of all the current exiting only one of the slave input diodes has been considered.

160
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
: 7
: L√ä
: 7
: L√ä
 7
Vo
: L√ä
Da
Db
ÓÄÄe BJT base and collector (no load) currents for the master gate with LOW output can
be determined as:
IB D 5   0:8   2.0:7/
3:9k
  0:8
5:6k D 575 A
IC.nl/ D 5   0:2
2:2 k
D 2:182 mA:
For the master gate BJT to remain in saturation it is necessary that the total collector current be
less than ÀáF times the base current. ÓÄÄis total collector current is the sum of the no load current
and the input currents from N slave gates.
IC D IC.nl/ C NIin < ÀáF IB;
or
2:182 mA C N.1:051 mA/ < 50.575 mA/
therefore
N < 25:27:
Only integer numbers of gates can be driven. ÓÄÄus,
fan-out D 25 gates:
ÓÄÄe back-to-back arrangement in DTL logic gates of the input diodes and D2a indicate
that a possible replacement by an npn BJT might be possible. In order to accommodate multiple

3.5. DIGITAL ELECTRONICS APPLICATIONS
161
inputs, the transistor can be fabricated as a multiple-emitter structure as shown in Figure 3.12
(here shown as Q1 with three emitters). ÓÄÄis multiple-emitter transistor will not function exactly
the same as the diodes in a DTL logic gate, but will switch between the various modes of BJT
operation as described in earlier sections of this chapter. When diode D2b of the DTL gate is
also replaced by a BJT (Q2 in Figure 3.12), the resultant circuit is a full transistor implementation
of a NAND gate. ÓÄÄe family of logic gates to which this all-transistor NAND belongs is called
transistor-transistor logic or TTL.
Q
Rb
Q
Q
Vo
Rc
Rc
Ra
VCC
V
V
V
Figure 3.12: A TTL NAND gate.
3.5.3
TRANSISTOR-TRANSISTOR LOGIC GATE
ÓÄÄe operation of this basic logic circuit can be described as:
1. For small values of any one or more input voltage, the input transistor, Q1, base-emitter
junction will be forward-biased. Since currents coming out of the base of Q2 (this current
is also the collector current of Q1) are negligible, IC1 < ÀáF IB1 and Q1 is in saturation. ÓÄÄe
voltage at the base of Q2 is given by:
VB2 D Vin C VCE.sat/:
If this voltage is suÔ¨Éciently small, that is if
VB2 < VBE.on/2 C V3
or equivalently,
Vin < VBE.on/2 C V3   VCE.sat/1

162
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
the output transistor, Q3, will be in the cut-oÔ¨Äregion and the output voltage,
Vo D VCC:
2. Let the minimum value of both inputs be Vin. As Vin increases beyond the constraints of the
above region of operation, i.e., when
VB2 > VBE.on/2 C V3
or equivalently when,
Vin > VBE.on/2 C V3   VBE.sat/1;
the transistor Q1, with both its p-n junctions forward-biased, begins to have current Ô¨Çowing
out its collector. ÓÄÄis outward-Ô¨Çowing current brings Q2 into the forward-active region,
allowing current to Ô¨Çow through Rb. As Vin is increased farther, suÔ¨Écient current Ô¨Çows
through Rb to bring Q3 into the active and Ô¨Ånally the saturation region. Much of the action
in this region is internal to the gate circuitry and not visible at the output. ÓÄÄe output voltage
transitions from HIGH to LOW over a small range on input voltages: typically of width
0.2 V or less.
3. Finally, when Vin increases suÔ¨Éciently, that is when
Vin > VBE.sat/3 C VBE.sat/2 C VCE.sat/1 D 2VBE.sat/ C VCE.sat/;
Ô¨Årst Q3 and then Q2 have their base-emitter junctions suÔ¨Éciently forward-biased to enter
the saturation region. As the bias on the base-emitter junction of Q1 becomes less negative,
Q1 transitions through the saturation region (smaller inputs have the base-emitter junction
more strongly forward-biased; larger inputs force the base-collector junction to be more
strongly forward-biased) to the inverse-active region. It should be noted that Q1 in the
inverse-active region implies a current load on the input source. ÓÄÄat load can certainly
be present; however, Q1 could also be in the saturation region (with the base-collector
junction more strongly forward-biased) to achieve the same output voltage. Q1 self-limits
the amount of current that it draws to no more than is available from the source. ÓÄÄe output
voltage for HIGH inputs is:
Vo  VCE.sat/ D 0:2 V:
To summarize the operation of this TTL gate:
One or both inputs LOW
)
HIGH output D Vcc
.Q1 ‚Äîsaturation; Q2 & Q3 ‚Äîcut-oÔ¨Ä)
Both inputs HIGH
)
LOW output D VCE.sat/
.Q1 ‚Äîinverse-active; Q2 & Q3 ‚Äîsaturation)

3.5. DIGITAL ELECTRONICS APPLICATIONS
163
ÓÄÄis behavior forms a logic NAND gate.
Example 3.6
Determine the fan-out of the TTL gate of Figure 3.12 with the following circuit parameters:
VCC D 5 V
Ra D 3:9 k
Rb D 1:0 k
Rc2 D 1:5 k
Rc3 D 3:9 k
using Silicon BJTs with the properties
ÀáF D 50
ÀáR D 2:
Solution:
As in the DTL gate, it is necessary to Ô¨Ånd the following quantities:‚Åπ
‚Ä¢ the input current for a slave gate with LOW input
‚Ä¢ the master gate output BJT base and collector currents when the master gate has a LOW
output
Q
: L√ä
 7
: 7
IJO
First calculate the input current for a slave gate with LOW input. ÓÄÄe LOW output of the
master gate will form the input voltage for the slave gate. ÓÄÄerefore,
Vin  VCE.sat/ D 0:2 V:
Transistor Q2 is oÔ¨Äand Q1 is in saturation, therefore:
Iin D 5:0   0:2   0:8
3:9 k
D 1:026 mA:
ÓÄÄe worst-scenario of all the current exiting only one of the emitters of the slave input transistor
is considered. ÓÄÄe master gate output BJT collector and base currents can be determined with the
following process:
IB1 D 5   .0:8 C 0:8 C 0:7/
3:9k
D 692 A:
‚ÅπWhile a high input to a slave gate does draw current, it does not aÔ¨Äect the proper operation of the slave gate. It does, however
draw down the output voltage of the master gate. In extreme cases the input transistor of the slave gate will enter the inverse-
saturation (base-collector junction more strongly forward-biased) region due to a limitation on the current available: the slave
gate will self-limit the amount of current that it draws from the master gate.

164
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
 7
	PS MFTT
: L√ä
 7
: L√ä
: 7
: 7
: L√ä
: 7
 L√ä
: 7
If Q1 is in the inverse-active region, its emitter current is given by:
IE1 D IB1 D 2.692 mA/ D 1:384 mA:
If the master gate is driven by other gates of the same type, it is unreasonable to assume that
this large current is entering the emitter of Q1 (it would draw the input voltage below zero).
For fan-out calculations it is safer to assume the worst case scenario where the input current is
approximately zero. Under that scenario
IB2  IB1 D 692 mA:
ÓÄÄe collector current of Q2 then becomes:
IC2 D 5   0:8   0:2
1:5 k
D 2:667 mA
and the base current of Q3 is therefore:
IB3 D IB2 C IC2   0:8
1 k D 2:559 mA:
ÓÄÄe no-load collector current of Q3 in the master gate is:
IC3.nl/ D 5   0:2
3:9 k
D 1:231 mA
ÓÄÄe fan-out can now be calculated from:
IC3 < ÀáF IB3
or
IC3.nl/ C N.Iin/ < ÀáF IB3

3.5. DIGITAL ELECTRONICS APPLICATIONS
165
or
1:231 mA C N.1:026 mA/ < 50.2:559 mA/ ) N < 123:5:
ÓÄÄe fan-out of this gate is 123 gates of similar construction.
3.5.4
EMITTER-COUPLED LOGIC GATE
Another common logic gate family is Emitter-Coupled Logic (ECL). A simple two input ECL
gate is shown in Figure 3.13.
Q
V
Q
V
 √ä
 √ä
Q
VBB
 : 7
: L√ä
 : 7
Q
: L√ä
Vo
Figure 3.13: A simple ECL OR gate.
ÓÄÄe operation of this gate can be described as (assume ÀáF D 50 for the calculations):
1. If V1 and V2 are both very negative (near  5:2 V), both Q1 and Q2 are in the cut-oÔ¨Äregion.
Q3 is in for forward-active region, which allows the following calculations:
 IE3 D  1:15   0:7   . 5:2/
1:2 k
D 2:792 mA
IC3 D  ÀõF IE3 D
50
1 C 50.2:792 mA/ D 2:737 mA
Q4 is being eÔ¨Äectively driven by a Norton source described by the collector current of Q3
and the 330  resistor connected to its base. Replacing the Norton source by its ÓÄÄ√©venin
equivalent facilitates Ô¨Ånding the output voltage:

166
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
VTH D 0   IC3.2:737 mA/ D  0:903 V
IB4 D VTH   0:7   . 5:2/
330 C .51/1:5 k
D 46:8 A
Vo D  5:2 C 51IB41:5 k D  1:62 V:
 √ä
: 7
 7
Vo
: L√ä
 : 7
2. As either V1 or V2 increases to within (V   VBE.on/  0:1 V) of VBB, the corresponding in-
put transistor will begin to turn on. Since the current in Rb must remain relatively constant,
Q3 will supply Rb an ever decreasing portion of that current. IC3 will decrease and Vo will
therefore increase. ÓÄÄis process will continue until Q3 enters the cut-oÔ¨Äregion. ÓÄÄis linear
region forms the basis for an ampliÔ¨Åer type to be discussed in Chapter 6 (Book 2), of the
series.
3. When either V1 or V2 becomes (V   VBE.on/  0:1 V) greater than VBB; Q3 will enter the
cut-oÔ¨Äregion. Vo can be calculated, by considering Q4 disconnected from Q3, as follows:
330IB C 0:7 C 1:5 k.51/IB D 5:2
IB D 58:6 mA
Vo D 0   330IB   V D  0:72 V:

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
167
 √ä
 7
Vo
: L√ä
 : 7
ÓÄÄe gate operates as an OR gate with the following logic levels:
VH D  0:72 V
VL D  1:62 V:
ÓÄÄe voltage transfer relationship for this gate is given in Figure 3.14.






VJO
Vo
Figure 3.14: ÓÄÄe voltage transfer relationship for an ECL OR gate.
3.6
BIASING THE BIPOLAR JUNCTION TRANSISTOR
In the previous section, transistors were used in digital (non-linear) circuits. In the digital appli-
cations considered, the transistors operated in one of two states that resulted in an output of either
a logic 1 or a logic 0: the transistors transitioned between the saturation and cut-oÔ¨Äregions. In
linear applications (e.g., in the design of linear ampliÔ¨Åers) the transistors are biased to operate in

168
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
only the forward-active region of operation. ÓÄÄe transistor is biased at a quiescent operating point,
which is commonly called the Q-point, based on the dc conditions of the transistor. ÓÄÄe Q-point
is determined by the transistor characteristics and the applied external currents and voltages. It is
commonly described by four dc quantities:
‚Ä¢ the two transistor terminal voltages, VBE and VCE, and
‚Ä¢ the two transistor currents, IB and IC.
Once the Q-point is established, a time varying excursion of the input signal (for example, a
base current) will cause an output signal (collector voltage or current) of the same waveform. ÓÄÄe
ampliÔ¨Åer design and analysis techniques discussed in Book 2 of this series may be employed to
determine the gain of the circuit.
If the output waveform is not a reproduction of the input signal (e.g., the waveform is
clipped on one side), the Q-point is unsatisfactory and must be relocated. ÓÄÄe selection of the
Q-point in the forward-active region is also subject to the various transistor ratings that limit the
range of useful operation. ÓÄÄe manufacturers‚Äô speciÔ¨Åcations sheets for transistors list the maxi-
mum collector dissipation (sometimes listed as maximum power dissipation) PC;max, maximum
collector current IC;max, maximum collector-emitter voltage VCEO, maximum emitter-base voltage
VEBO, and maximum collector-base voltage VCB.
A graphical representation of the operating limits of the transistor due to maximum power
dissipation, PC;max, maximum collector current, IC;max, and maximum collector-emitter voltage
VCEO is shown in Figure 3.15.
Figure 3.15: Safe operating region deÔ¨Åned by maximum power dissipation hyperbola.

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
169
ÓÄÄe safe operating region is not shaded and lies below the so-called maximum power dis-
sipation hyperbola deÔ¨Åned by PC;max, where
PC;max D IC;maxVCEO:
(3.18)
In an increased temperature environment, the maximum power dissipation hyperbola encroaches
into the safe operating region. ÓÄÄerefore, the transistor should be load line and the operating point
should lie well within the unshaded safe operating region to avoid the possibility of transistor
thermal failure.
To help in the design and analysis of transistor biasing circuits, a few key terminal cur-
rent relationships are re-iterated here. ÓÄÄe direction of transistor terminal current Ô¨Çow is deÔ¨Åned
in Figure 3.1: all currents Ô¨Çow into the transistor. ÓÄÄree important transistor terminal current
relationships from the previous sections of this chapter are:
IC D ÀáF IB;
IC D  ÀõF IE;
IB D  .IC C IE/:
From these equations, the emitter current, IE, can be related to the collector current, IC, and the
base current, IB.
To Ô¨Ånd the relationship between the base and the emitter currents, KirchhoÔ¨Ä‚Äôs Current
Law (KCL) is applied to the BJT:
IB D  .IC C IE/
rearranging the equation,
 IE D IB C IC:
By substituting IC D ÀáF IB for IC in the previous equation,
 IE D IB.ÀáF C 1/;
(3.19)
or
IB D
 IE
ÀáF C 1:
(3.20)
Using Equation (3.4),
IC D  ÀõF IE;
and
ÀáF D
ÀõF
1   ÀõF
) ÀõF D
ÀáF
ÀáF C 1;

170
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
the expression for the collector current is,
IC D  
ÀáF
ÀáF C 1

IE:
(3.21)
In real transistors, the output characteristic curves in the forward-active region slope slightly
upward, increasing IC with VCE for a constant IB. ÓÄÄe slope of the curve is determined by the
BJT Early voltage, VA. ÓÄÄe Early voltage is that voltage which is the point of intersection of the
IC D 0 line and the extended line from the characteristic curves in the forward-active region,
with values typically in the 75 to 100 V range. Figure 3.16 provides a pictorial deÔ¨Ånition of the
BJT Early voltage.
Figure 3.16: ÓÄÄe Early voltage of the BJT.
ÓÄÄe .model statement in the SPICE model of the BJT can be altered to include an Early
voltage. For instance, the model statement for a BJT with VA D 75 V,
.model NPXEX NPN(BF=200 VA=75) ,
is used to create the load-line analysis plot in Figure 3.17.
Using resistive networks, several common BJT biasing methods that achieve the desired Q-
point will be discussed in this section. Current source biasing methods for achieving the desired
Q-point will be discussed in Chapter 6 (Book 2). For linear applications, the transistor Q-point
must be established in the forward-active region.
3.6.1
FIXED-BIAS CIRCUIT
One method of biasing a transistor to operate at a desired Q-point is illustrated in Figure 3.18a
which shows the Ô¨Åxed-bias circuit (sometimes called the base-bias circuit). It is convenient to use
the forward-active model of the npn BJT as shown in Figure 3.18b for analyzing bias circuits.
ÓÄÄe collector-emitter voltage VCE D VC   VE is equal to the power supply voltage minus
the voltage drop across the collector resistor RC. ÓÄÄat is:
VCE D VCC   ICRC
(3.22)

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
171
Figure 3.17: Load line analysis plot for a BJT with an Early voltage of 75 V.
where
VCE D DC collector-emitter voltage
VCC D collector supply voltage
IC D DC collector current
RC D load resistance seen from the collector.
KirchhoÔ¨Ä‚Äôs Voltage Law applied to the base-emitter loop, yields the following expression for the
base current:
IB D VCC   VBE
RB
:
(3.23)
Substituting IC D ÀáF IB and Equation (3.23) into Equation (3.22), the collector-emitter voltage
becomes
VCE D VCC   ÀáF
VCC   VBE
RB

RC:
(3.24)
ÓÄÄe Q-point is deÔ¨Åned by IC and VCE for a speciÔ¨Åed IB.
ÓÄÄe Q-point may also be found through graphical methods. ÓÄÄe base-emitter voltage is
determined by performing a load line analysis on the common-emitter input characteristic of the
BJT. ÓÄÄe slope of the input load line is  1=RB from Equation (3.23). ÓÄÄe load line intersects
the IB axis at VCC=RB when VBE D 0 and intersect the VBE axis when at VCC. Note that relative
to the range of possible VBE values of the load line, the intersection of the load line and the

172
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
RC
IC
CVCC
RB
IB
C
 VBE
C
 VCE
(a)
V 
ÀáF IB
RC
IC
CVCC
RB
IB
C
 VBE
C
 VCE
(b)
Figure 3.18: (a) ÓÄÄe Ô¨Åxed-bias circuit, and (b) the equivalent circuit using the npn BJT model for the
forward-active region.
characteristic curves for VCE D 0 V and VCE D VCC are approximately the same. ÓÄÄerefore, it is
common practice to use the approximation: VBE D V (therefore, VBE D 0:7 V for silicon BJTs).
Unless a more accurate determination of VBE is required, this approximate value will be used for
the remainder of this book.
(a)
(b)
Figure 3.19: Fixed-bias transistor circuit: (a) input load line analysis, (b) output load analysis line.

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
173
A load line representing RC is superimposed on the transistor output characteristics as
shown in Figure 3.19b. As in the load line analysis performed for diode circuits in Chapter 2,
the slope of the input load line is the negative of the inverse of the load resistance ( 1=RC) as is
evident in Equation (3.22). ÓÄÄe intersection of this load line with the common-emitter transistor
output characteristic curve for the desired IB determines the Q-point. ÓÄÄis Q-point is identiÔ¨Åed
by the resultant transistor collector current and the collector-emitter voltage.
Example 3.7
Complete the design of the Ô¨Åxed-bias transistor circuit shown by determining RC and RB for a
Q-point of IC D 6 mA and VCE D 4 V. ÓÄÄe transistor forward current gain is ÀáF D 200 with a
negligible ÀáR. Let VBE D 0:7 V.
RC
IC D  N"
CVCC D  7
RB
IB
C
 VBE
C
 VCE D  7
Solution #1 (Analytical):
ÓÄÄe load resistor RC is calculated by applying KVL to the collector-emitter loop,
RC D VCC   VCE
IC
D
10   4
6  10 3
)
RCD 1 k:
ÓÄÄe base resistor RB is calculated by applying KVL to the base-emitter loop,
RB D VCC   VBE
IB
D VCC   VBE
IC
ÀáF
D 10   0:7
610 3
200
)
RB D 310 k:
Solution #2 (Graphical):
In this example, the BJT was assumed to have a Ô¨Çat IC vs. VCE curve for each IB: that is
IC was invariant with changes in VCE. ÓÄÄe variation in IC with VCE in the forward-active region
is commonly described by a parameter called the Early voltage. No variation in IC (a common
Ô¨Årst-order approximation) is modeled by inÔ¨Ånite Early voltage. ÓÄÄe BJT output characteristic
curve for this example can be generated in SPICE with a net list similar to Example 3.2 Solution

174
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
#2. ÓÄÄe BJT is designated in the SPICE net list as:
Qname collector_node base_node emitter_node model_name:
ÓÄÄe npn transistor .model statement for this example is as follows:
.model NPXEX NPN(BF=200):
ÓÄÄe default values of the transport saturation current (IS), Early voltage (VA), reverse beta (BR),
and forward current emission coeÔ¨Écient (NF) were used. ÓÄÄe default values for these parameters
are:
IS D 1E-16
VA D 1
BR D 1
NF D 1:
First, the load line representing RC must be found. ÓÄÄis is accomplished by Ô¨Årst establishing the
desired Q-point on the transistor output characteristics. ÓÄÄe desired Q-point is located knowing
VCEQ, ICQ, and IBQ, where the additional subscript Q denote the voltages and currents at the
Q-point. From the graph, IBQ D 30 A. ÓÄÄerefore, the base resistance is,
RB D VCC   VBE
IB
D 10   0:7
30  10 6
)
RBD310 k:
From the Q-point, a straight line that intersects the VCE axis at VCE D VCC is drawn. ÓÄÄe line is
extended from the Q-point to intersect the IC axis to complete the load line. ÓÄÄese two points on
the load line establishes the extremes of the transistor operation. ÓÄÄat is, when VCE D VCC, all of
the voltage from the power supply is dropped across the transistor (collector and emitter). ÓÄÄere-
fore, there is no voltage drop across the load resistor RC corresponding to zero current Ô¨Çowing
through the resistor (IC D 0). When the load line intersects the IC axis, VCE D 0. ÓÄÄerefore, the
transistor (collector-emitter) acts as if it were a short circuit and the voltage drop across the load
resistor equals the power supply voltage, VCC. From Equation (3.22), the current Ô¨Çowing when
through the resistor VCE D 0 is VCC=RC. ÓÄÄe load line analysis of the Ô¨Åxed-bias circuit is shown
in Figure 3.20. ÓÄÄe slope of the line (actually, the negative inverse slope of the line) is the desired
load resistor, RC, which in this case is 1 k.
In the Ô¨Åxed-bias circuit, the base current is essentially Ô¨Åxed by the value of VCC and RB. ÓÄÄe
collector current is determined by IB and ÀáF . Because ÀáF varies widely from one transistor to
another and with temperature change, the collector current also varies widely with these changes.
In Section 3.7, the Ô¨Åxed-bias circuit will be shown to be one of the worst ways to bias a transistor
from the standpoint of stability of the Q-point.
Several variations of the Ô¨Åxed-bias circuit are commonly used. ÓÄÄese variations increase
the stability of the Q-point, making the circuit less susceptible to variations performance due to
changes in transistor parameters.

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
175
 ¬ò"
 ¬ò"
 ¬ò"
 ¬ò"
 ¬ò"
 ¬ò"
 ¬ò"
 ¬ò"
 ¬ò"
IB D  ¬ò"
2
$PMMFDUPS $VSSFOU 	N"
$PMMFDUPS&NJUUFS 7PMUBHF 	7






VCC







Figure 3.20: Load line analysis of Example 3.7.
In the Ô¨Åxed-bias circuit with emitter feedback, shown in Figure 3.21, an emitter resistor is
added to the basic Ô¨Åxed-bias circuit.
ÓÄÄe collector current is found by applying KVL to the base-emitter loop,
VCC D IBRB C VBE C IEERE
(3.25)
where IEE D  IE, so that
IEE D ÀáF C 1
ÀáF
IC:
Substituting IEE D ÀáF C1
ÀáF IC and IB D IC
ÀáF into Equation (3.25),
VCC D VBE C IC
RB
ÀáF
C
ÀáF C 1
ÀáF

RE

:
(3.26)
Equation (3.26) yields the collector current with respect to the power supply voltage, the transistor
ÀáF , and the external resistors,
IC D
VCC   VBE
RB
ÀáF C

ÀáF C1
ÀáF

RE
:
(3.27)

176
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
RC
IC
CVCC
RB
IB
C
 VBE
C
 VCE
RE
IEE D  IE
Figure 3.21: ÓÄÄe Ô¨Åxed-bias circuit with emitter feedback.
ÓÄÄe relationship between VCE and IC is found by applying KVL to the collector-emitter loop,
VCC D ICRC C VCE C IEERE
D VCE C IC

RC C
ÀáF C 1
ÀáF

RE

:
(3.28)
Solving Equation (3.28) to solve for VCE yields,
VCE D VCC   ICRC   IEERE
D VCC   IC

RC C
ÀáF C 1
ÀáF

RE

:
(3.29)
ÓÄÄe slope of the load line for the Ô¨Åxed-bias circuit with emitter resistor on the BJT output char-
acteristic curve is,
Slope of the load line D  
RC C
ÀáF C 1
ÀáF

RE
 1
:
(3.30)
If ÀáF  1, then the slope of the load line is simpliÔ¨Åed as,
Slope of the load line    .RC C RE/ 1:
(3.31)
ÓÄÄe load line described by Equation (3.29) is superimposed on the transistor output characteristics
as shown in Figure 3.22. As usual, the Q-point is determined by the collector current and the
collector-emitter voltage for a given base current of the transistor.

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
177
Figure 3.22: Load line analysis for the Ô¨Åxed-bias emitter feedback circuit.
To draw the load line on the transistor output characteristics, the two extremes of the load
line are determined. From Equation (3.29), the point at which the load line intersects the IC axis
occurs when VCE D 0 so that,
IC;VCED0 D
VCC
RC C

ÀáF C1
ÀáF

RE
:
(3.32)
ÓÄÄe other extreme of the load line occurs when the transistor collector-emitter voltage drops all
of the voltage provided by the power supply. If all of the supply voltage is dropped across the
transistor, the collector current must be zero (IC D 0). ÓÄÄerefore, the intersection of the load line
with the VCE axis must occur at VCC.
ÓÄÄe Ô¨Åxed-bias circuit with collector feedback is shown in Figure 3.23. ÓÄÄe circuit is similar
to the Ô¨Åxed-bias circuit with the exception that the base resistor is connected directly to the col-
lector of the BJT. ÓÄÄe result is that the current provided by the power supply, ICC, is not equal to
the BJT collector current IC. ÓÄÄe current provided by the power supply is,
ICC D IC C IB:
(3.33)
ÓÄÄe collector current is found by applying KVL to the base-emitter loop,
VCC D ICCRC C IBRB C VBE
D .IC C IB/ RC C IBRB C VBE
D IC
ÀáF C 1
ÀáF

RC C RB
ÀáF

C VBE:
(3.34)

178
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
IC
RC
ICC
CVCC
RB
IB
C
 VBE
C
 VCE
Figure 3.23: ÓÄÄe Ô¨Åxed-bias circuit with collector feedback.
Solving for the collector current,
IC D

ÀáF
ÀáF C 1
 VCC   VBE
RC C
RB
ÀáF C1
:
(3.35)
To Ô¨Ånd the relationship between VCE and IC, the KVL equation for the collector-emitter loop
which is identical to that of the Ô¨Åxed-bias circuit, is found,
VCC D ICCRC C VCE
D .IC C IB/ RC C VCE
D
ÀáF C 1
ÀáF

ICRC C VCE;
(3.36)
or,
VCE D VCC   IC
ÀáF C 1
ÀáF

RC:
(3.37)
From Equation (3.37), the slope of the load line for the Ô¨Åxed-bias circuit with collector feedback
is,
Slope of the load line D  ÀáF
.ÀáF C 1/ RC
:
(3.38)
ÓÄÄe point at which the load line that intersects the IC axis occurs when VCE D 0 so from Equa-
tion (3.37),
IC;VCED0 D
VCC

ÀáF C1
ÀáF

RC
D VCC
RC

ÀáF
ÀáF C 1

:
(3.39)
ÓÄÄe other extreme of the load line occurs when the transistor collector-emitter voltage drops all
of the voltage provided by the power supply. If all of the supply voltage is dropped across the

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
179
transistor, the collector current must be zero (IC D 0). ÓÄÄerefore, the intersection of the load line
with the VCE axis must occur at VCC. ÓÄÄe BJT output characteristic with the load line for the
Ô¨Åxed-bias circuit with collector feedback is shown in Figure 3.24.
Figure 3.24: Load line analysis for the Ô¨Åxed-bias collector feedback circuit.
ÓÄÄe last variation of base-biasing presented is the Ô¨Åxed-bias circuit with collector and emit-
ter feedback shown in Figure 3.25.
Applying KVL to the base-emitter loop,
VCC D ICCRC C IBRB C VBE C IEERE
D .IC C IB/ RC C IBRB C VBE C IEERE
D VBE C IC
ÀáF C 1
ÀáF

.RC C RE/ C RB
ÀáF

:
(3.40)
ÓÄÄe collector current is found by re-arranging Equation (3.40),
IC D

ÀáF
ÀáF C 1

VCC   VBE

RC C RE C
RB
ÀáF C1
:
(3.41)
ÓÄÄe relationship between VCE and IC is found by applying KVL to the collector-emitter loop,
VCC D ICCRC C VCE C IEERE
D IC
ÀáF C 1
ÀáF

.RC C RE/ C VCE:
(3.42)

180
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
IC
RC
ICC
CVCC
RB
IB
C
 VBE
C
 VCE
RE
IEE
Figure 3.25: ÓÄÄe Ô¨Åxed-bias circuit with collector and emitter feedback.
By rearranging Equation (3.42), the expression for VCE for the Ô¨Åxed-bias circuit with collector
and emitter feedback is found,
VCE D VCC   IC
ÀáF C 1
ÀáF

.RC C RE/ :
(3.43)
ÓÄÄe slope of the load line for the Ô¨Åxed-bias circuit with collector and emitter feedback is,
Slope of the load line D  
ÀáF
ÀáF C 1

1
RC C RE
:
(3.44)
ÓÄÄe point at which the load line that intersects the IC axis occurs when VCE D 0 so from Equa-
tion (3.43):
IC;VCED0 D
VCC

ÀáF C 1
ÀáF

.RC C RE/
D

ÀáF
ÀáF C 1

VCC
RC C RE
:
(3.45)
ÓÄÄe other extreme of the load line occurs when the transistor collector-emitter voltage drops all
of the voltage provided by the power supply. If all of the supply voltage is dropped across the
transistor, the collector current must be zero (IC D 0). ÓÄÄerefore, the intersection of the load line
with the VCE axis must occur at VCC. ÓÄÄe BJT output characteristic with the load line for the
Ô¨Åxed-bias circuit with collector feedback is shown in Figure 3.26.

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
181
Figure 3.26: Load line analysis for the Ô¨Åxed-bias collector and emitter feedback transistor circuit.
3.6.2
EMITTER-BIAS CIRCUIT (WITH TWO POWER SUPPLIES)
ÓÄÄe emitter-bias circuit is often used when two power supplies (positive and negative) are avail-
able. In this conÔ¨Åguration, shown in Figure 3.27 the collector current can easily be made to be
essentially independent of ÀáF , making the circuit less sensitive to variations in ÀáF due to tem-
perature or transistor replacement.
IB
RC
IC
CVCC
C
 VBE
C
 VCE
RE
IEE D  IE
 VEE
RB
Figure 3.27: Emitter-bias of a transistor with two power supplies.

182
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
To Ô¨Ånd IC, the KVL equation for the base-emitter loop is found,
VEE D VBE C IBRB C IEERE
D VBE C IC
RB
ÀáF
C
ÀáF C 1
ÀáF

RE

:
(3.46)
Re-arranging Equation (3.45) yields the expression collector current,
IC D
VEE   VBE
RB
ÀáF C

ÀáF C1
ÀáF

RE
D

ÀáF
ÀáF C 1
 VEE   VBE
RE C
RB
ÀáF C1
:
(3.47)
ÓÄÄe relationship between VCE and IC is found by the knowledge that,
VCE D VC   VE:
(3.48)
ÓÄÄe collector voltage with respect to ground is,
VC D VCC   ICRC:
(3.49)
ÓÄÄe emitter voltage with respect to ground is found by applying KVL to the base-emitter loop,
VE D   .VBE C IBRB/ D  
VBE C IC
RB
ÀáF

:
(3.50)
By substituting Equations (3.49) and (3.50) into (3.48), the equation relating VCE and IC is,
VCE D .VCC   ICRC/  
 
VBE C RB
ÀáF

D VCC C VBE   IC

RC   RB
ÀáF

:
(3.51)
ÓÄÄe slope of the load line for the Ô¨Åxed-bias circuit with collector and emitter feedback is,
Slope of the load line D  ÀáF
ÀáF RC   RB
:
(3.52)
ÓÄÄe point at which the load line that intersects the IC axis occurs when VCE D 0 so from Equa-
tion (3.51),
IC;VCED0 D ÀáF
VCC C VBE
ÀáF RC   RB
:
(3.53)
ÓÄÄe other extreme of the load line occurs when the transistor is cut-oÔ¨Ä(IC D 0). By setting
IC D 0 in Equation (3.51), the intersection of the load line with the VCE axis occurs at VCC C VBE.
ÓÄÄe BJT output characteristic with the load line for the Ô¨Åxed-bias circuit with collector feedback
is shown in Figure 3.28.

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
183
Figure 3.28: Load line analysis for the two supply emitter-bias transistor circuit.
Example 3.8
Find the operating point (VCE; IB, and IC) for the emitter-biased circuit with two power supplies
shown. Let VBE D 0:84 V; ÀáF D 200, and VA D 75 V.
IB
RC
 L√ä
IC
CVCC
C 7
C
 VBE
C
 VCE
RE
 L√ä
IEE D  IE
 VEE
  7
RB
 L√ä

184
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
Solution #1(Analytical):
Hand analysis typically ignores the eÔ¨Äect of the early voltage, VA. ÓÄÄus, from Equa-
tion (3.47) the collector current is
IC D
VEE   VBE
RB
ÀáF C

ÀáF C 1
ÀáF

RE
D
15   0:84
10 k
200 C
  201
200

1 k
) IC D 13:4 mA:
ÓÄÄe base current is then,
IB D IC
ÀáF
D 13:4  10  3
200
) IB D 67  A:
From Equation (3.51) the collector-emitter current is,
VCE D VCC C VBE   IC

RC   RB
ÀáF

D 15 C 0:84   .13:4  10 3/

1 k   10 k
200

) VCE D 3:1 V:
Solution # 2 (Simulation):
ÓÄÄe circuit is typically drawn in the input schematic workspace (shown below using Mul-
tisim). A default npn transistor is used (identiÔ¨Åed as a virtual BJT) and the two parameters of
interest: BF D 200 and VAF D 75, are altered in the default transistor parameter list. ÓÄÄere are
typically two approaches to determining the DC operating point:
1. Perform a DC operating point analysis
2. Use circuit probes in the schematic workspace
Each technique produces performs the same operation and produces the same results. Be-
low is shown a Multisim output using circuit probes in the schematic workspace. Notice good
agreement with hand calculation for the base ( 2:54%) and collector (same) currents. Here VCE
can easily be determined to be
VCE D VC   VE D 1:56   . 1:49/ D 3:03 V W
also in good agreement ( 1:6%) with the hand results.

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
185
3.6.3
SELF-BIAS CIRCUIT (EMITTER-BIAS WITH ONE POWER SUPPLY)
In many instances, two power supply voltages are not available to the designer to implement the
emitter-bias circuit in Section 3.6.2. In this case, a modiÔ¨Åed emitter-bias conÔ¨Åguration called the
self-bias circuit shown in Figure 3.29 is used.
IB
RC
IC
CVCC
C
 VBE
C
 VCE
RE
IEE D  IE
RB
RB
Figure 3.29: ÓÄÄe self-bias circuit.

186
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
ÓÄÄe analysis of the self-bias circuit of Figure 3.29 is facilitated by replacing the circuit to the
left between the base and ground terminals with its ÓÄÄ√©venin Equivalent. ÓÄÄe ÓÄÄ√©venin equivalent
of the circuit attached to the base of the transistor is shown in Figure 3.30.
CVCC
RB
RB
$JSDVJU BU CBTF PG UIF #+5
VBB
D
VCC RB
RBCRB
RB
D RB==RB
i√èWFOJO FRVJWBMFOU PG UIF DJSDVJU BU UIF CBTF PG UIF #
Figure 3.30: ÓÄÄ√©venin equivalent circuit at the base of the BJT.
ÓÄÄe self-bias circuit with the simpliÔ¨Åed base circuit using the ÓÄÄ√©venin equivalent is shown
in Figure 3.31.
RB
D RB==RB
IB
RC
IC
CVCC
C
 VBE
C
 VCE
RE
IEE D  IE
VBB
D
VCC RB
RBCRB
Figure 3.31: SimpliÔ¨Åcation of the self-bias circuit through the use of ÓÄÄ√©venin‚Äôs theorem.

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
187
ÓÄÄe analysis of the diagram of Figure 3.31 is similar to that of the Ô¨Åxed-bias circuit. Ap-
plying KVL on the base-emitter loop,
VBB D IBRB C VBE C IEERE
D VBE C IC
RB
ÀáF
C
ÀáF C 1
ÀáF

RE

:
(3.54)
Solving for the collector current,
IC D
VBB   VBE
RB
ÀáF C

ÀáF C1
ÀáF

RE
D

ÀáF
ÀáF C 1
 VBB   VBE
RE C
RB
ÀáF C1
D

ÀáF
ÀáF C 1


VCCRB2
RB1CRB2   VBE

RE C
RB1RB2
.RB1CRB2/.ÀáF C1/
:
(3.55)
ÓÄÄe equation relating VCE to IC (Equation (3.28) repeated as Equation (3.56) below) and the
load line analysis are identical to the Ô¨Åxed-bias circuit with emitter feedback,
VCE D VCC   ICRC   IEERE
D VCC   IC

RC C
ÀáF C 1
ÀáF

RE

:
(3.56)
Example 3.9
For the self-bias circuit, Ô¨Ånd VCE and IB to achieve a Q-point of IC D 4 mA. Complete the design
by Ô¨Ånding RB1. Let ÀáF D 200 and V D 0:7 V.
IB
RC
 L√ä
IC D  N"
CVCC
C 7
C
 VBE
C
 VCE
RE
 √ä
IEE D  IE
RB
 L√ä
RB

188
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
Solution
To Ô¨Ånd VCE apply Equation (3.56),
VCE D VCC   ICRC   IEERE
D VCC   IC

RC C
ÀáF C 1
ÀáF

RE

D 12   4  10 3 
1 k C
201
200

510

) VCE D 5:95 V:
ÓÄÄe base current is
IB D IC
ÀáF
D 4  10 3
200
D 20 A:
To Ô¨Ånd RB1, the ÓÄÄ√©venin equivalent circuit (Figure 3.31) at the base of the BJT is used. Applying
KVL to the base-emitter loop (Equation (3.54),
VBB D IBRB C VBE C IEERE
D VBE C IC
RB
ÀáF
C
ÀáF C 1
ÀáF

RE

or,
VCCRB1
RB1 C RB2
D VBE C IC
" RB1RB2
RB1CRB2
ÀáF
C
ÀáF C 1
ÀáF

RE
#
:
Solving for RB1,
RB1 D
VCCRB2  
VBE C

ÀáF C1
ÀáF

ICRE


VBE C

ÀáF C1
ÀáF

ICRE

C IBRB2
) RB1 D 31:4 k  33 k
(common value):
3.6.4
BIASING PNP TRANSISTORS
When pnp transistors are used, the polarity of all dc sources must be reversed. For operation in
the forward-active region, the pnp transistor emitter voltage is greater than the collector voltage.
ÓÄÄe pnp characteristic curves are shown in Figure 3.32. Note that the polarity of the base and
collector currents are negative in relation to the convention chosen in Figure 3.1. Because of the
polarity reversal of the terminal voltages, it is customary to use positive values of VEC and VEB in
the DC analysis and design of pnp transistor circuits.

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
189
(a)
(b)
Figure 3.32: (a) input and (b) output characteristic curves for pnp BJT.
Consider the pnp BJT Ô¨Åxed-bias circuit with collector feedback shown in Figure 3.33. ÓÄÄe
collector power supply voltage is a negative value,  VCC.
ÓÄÄe KVL expression for the base-emitter loop is,
VCC D VCB   IBRB C ICCRC
(3.57)
where
ICC D  IB   IC
and
IC D ÀáF IB:
By substituting the current relationships above into Equation (3.57),
VCC D VEB   IC
ÀáF
RB   IC

1 C 1
ÀáF

RC:
(3.58)
By rearranging Equation (3.58), the expression for the collector current is found,
IC D

ÀáF
ÀáF C 1
 VEB   VCC
RC C
RB
ÀáF C1
:
(3.59)
To Ô¨Ånd VEC, KVL is used in the collector-emitter loop,
VEC D VCC   ICCRC:
(3.60)
Substituting ICC D  IB   IC and IC D ÀáF IB into Equation (3.60) yields the expression for VEC,
VEC D VCC C IC
ÀáF C 1
ÀáF

RC:
(3.61)

190
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
IC
RC
ICC
 VCC
RB
IB
 C
VEB
 C
VEC
Figure 3.33: pnp BJT Ô¨Åxed-bias circuit with collector feedback.
ÓÄÄe load line derived from Equation (3.61) is in the fourth quadrant of the BJT output
characteristic curve. Since the characteristic curve is plotted with the Ô¨Årst quadrant with the or-
dinate axis representing  IC, the slope of the load line for the pnp BJT Ô¨Åxed-bias circuit with
collector feedback is,
Slope of the load line D  ÀáF
.ÀáF C 1/ RC
:
(3.62)
ÓÄÄe point at which the load line that intersects the IC axis occurs when VEC D 0 so from Equa-
tion (3.61),
IC;VECD0 D  
ÀáF
ÀáF C 1
 VCC
RC
:
(3.63)
ÓÄÄe other extreme of the load line occurs when the transistor is cut-oÔ¨Ä(IC D 0). By setting
IC D 0 in Equation (3.61), the intersection of the load line with the VEC axis occurs at VCC. Like
the npn transistor, the emitter-base voltage is assumed to be approximately equal to V as is
evident in the input load line analysis shown in Figure 3.34a. ÓÄÄe BJT output characteristic with
the load line for the Ô¨Åxed-bias circuit with collector feedback is shown in Figure 3.34b.
Similar analysis can be performed for the other biasing conÔ¨Ågurations discussed.
Example 3.10
Complete the design of the pnp self-bias circuit. Let VEB D 0:7 V, ÀáF D 200, and VEC D 7 V.
What is the collector current, IC?
Solution:
ÓÄÄe ÓÄÄ√©venin equivalent voltage VBB and the ÓÄÄ√©venin equivalent resistance at the base of
the circuit is,
VBB D  VCCRB2
RB1 C RB2
D  4:69 V;

3.6. BIASING THE BIPOLAR JUNCTION TRANSISTOR
191
(a)
(b)
Figure3.34: Input (a) and output (b) load line analysis for the pnp BJT Ô¨Åxed-bias circuit with collector
feedback.
and
RB D
RB1RB2
RB1 C RB2
D 6:875 k:
IB
RC
IC
 VCC
  7
 C
VEB
 C
VEC
RE
 L√ä
IE
RB
 L√ä
RB
 L√ä

192
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
ÓÄÄe collector current is found by applying KVL on the base-emitter loop,
IC D

ÀáF
ÀáF C 1
 VEB   VBB
RE C
RB
ÀáF C1
D
200
210
 0:7   4:69
1 k C 6:875 k
201
)
IC D  3:84 mA:
ÓÄÄe collector resistor RC is calculated by applying KVL on the collector-emitter loop,
VCC D IERE C VEC   ICRC D  ÀáF C 1
ÀáF

ICRE C VEC   ICRC:
Rearranging the above equation yields a solution for RC,
RC D
VEC   VCC  
ÀáF C1
ÀáF

ICRE
IC
D 7   15    201
200
   3:84  10 3
.1 k/
 3:84  10 3
)
RC D 1:08 k  1 k
(common value):
3.7
BIAS STABILITY
ÓÄÄe quiescent operating point (Q-point) of a BJT in the forward-active region is dependent on the
reverse saturation current, base-emitter voltage and the current gain of the transistor. ÓÄÄis Q-point
of a BJT circuit can change due to variations in operating temperature or parameter variations
that occur when interchanging individual transistors with slightly diÔ¨Äerent characteristics in the
biasing circuit. A stable Q-point is desirable for the following reasons:
‚Ä¢ Ensures that the transistor will operate over a speciÔ¨Åed range of DC voltages and currents
‚Ä¢ ÓÄÄe desired ampliÔ¨Åer gain, and input and output resistances, which are all dependent on
the bias condition, are achieved
‚Ä¢ ÓÄÄe maximum power hyperbola is not violated
As an example of the parameter variation, an input transistor characteristics in Figure 3.35 shows
a decrease in V (for VCE D 0) for a rise in operating temperature from 27ƒ±C to 50ƒ±C. For this
particular example, the change in V is approximately  70 mV.
Figure 3.36 shows the variation in the npn BJT output characteristic curve with load line
for a rise in operating temperature from 27ƒ±C to 50ƒ±C. At elevated temperatures, the change in
the collector current, ¬ÅIC, increases for higher base currents. ÓÄÄerefore, for a constant IB, the
Q-point of the BJT is shifted by some increment of both IC and VCE. ÓÄÄe change in the output
characteristic is caused by increases in both the transistor ÀáF and the reverse saturation current.

3.7. BIAS STABILITY
193
Figure 3.35: npn BJT input characteristic curves for VCE D 0 for operating temperatures of 27ƒ±C and
50ƒ±C.
In order to quantitatively determine the variation in quiescent conditions, it is necessary to
examine the Ebers-Moll Equations (3.3)a and (3.3)b in the forward-active region:
IE D  IES

e
VBE
Vt   1

C ÀõRICS

e
VBE VCE
Vt
  1

IC D  ICS

e
VBE VCE
Vt
  1

C ÀõF IES

e
VBE
Vt   1

:
ÓÄÄe collector current is found as a function of the emitter current by solving for IES

e
VBE
Vt   1

from Equation (3.3)a,
IES

e
VBE
Vt   1

D  IE C ÀõRICS

e
VBE VCE
Vt
  1

:
(3.64)
Substitution of Equation (3.64) into Equation (3.3)b yields IC as a function of IE:
IC D  ICS

e
VBE VCE
Vt
  1

C ÀõF

 IE C ÀõRICS

e
VBE VCE
Vt
  1

(3.65a)
IC D  ÀõF IE C .ÀõF ÀõR   1/ ICS

e
VBE VCE
Vt
  1

:
(3.65b)

194
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
Figure 3.36: npn BJT output characteristic curves with a load line for operating temperatures of 27ƒ±C
and 50ƒ±C.
When the BJT is in the forward-active region, VBE   VCE   Vt. ÓÄÄen,
ICS

e
VBE VCE
Vt
  1

  ICS:
ÓÄÄerefore, the collector current for an npn BJT in the forward-active region is,
IC D  ÀõF IE C .1   ÀõF ÀõR/ICS
(3.66a)
IC D  ÀõF IE C ICO
(3.66b)
where the reverse saturation current ICO is deÔ¨Åned as,
ICO  .1   ÀáF ÀáR/ICS:
(3.67)
ÓÄÄe collector current of Equation (3.66) can be written in terms of ÀáF as,
IC D ÀáF IB C .ÀáF C 1/ICO
(3.68)
Equation (3.68) will be used to determine the dependence of the collector current of an npn BJT
to changes in the reverse saturation current for diÔ¨Äerent biasing arrangements.

3.7. BIAS STABILITY
195
A set of three stability factors is used to quantify the variation in the collector current with
respect to the reverse saturation current, base-emitter voltage, and ÀáF . ÓÄÄe stability factors are:
SI D @IC
@ICO
 ¬ÅIC
¬ÅICO
SV D @IC
@VBE
 ¬ÅIC
¬ÅVBE
SÀá D @IC
@ÀáF
 ¬ÅIC
¬ÅÀáF
:
(3.69)
ÓÄÄe stability of the bias conÔ¨Åguration is quantiÔ¨Åed with respect to the collector current for the
following reasons:
‚Ä¢ the collector current is dependent on the base current and the collector-emitter voltage, and
determines the output signal of a BJT ampliÔ¨Åer,
‚Ä¢ small variations in ÀáF , ICO, and VBE can result in a large change in IC.
ÓÄÄe total incremental change in IC for small changes in ICO, VBE, and ÀáF is,
¬ÅICT D SI¬ÅICO C SV ¬ÅVBE C SÀá¬ÅÀáF :
(3.70)
Equation (3.70) clearly shows that in order to keep the change in IC small, the magnitude of the
stability factors must also be kept small.
An accurate method of determining ÀáF at the operating point would be to include the
eÔ¨Äects of the Early voltage. Increase in accuracy is attained by using the slope of the output
characteristics caused by the Early voltage, VA, shown in Figure 3.37.
V$&

IC
I#2
I$2
V$&2
ICÀáF
VA
Figure 3.37: ÓÄÄe actual Q-point of the BJT taking into account the Early voltage VA.
ÓÄÄe Q-point given the base current IBQ is ICQ. ÓÄÄe SPICE output Ô¨Åle provides ÀáF for
VCE D 0 V. ÓÄÄe collector current using IBQ and ÀáF provided by SPICE yields the y-axis intercept,
ICÀáF D ÀáF IBQ. ÓÄÄe collector-emitter voltage for a Ô¨Åxed-bias circuit is deÔ¨Åned in Equation (3.18),
VCEQ D VCC   ICQRC:
(3.71)

196
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
Using the expression for the equation of a line, the collector current can be written as,
ICQ D
ICÀáF
VA

VCEQ C ICÀáF :
(3.72)
Solving for ICQ,
ICQ D
ICÀáF
VA VCC C ICÀáF
1 C
ICÀáF
VA RC
:
(3.73)
In order to demonstrate the eÔ¨Äect of circuit element values on quiescent point stability, the Ô¨Åxed-
bias and self-bias circuits are examined in the remainder of this section.
3.7.1
FIXED-BIAS CIRCUIT STABILITY
For the Ô¨Åxed-bias circuit shown in Figure 3.15, the reverse saturation current stability factor, SI,
is found by applying Equation (3.68) to the expression for the base current in Equation (3.19):
IB D VCC   VBE
RB
:
(3.74)
Substituting Equation (3.74) into Equation (3.68) yields,
IC D ÀáF
VCC   VBE
RB

C .ÀáF C 1/ ICO:
(3.75)
ÓÄÄe reverse saturation stability factor is,
SI D @IC
@ICO
D
@
@ICO

ÀáF
VCC   VBE
RB

C .ÀáF C 1/ ICO

D .ÀáF C 1/ :
(3.76)
It is apparent from Equation (3.76) that SI is very large. ÓÄÄerefore, a small change in ICO leads
to a large change in IC.
ÓÄÄe base-emitter voltage stability factor, SV , is found by using Equation (3.74),
SV D @IC
@ VBE
D
@
@VBE

ÀáF
VCC   VBE
RB

D  ÀáF
RB
:
(3.77)
ÓÄÄe ÀáF stability factor, SÀá, for the Ô¨Åxed-bias circuit is,
SÀá D @IC
@ ÀáF
D
@
@ ÀáF

ÀáF
VCC   VBE
RB
C .ÀáF C 1/ ICO

D VCC   VBE
RB
C ICO  IC
ÀáF
:
(3.78)

3.7. BIAS STABILITY
197
ÓÄÄe change in collector current due to a change in ÀáF is found by using SÀá,
¬ÅIC D SÀá¬ÅÀáF
D ICQ1
ÀáFQ1
¬ÅÀáF ;
(3.79a)
or
¬ÅIC
ICQ1
D ¬ÅÀáF
ÀáFQ1
;
(3.79b)
where ICQ1 and ÀáFQ1 are the collector current and ÀáF at the known Q-point.
Equation (3.79b) states that there is a one-for one correspondence between a percentage
change in ÀáF to IC. ÓÄÄerefore, the Ô¨Åxed-bias circuit is not a stable biasing arrangement. ÓÄÄe
desire is to reduce the percentage change in IC for a given change in ÀáF .
Example 3.11
For the Ô¨Åxed-bias transistor circuit shown, Ô¨Ånd the collector current at 50ƒ±C. Assume VBE 
0:7 V.
RC
: L√ä
IC
CVCC D  7
RB
 L√ä
IB
C
 VBE
C
 VCE
A 2N2222 BJT is used with the following parameters and governing equations:
BF  ÀáF D 255
BR  ÀáR D 6
VA  Early Voltage D 75
IS  Transport Saturation Current D IS D 14:34E   15
ICO  IS
.1   ÀõRÀõF /
ÀõR
D IS
ÀáR C 1
ÀáR
 ÀáF
ÀáF C 1

XTB  Forward and reverse Àá temperature coeÔ¨Écient = 1.5 which is typically used for small
signal BJT transistors where,
ÀáF .T2/ D ÀáF .T1/
T2
T1
XTB
and
ÀáR .T2/ D ÀáR .T1/
T2
T1
XTB
:

198
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
ÓÄÄe IS temperature coeÔ¨Écient, XTI (default value of = 3) is used in the determination of the
variation of IS with temperature:
IS .T2/ D IS .T1/ e
 T2
T1  1

12855
T2
T2
T1
XTI
:
Solution:
ÓÄÄe nominal value of IB is determined in the usual fashion:
IBDVCC   VBE
RB
D 12   0:7
750  103 D 15 A
IC D ÀáF IB D 255 IB D 3:825 mA:
ÓÄÄe parameter changes with respect to temperature must be found. ÓÄÄe variation with ICO and
ÀáF , can be found using the governing equations given above, and the variation with VBE can be
found using a SPICE simulation.
Variation in ÀáF with temperature can be determined from the SPICE parameter XTB:
ÀáF .T2/ D ÀáF .T1/
T2
T1
XTB
D 255
273:2 C 50
273:2 C 27
1:5
D 285
)
¬ÅÀáF D 30:
Similarly, the variation in ÀáR is:
ÀáR .T2/ D ÀáR .T1/
T2
T1
XTB
D 6
273:2 C 50
273:2 C 27
1:5
D 6:7
)
¬ÅÀáR D 0:7:
Variation in ICO can be found using the variation in ÀáF and the value of IS at 50ƒ±C:
IS .50/ D 14:43  10 15e. 323:2
300:2  1/. 12860
323:2 /
323:2
300:2
1:5
D 379:7  10 15:
Substitution of these values into the given equation for ¬ÅICO yields:
¬ÅICO D 58:0  10 15   2:45  10 15 D 55:55  10 15:
To determine the variation in VBE, the input characteristic curves must be generated. ÓÄÄe
curves of Figure 3.38 were generated by creating two circuits, one with VCE D 0 V and the other
with VCE D 12 V in the same Multisim worksheet. A temperature sweep analysis was then per-
formed with 27ƒ±C and 50ƒ±C as the only two temperatures in the sweep. From the two graphs
shown in Figure 3.38a and b, ¬ÅVBE is nearly identical for VCE D 0 and VCE D 12 V, where
¬ÅVBE  30 mV:
From Equation (3.70), the total change in collector current is,
¬ÅICT D SI¬ÅICO C SV ¬ÅVBE C Sb¬ÅÀáF :

3.7. BIAS STABILITY
199
(a)
(b)
Figure 3.38: Input characteristic curves for the 2N2222 BJT for (a) VCE D 0 and (b) VCE D 12 V
where ¬ÅVBE  30 mV.
Figure 3.39: Output characteristic curves for the 2N2222 BJT.

200
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
For a Ô¨Åxed-bias BJT circuit,
SI D ÀáF C 1 D 255 C 1 D 256
SV D  ÀáF
RB
D   255
750 k D  0:36  10 3S
SÀá D VCC   VBE
RB
D 12   0:7
750 k
 15 A:
ÓÄÄerefore,
¬ÅIC D 256
 55:54  10 15
C
  0:36  10 3
. 0:030/ C
 15  10 6
.30/
D 0:46 mA:
ÓÄÄe analytical result is in agreement with the load line result in Figure 3.39 where ¬ÅIC is slightly
larger than 0.5 mA. ÓÄÄe discrepancy is caused by the Early Voltage eÔ¨Äect. Although ÀáF changes
due to temperature, SPICE does not alter the Early voltage (VA). ÓÄÄerefore, ÀáF increases as VCE
is increased for a given IB.
For IB D 15 A at 27ƒ±C and ICÀáf D ÀáF IBQ D 255 (15  10 6/ D 3:625 mA, ICQ D
4:12 mA. For the most accurate determination of ICQ, SPICE should be used.
3.7.2
SELF-BIAS CIRCUIT STABILITY
ÓÄÄe bias stability factors for the self-bias circuit, shown in Figure 3.15, can be derived using the
analysis for the Ô¨Åxed-bias circuit. SI for the self-bias circuit is found by applying Equation (3.68)
to Ô¨Ånd the base and emitter currents:
IB D IC   .ÀáF C 1/ ICO
ÀáF
(3.80a)
and
IEE D  IE D .ÀáF C 1/
ÀáF
.IC   ICO/ :
(3.80b)
ÓÄÄe collector current is found by using the base-emitter loop equation of Equation (3.18),
VBB D VBE C IBRB C IEERE:
(3.81)
Substituting Equations (3.80a) and (3.80b) into Equation (3.81) yield the expression for IC,
IC D ÀáF .VBB   VBE/ C ICO .ÀáF C 1/ .RB C RE/
RB C .ÀáF C 1/ RE
:
(3.82)

3.7. BIAS STABILITY
201
SI is found by taking the derivative of Equation (3.82) with respect to ICO,
SI D @ IC
@ ICO
D
@
@ ICO
ÀáF .VBB   VBE/ C ICO .ÀáF C 1/ .RB C RE/
RB C .ÀáF C 1/ RE

D .ÀáF C 1/ .RB C RE/
RB C .ÀáF C 1/ RE
:
(3.83)
SI can be reduced by choosing RB as small as possible and RE as large as possible. ÓÄÄe range of
values of RB and RE are limited by the required input resistance and the limitation of the power
supply current output. ÓÄÄat is, if a large RE is chosen, the power supply must be able to provide
a large collector current to the transistor to yield the required emitter voltage.
SV for the self-biased circuit is also found by using the expression for the base-emitter loop
of Equation (3.81). By re-arranging Equation (3.81), the expression for IC (for ICO  0) is found:
IC D
ÀáF .VBB   VBE/
RB C .ÀáF C 1/ RE
:
(3.84)
From Equation (3.84) the base-emitter voltage stability factor is,
SV D @IC
@VBE
D
@
@VBE

ÀáF .VBB   VBE/
RB C .ÀáF C 1/ RE

D  ÀáF
RB C .ÀáF C 1/RE
:
(3.85)
For maximum base-emitter stability, a large RE is desirable.
ÓÄÄe ÀáF stability factor is found by taking the derivative of Equation (3.84) with respect to
ÀáF ,
SÀá D @IC
@ÀáF
D
@
@ÀáF

ÀáF .VBB   VBE/
RB C .ÀáF C 1/ RE

D .VBB   VBE/
RB C RE
≈íRB C .ÀáF C 1/RE¬ç2 :
(3.86)
Since SÀá is a function of varying ÀáF , the expression does not indicate whether ÀáFQ1 or
ÀáFQ2 should be used in Equation (3.86). ÓÄÄis uncertainty is solved through the use of an alternate
derivation of SÀá. By taking Ô¨Ånite diÔ¨Äerences rather than taking the derivative,
SÀá  ICQ2   ICQ1
ÀáFQ2   ÀáFQ1
D ¬ÅIC
¬ÅÀáF
:
(3.87)
From the equation describing the collector current (Equation (3.19)),
ICQ2
ICQ1
D ÀáFQ2
ÀáFQ1
RB C
 ÀáFQ1 C 1

RE
RB C
 ÀáFQ2 C 1

RE
:
(3.88)

202
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
Subtracting unity from both sides of Equation (3.88),
ICQ2
ICQ1
  1 D
ÀáFQ2
ÀáFQ1
  1
 RB C
 ÀáFQ1 C 1

RE
RB C
 ÀáFQ2 C 1

RE
(3.89)
yields an expression for ¬ÅIC as a function of ¬ÅÀáF :
¬ÅIC D ICQ2   ICQ1 D ICQ1
ÀáFQ2   ÀáFQ1
ÀáFQ1

RB C RE
RB C
 ÀáFQ2 C 1

RE
D ICQ1
ÀáFQ1
RB C RE
RB C
 ÀáFQ2 C 1

RE
¬ÅÀáF ;
(3.90)
or
SÀá D ¬ÅIC
¬ÅÀáF
D ICQ1
ÀáFQ1
RB C RE
RB C
 ÀáFQ2 C 1

RE
D
.VBB   VBE/ RB C RE

RB C
 ÀáFQ1 C 1

RE
 
RB C
 ÀáFQ2 C 1

RE
:
(3.91)
If a 1 percent change in IC is desired for a 10 percent change in ÀáF , the ratio RB=RE can be
determined for the self-bias circuit using Equation (3.90):
¬ÅIC
ICQ1
D ¬ÅÀáF
ÀáFQ1
RB C RE
RB C
 ÀáFQ2 C 1

RE
0:01 D 0:1
RB C RE
RB C
 ÀáFQ2 C 1

RE
:
(3.92)
ÓÄÄe ratio RB=RE to achieve a bias stability of 1 percent change in IC for a 10 percent change in
ÀáF is,
RB
RE
 0:1 ÀáF min   0:9
0:9
D ÀáF
9   1:
(3.93)
ÓÄÄe ratio RB=RE in Equation (3.93) can be used as a rule of thumb when designing self-bias BJT
circuits. It is evident from Equation (3.93) that increasing RE results in increased stability. ÓÄÄe
value of RE is determined by many factors including the ampliÔ¨Åer gain and maximum allowable
swing which will both be discussed in Chapter 5 (Book 2).
ÓÄÄe bias stability factors for various npn BJT bias arrangements are shown in Table 3.5. In
general, the addition of RE to the bias network decreases all three stability factors with increases
the overall stability of the Q-point of the BJT .
Since the ÀáF variation of a BJT is, in general, the dominant factor that determines Q-
point stability, the an approximate relationship for the change in collector current with respect to
a change in ÀáF can be established. ÓÄÄe change in collector current, ¬ÅIC, for a change in ÀáF for
the diÔ¨Äerent bias conÔ¨Ågurations are shown in Table 3.6.

3.7. BIAS STABILITY
203
Table 3.5: Stability factors for BJT bias circuit conÔ¨Ågurations
SI  IC ¬â3FWFSTF
SV  IC ¬â#BTF&NJUUFS
4BUVSBUJPO $VSSFOU #JBT
7PMUBHF #JBT
#JBT $POmHVSBUJPO
4UBCJMJUZ 'BDUPS
4UBCJMJUZ 'BDUPS
SB IC ¬âÀá #JBT
4UBCJMJUZ 'BDUPS
'JYFE#JBT
ÀáF C
  ÀáF
RB
V$$ V#&
RS
CI$0  IC
ÀáF
'JYFE #JBT XJUI
&NJUUFS 3FTJTUPS
.ÀáF C/.RB CRE/
RB C.ÀáF C/RE
 ÀáF
RB C.ÀáF C/RE
.V$$ V#&/.RB CRE/
≈íRB C.Àá'2 C/RE¬ç≈íRB C.Àá'2 C/RE¬ç
'JYFE #JBT XJUI
$PMMFDUPS 'FFECBDL
.ÀáF C/.RB CRE/
RB C.ÀáF C/RC
 ÀáF
RB C.ÀáF C/RC
.V$$ V#&/.RB CRC /
≈íRB C.Àá'2 C/RC ¬ç≈íRB C.Àá'2 C/RC ¬ç
'JYFE #JBT XJUI
$PMMFDUPS BOE
&NJUUFS 'FFECBDL
.ÀáF C/.RB CRC CRE/
RB C.ÀáF C/.RC CRE/
 ÀáF
RB C.ÀáF C/.RC CRE/
.V$$ V#&/.RB CRC CRE/
≈íRB C.Àá'2 C/.RC CRE/¬ç≈íRB C.Àá'2 C/.RC CRE/¬ç
&NJUUFS #JBT XJUI
5XP 1PXFS 4VQQMJFT
.ÀáF C/.RB CRE/
RB C.ÀáF C/RE
 ÀáF
RB C.ÀáF C/RE
.V&& V#&/.RB CRE/
≈íRB C.Àá'2 C/RE¬ç≈íRB C.Àá'2 C/RE¬ç
4FMG#JBT
.ÀáF C/.RB CRE/
RB C.ÀáF C/RE
 ÀáF
RB C.ÀáF C/RE
.V## V#&/.RB CRE/
≈íRB C.Àá'2 C/RE¬ç≈íRB C.Àá'2 C/RE¬ç

204
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
Table 3.6: Change in IC for a change in Àá
#JBT $POmHVSBUJPO
¬ÅIC BT GVODUJPO PG ¬ÅÀá
'JYFE#JBT
¬ÅIC D ICQ¬ÅÀáF
ÀáFQ
'JYFE #JBT XJUI
&NJUUFS 3FTJTUPS
¬ÅIC D ICQ¬ÅÀáF
ÀáFQ
RB CRE
RB C.ÀáFQC/RE
'JYFE #JBT XJUI
$PMMFDUPS 'FFECBDL
¬ÅIC D ICQ¬ÅÀáF
ÀáFQ
RB CRE
RB C.ÀáFQC/RE
'JYFE #JBT XJUI
$PMMFDUPS BOE
&NJUUFS 'FFECBDL
¬ÅIC D ICQ¬ÅÀáF
ÀáFQ
RB CRC CRE
RB C.ÀáFQC/.RC CRE/
&NJUUFS #JBT XJUI
5XP 1PXFS 4VQQMJFT
¬ÅIC D ICQ¬ÅÀáF
ÀáFQ
RB CRE
RB C.ÀáFQC/RE
4FMG#JBT
¬ÅIC D ICQ¬ÅÀáF
ÀáFQ
RB CRE
RB C.ÀáFQC/RE
Example 3.12
Find the change in the collector current from 27ƒ± to 50ƒ±C for the self-bias BJT circuit of Exam-
ple 3.7 shown. Assume a nominal VBE D 0:7 V. ÓÄÄe circuit is designed for IB D 15 A. Compare
the result to the Ô¨Åxed-bias circuit in Example 3.11.
IB
RC
 L√ä
IC
CVCC
C 7
C
 VBE
C
 VCE
RE
 √ä
IEE D  IE
RB
 L√ä
RB
 L√ä

3.7. BIAS STABILITY
205
A 2N2222 BJT is used with the following parameters (identical to Example 3.11):
BF  ÀáF D 255
BR  ÀáR D 6
VA  Early Voltage D 75
IS  Transport Saturation Current D IS D 14:34E   15
Solution:
ÓÄÄe variation in ICO and ÀáF are determined in the same manner as in Example 3.11, how-
ever the stability factors are diÔ¨Äerent for the two circuit topologies.
Unlike the Ô¨Åxed-bias circuit where the base current was invariant with parameter changes,
in the self-bias circuit, the base current decreases with increasing ÀáF (the base current increases
with decreasing ÀáF ). In this example, at 27ƒ±C, the base current is,
IB D
VBB   VBE
RB C .ÀáF C 1/ RC
;
where
VBB D
VCCRB2
RB1 C RB2
D 2:79 V
and
RB D RB1==RB2 D 7:67 k:
ÓÄÄe base current for 27ƒ±C (ÀáF D 255) and 50ƒ±C (ÀáF D 285) are IBQ1 D 15mA and IBQ2 D
13:6 A, respectively.
From Equation (3.70), the total change in collector current is,
¬ÅICT D SI¬ÅICO C SV ¬ÅVBE C Sb¬ÅÀáF :
For a self-bias BJT circuit,
SI D .ÀáF C 1/ .RB C RE/
RB C .ÀáF C 1/ RE
D 256 .7:67 k C 510/
7:67 k C 256 .510/ D 15:2
SV D  ÀáF
RB C .ÀáF C 1/ RE
D  255
7:67 k C 256 .510/ D  1:85 mS
SÀá D
.VBB   VBE/ .RB C RE/

RB C
 ÀáFQ1 C 1

RE
 
RB C
 ÀáFQ2 C 1

RE

D
.2:79   0:7/ .7:67 k C 510/
≈í7:67 k C 256 .510/¬ç ≈í7:67 k C 286 .510/¬ç D 0:81 A:
ÓÄÄerefore,
¬ÅIC D 15:2
 55:54  10 15
C
  1:85  10 3
. 0:030/ C
 0:81  10 6
.30/
D 79:8 A:

206
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
ÓÄÄe analytical result is in general agreement with the load line result in Figure 3.40 where ¬ÅIC is
slightly larger than 0.06 mA. Note that the collector current change due ¬ÅICO is negligible, and
in most cases, can be ignored.
Figure 3.40: Output characteristic curves for the 2N2222 BJT with load line.
ÓÄÄe calculated variation in collector current is 79.8 A for the self-bias circuit as opposed
to 460 A for the Ô¨Åxed-bias circuit. ÓÄÄerefore, the self-bias circuit has better bias stability than
the Ô¨Åxed-bias arrangement.
Some SPICE software packages allow for worst-case or Monte-Carlo analysis of the circuit
with variations in operating parameters. ÓÄÄese packages are useful when analyzing bias stability
when individual BJTs are replaced in a bias circuit without varying the operating temperature.
For instance, in PSpice, the .WCASE command is used for worst-case analysis: Multisim has a
worst case analysis available under the simulation tab.
For instance, if ÀáF varies for an npn BJT from 200 to 220, the simple .model statement
for PSpice is:
.model
device_name
NPN(BF=200 DEV 20)
where DEV is the deviation from the nominal (BF=200).
To perform a worst-case analysis to determine the impact of the change in ÀáF on the
collector current on the transistor Q1, the netlist includes the following statement:
.WCASE DC IC(Q1) YMAX HI VARY DEV DEVICES Q

3.8. CONCLUDING REMARKS
207
ÓÄÄis statement performs a worst-case analysis to Ô¨Ånd the greatest diÔ¨Äerence from the nominal
(YMAX), with BF = Nominal BF C 20 (HI), varying the parameter denoted by DEV (VARY
and DEV), on the transistor only (Q). For BF = Nominal BF   20, replace HI with LO.
A sample netlist in PSpice for Ô¨Ånding the BJT output characteristic curve of an npn BJT
is shown below:
Worst-case Analysis with PSpice
VCE
1
0
15V
IB
0
2
60u
Q1
1
2
0
NPNBJT
.model NPNBJT NPN(BF=200 DEV 20 VA=75)
.DC DEC VCE 0.001 15 10 IB 0 50u 10u
.WCASE DC IC(Q1) YMAX HI VARY DEV DEVICES Q
.PROBE
.END
ÓÄÄe resulting BJT output characteristic curve is shown in Figure 3.41.
Figure 3.41: Output characteristics for npn BJT using netlist for varying BF.
3.8
CONCLUDING REMARKS
ÓÄÄe Bipolar Junction Transistor has been described in this chapter as a commonly used semicon-
ductor device with four basic regions of operation: the saturation, forward-active, inverse-active,

208
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
and cut-oÔ¨Äregions. ÓÄÄe BJT operation into these regions is controlled by the bias conditions on
the transistor base-emitter and base-collector junctions. Typical applications lead to the use of the
transistor base current and the collector-emitter voltage as more accessible quantities for region
veriÔ¨Åcation.
ÓÄÄe Ebers-Moll transistor model was presented to quantify the current-voltage relation-
ships of the BJT in all four regions of operation. As with the semiconductor diode, adequate
representation of BJT performance can be obtained with piece-wise linear approximations of the
transistor characteristics. A set of simple linear models, one for each region of operation, was
developed using transistor characteristics as expressed by the Ebers-Moll model and its corre-
sponding set of equations.
BJT logic gate applications have provided a good example of transistor circuitry using a
variety of regions of operation. ÓÄÄe two-state output necessary for binary gates is often achieved
by the output BJT transitioning between the saturation or cut-oÔ¨Äregion. In addition, Transistor-
Transistor Logic Gates, provide an example of inverse-active region operation of the input BJT.
Linear BJT applications utilize the forward-active region. Here, the operation of the transistor
is nearly linear about a quiescent operating point (Q-point) achieved with external bias circuitry.
Several biasing circuits were developed, and the bias stability due to variations in transistor pa-
rameters was quantiÔ¨Åed. Based on the foundations developed in this chapter, additional linear
and non-linear applications will be examined in later chapters.
Summary Design Example
Bipolar Junction Transistors can often be used as a controlled current shunt to reduce power
consumption in sensitive or expensive electronic components. A Zener diode voltage regulator is
one device that can beneÔ¨Åt from a shunting BJT. ÓÄÄe basic topology of such a voltage regulator
is shown below.
R
 C
VZ
C
 VS
-PBE
C
IL
 VL
7PMUBHF
3FHVMBUPS
Without the use of a shunting BJT, the regulator resistor must be capable of carrying cur-
rents in excess of the of the load current. Similarly, the Zener diode also carries very large currents.
ÓÄÄe shunting BJT in this design topology reduces the current through both these devices, thereby
reducing power consumption and component cost.
Design a Zener voltage regulator with BJT shunt to meet the following design require-
ments:

3.8. CONCLUDING REMARKS
209
‚Ä¢ Regulated load voltage, VL D 10 V
‚Ä¢ Load current, 0 A  IL  5 A
‚Ä¢ Source voltage, 12 V  VS  15 V
Determine the appropriate ratings for all components. Assume the minimum Zener current
for proper regulation is 2 mA and a power BJT with typical forward current gain, ÀáF D 50.
Solution:
In order to maintain 10 V at the load, the diode Zener voltage must be:
VZ D VL C V D 10:7 V:
ÓÄÄe remainder of the design process for this circuit topology is similar to that of a simple Zener
diode regulator except the current through the resistor, R, is the Zener current plus the base
current of the BJT:
IR D Iz C
IL
ÀáF C 1:
ÓÄÄe minimum design value for the resistor current, IR, that will ensure regulation under all load
and source variation is given by:
IR.min/ D Iz.min/ C IL.max/
ÀáF C 1 D 2 mA C 5 A
51 D 100 mA:
ÓÄÄis minimum resistor current must occur with minimum source voltage, Vs. ÓÄÄe resulting max-
imum value for the resistor is therefore given by:
R D 12 V   10:7 V
100 mA
D 13 :
With this choice of resistor value, the maximum power dissipated in the resistor is given by:
PR.max/ D .15   10:7/2
13
D 1:423 W:
ÓÄÄe maximum current through the Zener diode is given by the maximum resistor current less the
minimum BJT base current:
IZ.max/ D 15   10:7
13
  IL.min/
ÀáF C 1 D 0:331 A:
ÓÄÄe maximum power dissipated by the Zener diode is 3.542 W. ÓÄÄe BJT must be capable of an
emitter current equal to the maximum load current (5 A) at a maximum VCE (5 V). ÓÄÄus, the BJTs
must be able to dissipate at least 25 W.

210
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
Total power consumption is given by:
PT D VS
VS   10:7
13
C
ÀáF
ÀáF C 1 IL

:
ÓÄÄus, total power consumption ranges between 1.2 W and 78.5 W depending on source and load
conditions.
Summary of Required Components:
Zener diode:
VZ D 10:7 V,
IZ.max/ > :331 A,
P.max/ > 3:542 W
Resistor:
R D 13 ,
P.max/ > 1:432 W
BJT:
ÀáF D 50,
IC.max/ D 4:902 A,
P.max/ > 25 W
Comparison to Simple Zener Regulator:
A simple Zener diode regulator (without a shunting BJT) requires the following compo-
nents:
Zener diode:
VZ D 10 V,
IZ.max/ > 12:6 A,
P.max/ > 126 W
Resistor:
R D 0:397 ,
P.max/ > 63 W
ÓÄÄis simple design results in a power consumption of between 60.5 W (VS D 12 V) and
190 W (VS D 15 V) independent of the load current (maximum load power D 50 W). ÓÄÄe dif-
ference in component speciÔ¨Åcations is striking: the BJT shunt provides for a more eÔ¨Écient and
cost eÔ¨Äective solution to voltage regulation in this case.
3.9
PROBLEMS
3.1.
A Silicon npn BJT is described by the following parameters (remember  D 1 for Silicon
BJTs):
IS D 1 fA
ÀõF D 0:992
ÀõR D 0:94
ÓÄÄe BJT is operating at room temperature and its junctions are biased so that:
VBC D  1:2 V
VBE D 0:6 V
(a) Determine the base, collector, and emitter currents.
(b) ÓÄÄe junction biasing is changed so that:
VBC D 0:6 V
VBE D  1:2 V:
Repeat part a).

3.9. PROBLEMS
211
3.2.
A Silicon pnp BJT is described by the following parameters (remember  D 1 for Silicon
BJTs):
IS D 1 fA
ÀõF D 0:995
ÀõR D 0:91
ÓÄÄe BJT is operating at room temperature and its junctions are biased so that:
VBC D 0:4 V
VBE D 0:6 V
Determine the base, collector, and emitter currents.
3.3.
A typical 2N4401 npn BJT is described by the following parameters:
IS D 26 fA
ÀõF D 0:994
ÀõR D 0:75
(a) Generate the output characteristic curve using PSpice. Increment the base current
from 0 to 100 A in 10 A increments.
(b) Generate the input characteristic curve using PSpice.
3.4.
For the given circuit, determine the following transistor currents and voltages using load
line analysis:
‚Ä¢ the collector current
‚Ä¢ the base current
‚Ä¢ the base-emitter voltage
‚Ä¢ the collector-emitter voltage
Assume the transistor is a 2N2222A npn BJT as is described in Figure 3.2.
 L√ä
 7
: L√ä
 7

212
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
3.5.
For the circuit shown, Ô¨Ånd the transistor currents and voltages using load line analysis:
‚Ä¢ Collector current
‚Ä¢ Base current
‚Ä¢ Base-emitter voltage
‚Ä¢ Collector-emitter voltage
Assume that the transistor is a 2N2222A npn BJT as shown in Figure 3.2.
/"
 L√ä
 7
: L√ä
 7
3.6.
For the given circuit, determine the following transistor currents and voltages using load
line analysis:
‚Ä¢ the collector current
‚Ä¢ the emitter current
‚Ä¢ the base-emitter voltage
‚Ä¢ the base-collector voltage
Assume the transistor is a 2N2222A npn BJT as is described in Figure 3.2.
 √ä
 √ä
: 7
 7
3.7.
ÓÄÄe transistor shown in the circuit has the characteristics given in Figure 3.2. Plot over
the range, 0 V  Vi  4 V; Vo versus Vi.

3.9. PROBLEMS
213
: L√ä
Vi
Vo
 √ä
 7
3.8.
For the circuit shown, draw the transfer curve, VO vs. VI, for:
 15 V  VI  15 V
and
ÀáF D 180:
ConÔ¨Årm the transfer curve using SPICE.
Q
: L√ä
  7
 L√ä
VI
VO
: L√ä
 7
3.9.
For the circuit shown,
(a) Draw the transfer curve, VO vs. VI, for
 9 V  VI  9 V:
(b) Determine the value(s) of VI that will saturate the transistor.
(c) ConÔ¨Årm the transfer curve using SPICE.

214
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
Q ÀáF D 
 L√ä
C
 L√ä
: L√ä
 7
 VI
C
 VO
3.10. Calculate the collector and base currents in the Silicon transistor shown. Assume ÀáF D
75. Hint: make a ÓÄÄ√©venin equivalent of the circuit connected to the base of the BJT.
 L√ä
: L√ä
 7
 L√ä
 L√ä
3.11. For the circuit shown, Ô¨Ånd the transistor currents and voltages using load line analysis:
‚Ä¢ Collector current
‚Ä¢ Base current
‚Ä¢ Base-emitter voltage
‚Ä¢ Collector-emitter voltage
Assume that the transistor is a 2N3906 pnp BJT. Use the V-I characteristics found in the
Appendix.

3.9. PROBLEMS
215
Q
/
RC
: L√ä
RB
VBB
: 7
 L√ä
VCC
 7
3.12. Determine the maximum value of the resistor Rb for which the transistor remains in
saturation. Assume a Silicon BJT with ÀáF D 150.
Rb
 7
VO
: L√ä
 7
3.13. For the circuit shown, Ô¨Ånd the minimum VBB for transistor saturation. Assume ÀáF D
210.
RB
 L√ä
VBB
RC
: L√ä
VCC
C 7
C
 VCE
3.14. For the circuit shown:

216
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
(a) Find VBB for saturation. Use SPICE to conÔ¨Årm the result.
(b) Find VBB and VCE for operation in the forward active region with IC D 0:5.IC/sat.
Use SPICE to conÔ¨Årm the result.
Assume the Silicon BJT is described by ÀáF D 200 and has additional SPICE parameters
IS D 6:7 fA and VA D 100 V.
Q
RB
 L√ä
VBB
RC
: L√ä
IC
VCC
 7
RE
: L√ä
3.15. Complete the design of the circuit below by Ô¨Ånding RB for IC D 11 mA. Determine the
following voltages and currents:
‚Ä¢ Base current
‚Ä¢ Base-emitter voltage
‚Ä¢ Collector-emitter voltage
Q
/"
RB
VBB
: 7
RC
 √ä
VCC
 7

3.9. PROBLEMS
217
3.16. Complete the design of the Ô¨Åxed-bias BJT circuit shown, given IB D 60 A.
Determine the resistance value for RE. What is the transistor Q-point? ÓÄÄat is, Ô¨Ånd:
‚Ä¢ Collector-emitter voltage
‚Ä¢ Collector current
‚Ä¢ Base-emitter voltage
Assume that the transistor is a 2N2222A npn BJT as shown in Figure 3.2.
Q
/"
RC
 √ä
VCC
 7
RB
 L√ä
RE
3.17. Complete the design of the self-biased BJT circuit shown given the following:
VEBQ D 0:7 V;
ÀáF D 150;
IC D  2 mA:
Determine the resistance value for RB2. What is the transistor Q-point? ÓÄÄat is, Ô¨Ånd:
‚Ä¢ Base current
‚Ä¢ Collector-emitter voltage

218
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
Q
RC
: L√ä
IC
RB
 L√ä
RE
 L√ä
VCC
 7
RB
3.18. ÓÄÄe simple logic inverter shown is constructed using a Silicon BJT with ÀáF D 75.
(a) What is the maximum input voltage, vi, for which the output will be HIGH .
5 V/.
(b) What is the minimum input voltage, vi, for which the output will be LOW .<
0:2 V/.
 L√ä
 7
vo
: L√ä
 L√ä
vi
3.19. ÓÄÄe DTL NAND Gate shown in Figure 3.11 is constructed using a Silicon BJT described
by ÀáF D 75 and the following circuit elements:
Ra D 3:6 k
Rb D 6:2 k
Rc D 1:8 k
Determine the fan-out of this gate.

3.9. PROBLEMS
219
3.20. Use SPICE to verify the operation of the TTL gate of Example 3.6.
3.21. Determine the fan-out of the simple ECL OR gate shown in Figure 3.13.
3.22. Given the input circuit for a TTL gate (with only one input) shown. ÓÄÄe transistor pa-
rameters of interest are:
ÀáF D 200;
ÀáR D 6;
VBE.ON/ D 0:6 V;
VBE.sat/ D 0:8 V;
VCE.sat/ D 0:2 V:
Q
IE
Vi
R
: L√ä
IB
VCC
C 7
R
: L√ä
VO
Q
IC
Assume that Q1 and Q2 are identical.
(a) Ô¨Ånd VB1; IB1; IC1; IE1; VB2 and VO for input LOGIC 1 (5 V) and LOGIC 0 (0 V).
(b) Find the fan-out of the circuit.
(c) Compare the results of parts (a) and (b) and comment on the potential design ad-
vantages of using the circuit analyzed in Example 3.6.
3.23. In an eÔ¨Äort to reduce the power consumption for the TTL gate of Example 3.6, VCC is
reduced to 3.3 V.
(a) Verify that the gate operates properly and calculate the noise margins and fan-out.
(b) Compare average power consumption of the gate with VCC D 5 V and 3.3 V. Hint:
Ô¨Ånd the power supply currents for a ZERO and a ONE output and then average
them.
3.24. ÓÄÄe circuit shown is a form of high-threshold logic (HTL) gate. Analytically determine
the following gate properties:
(a) ÓÄÄe logic function performed
(b) ÓÄÄe logic levels

220
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
(c) ÓÄÄe fan out
(d) ÓÄÄe noise margins
(e) ÓÄÄe average power consumption.
Assume:
‚Ä¢ Silicon diodes and BJTs
‚Ä¢ ÀáF D 100
‚Ä¢ VZ D 5:6 V
Vo
: L√ä
 L√ä
: L√ä
 L√ä
 7
Va
Vb
3.25. Complete the design of the self-biased BJT circuit shown given the input and output
characteristic curves shown in Figure 3.2 and IC D 7 mA and VCE D 3 V.
(a) What is IB and VBE at the Q-point?
(b) What is ÀáF ?
(c) Find the resistance values RC and RB1.

3.9. PROBLEMS
221
Q
/"
RC
IC D  N"
VCC
 7
RB
RE
 √ä
RB
 L√ä
3.26. Complete the design of the BJT biasing circuit shown given the input and output char-
acteristic curves and IC D 3:5 mA and VCE D 4 V.
(a) What is IB and VBE at the Q-point?
(b) What is ÀáF ?
(c) Find the resistance values RC and RB.
Q
/"
IC D : N"
RC
VCC
 7
RB
RE
 L√ä
 VEE
  7

222
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
3.27. Complete the design of the circuit shown for IC D 5:3 mA: determine the resistance
values for RB. Find the transistor currents and voltages using load line analysis:
‚Ä¢ Collector-emitter voltage
‚Ä¢ Base current
‚Ä¢ Base-emitter voltage
Assume that the transistor is a 2N2222A npn BJT as shown in Figure 3.2.
Q
/"
RE
 √ä
RC
: L√ä
RB
VBB
: 7
VCC
 7
3.28. Complete the design of the pnp BJT biasing circuit below to achieve the desired quiescent
conditions:
IC D  4 mA
and
VCE D  4 V:
Assume that the transistor is a 2N2222A npn BJT as shown in Figure 3.2.
(a) What is IB and VBE at the Q-point?
(b) What is ÀáF ?
(c) Find the resistance values RC and RB.

3.9. PROBLEMS
223
Q
IC
RC
 VCC
  7
RB
RE
 L√ä
VEE
 7
3.29. Complete the design of the circuit below: determine the resistance values for RB. Find
the transistor currents and voltages using load line analysis if VCE D  5 V:
‚Ä¢ Collector current
‚Ä¢ Base current
‚Ä¢ Base-emitter voltage
Assume that the transistor is a 2N3906 pnp BJT with V-I characteristics found in the
Appendix.
Q
/
RE
 √ä
RC
 L√ä
RB
VBB
 7
VCC
 7
3.30. Complete the design of the circuit shown by determining the base bias voltage VBB for
VCE D 3 V. Find all transistor terminal currents and voltages using load line analysis

224
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
where applicable (the input and output characteristics are attached). Assume the BJT
is a 2N2222A.
RB
 L√ä
RC
: L√ä
CVCC
C 7
C
 VCE D  7
RE
 L√ä
VBB
3.31. Design a Ô¨Åxed-bias circuit to achieve the following BJT Q-point:
IC D 4 mAI
VCE D 8 V:
Use a 20 V DC power supply and a Silicon BJT with ÀáF D 100.
3.32. Design a self-bias circuit to achieve the following BJT Q-point:
IC D 4 mAI
VCE D 8 V:
Use a 20 V DC power supply and a Silicon BJT with ÀáF D 100. Additional constraints
on the bias resistors are:
Rc
Re
D 5
and
RB1==RB2 D 15 k:
3.33. For the self-bias circuit topology, determine the ratio RB=RE to achieve a bias stability
that results in a 0.2% change in IC for a 10% change in ÀáF .
3.34. Complete the design of the circuit shown so that a bias stability to achieve a 1% change
in IC for a 10% change in ÀáF operating over the temperature range of 15ƒ±C to 50ƒ±C.
ÓÄÄe BJT SPICE parameters are: BF D 100, IS D 1:1 fA, and VA D 120 V. ConÔ¨Årm
the circuit stability using SPICE.

3.9. PROBLEMS
225
Q
IC
RC
 L√ä
 VCC
  7
RB
RE
 L√ä
3.35. An npn BJT emitter-bias conÔ¨Åguration with two power supplies must be designed so
that it achieves a bias stability of 1% change in IC for the variation in ÀáF found in the
transistor used to manufacture the circuit. ÓÄÄe value of ÀáF due to component tolerances
ranges from 170 to 230 at 25ƒ±C.
(a) Design the circuit.
(b) Simulate the circuit using SPICE to conÔ¨Årm that the design meets the stability
requirement.
3.36. Design a self-bias circuit to accomplish the following design goal: as ÀáF of a silicon BJT
varies between 80 and 200 the collector current lies within the range 1.35 mA to 1.65 mA.
Assume VCC D 15 V; RC D 2:2 k, and no transistor variation in VBE or ICO.
3.37. A transistor with ÀáF D 60 and VBE D 0:8 V is used in the self-bias circuit with VCC D
25 V. ÓÄÄe quiescent point is IC D 2:5 mA and VCE D 15 V. ÓÄÄe transistor is replaced by
another with ÀáF D 200 and VBE D 0:65 V. It is desired that the eÔ¨Äect of the change in
ÀáF does not increase IC by more than 0.1 mA and that the same should be true for the
change in VBE. Determine the resistor values to accomplish these design goals.
3.38. A Silicon BJT with ÀáF D 70 and VBE D 0:75 V produces a quiescent point of IC D 2 mA
and VCE D 10 V when inserted into a self-bias circuit with a 20 V power supply. When
the transistor is replaced by another Silicon BJT with ÀáF D 180 and VBE D 0:67 (no
change in ICO) the eÔ¨Äect of each change increases IC by 0.8 mA (Final IC D 2:16 mA).
Determine the values of the four resistors in the self-bias conÔ¨Åguration.
3.39. It is common to attempt to improve ampliÔ¨Åer performance by connecting two transistors
as shown. Assume identical Silicon BJTs with ÀáF D 100. Determine resistor values to

226
3. BIPOLAR JUNCTION TRANSISTOR CHARACTERISTIC
accomplish a quiescent condition on transistor Q2 of
IC2 D 4 mAI
VCE2 D 8 V:
With the design restrictions that:
RCC D 4REE
RB1==RB2 D 22 k:
Q
Q
 L√ä
REE
RCC
 7
RB
RB
3.40. Design a Zener voltage regulator with BJT shunt to meet the following design require-
ments:
‚Ä¢ Regulated load voltage, VL D 5 V
‚Ä¢ Load current, 0 A  IL  4 A
‚Ä¢ Source voltage, 12 V  VS  16 V
Determine the appropriate ratings for all components. Assume the minimum Zener cur-
rent for proper regulation is 1.5 mA and a power BJT with typical forward current gain,
ÀáF D 75.
3.10
REFERENCES
[1] Antognetti, P. and Massobrio, G., Semiconductor Device Modeling with SPICE, McGraw-
Hill Book Company, New York, 1988.
[2] Colclaser, R. A. and Diehl-Nagle, S., Materials and Devices for Electrical Engineers and
Physicists, McGraw-Hill Book Company, New York, 1985.

3.10. REFERENCES
227
[3] Ghausi, M. S., Electronic Devices and Circuits: Discrete and Integrated, Holt, Rinehart and
Winston, New York, 1985.
[4] Gray, P. R., and Meyer, R. G., Analysis and Design of Analog Integrated Circuits, 3rd. Ed.,
John Wiley & Sons, Inc., New York, 1993.
[5] Malvino, A. P., Transistor Circuit Approximations, 2nd. Ed., McGraw-Hill Book Com-
pany, New York, 1973.
[6] Millman, J., Microelectronics, Digital and Analog Circuits and Systems, McGraw-Hill Book
Company, New York, 1979.
[7] Millman, J. and Halkias, C. C., Integrated Electronics: Analog and Digital Circuits and Sys-
tems, McGraw-Hill Book Company, New York, 1972.
[8] Sedra, A. S. and Smith, K. C., Microelectronic Circuits, 3rd. Ed., Holt, Rinehart, and Win-
ston. Philadelphia, 1991.
[9] Tuinenga, P., SPICE: A Guide to Circuit Simulation and Analysis Using PSpice, 2nd. Ed.,
Prentice Hall, Englewood CliÔ¨Äs, 1992.


229
C H A P T E R
4
Field EÔ¨Äect Transistor
Characteristics
In Chapter 3 Bipolar Junction Transistors were shown to be semiconductor devices that operate on
carrier Ô¨Çow from the emitter to the base and then through to the collector. For example, npn BJTs
are devices where the current Ô¨Çow from the collector to the emitter is regulated by the current
injected into the base. ÓÄÄerefore, the BJT is a current controlled three-terminal semiconductor
device.
Field EÔ¨Äect Transistors (FETs) are semiconductor devices that employ a channel between
the drain and the source to transport carriers. An adjacent controlling surface, called the gate,
regulates the current Ô¨Çow through the drain-source channel. ÓÄÄis channel is controlled by a volt-
age applied to the gate of the FET. ÓÄÄerefore, the FET can be described as a voltage controlled
three-terminal semiconductor device (see Figure 4.1). ÓÄÄe physical properties of FETs make them
suitable for ampliÔ¨Åcation, switching, and other electronic applications.
'&5
%SBJO 	%
(BUF 	(
4PVSDF 	4
$VSSFOU I
Figure 4.1: FET represented as a three terminal device.
ÓÄÄe terminal characteristics of Junction Field EÔ¨Äect Transistors (JFETs) and Metal-Oxide-
Semiconductor FETs (MOSFETs) are described in this chapter. Other types of FETs exist, but
JFETs and MOSFET are the predominate FET types.¬π MOSFETs are used extensively in inte-
grated circuits for digital applications: JFETs are most commonly found in analog applications.
¬πOther FET types include the Metal-Semiconductor FET (MESFET), Modulation-doped FET (MODFET), and Vertical
MOSFET (VMOSFET). Analysis of JFETs and MOSFETs will allow for a general understanding of FET behavior that
can be used with other FET devices.

230
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
Terminal characterization of FETs is suÔ¨Écient for electronic analysis and design: for discussions
on the device physics of FETs, the reader is referred to the references.
Within each FET type, further categorization is based upon two properties of the channel:
channel doping and gate action on the channel. ÓÄÄe FET channel may be fabricated from n-
or p-type material. ÓÄÄerefore, the FETs are designated as n-channel JFETs, p-channel JFETs,
n-channel MOSFETs (NMOSFETs), and p-channel MOSFETs (PMOSFETs). ÓÄÄe equations
governing the operation of the two channel types of FETs are identical with the exception that
the current and voltages in the two types are of opposite polarities. ÓÄÄat is, the n-channel positive
current and voltages are replaced by negative current and voltages for p-channel devices. In ad-
dition to the two FET channel types, MOSFETs can either be depletion or enhancement mode
MOSFETs. JFETs are depletion mode devices. ÓÄÄe terms depletion and enhancement refer to the
action of the gate control voltage on the carriers in the channel and the channel itself.
Depletion mode devices can be thought of has having a normally open channel for charge
carriers between the drain and the source. With the application of a potential of the proper polar-
ity across the gate and source, the carriers in the channels are essentially ‚Äúdepleted‚Äù which ‚Äúpinches
oÔ¨Ä,‚Äù or squeezes, the channel between the drain and source disallowing additional charge carriers
(current) to Ô¨Çow through the channel. ÓÄÄe point at which the current between the drain and the
source is ‚Äúpinched-oÔ¨Ä‚Äù is regulated by decreasing gate voltage relative to the source for n-channel
devices and increasing the voltage relative to the source for p-channel devices. For nchannel de-
vices, decreasing the gate potential relative to the source squeezes the drain-source channel closed.
ÓÄÄe drain-source channel in an enhancement mode device is described as normally closed.
In the enhancement mode case, the application of a potential of the proper polarity between
the gate and source terminals causes the drain-source channel to become ‚Äúenhanced,‚Äù allowing
additional carriers (current) to Ô¨Çow. For n-channel devices, increasing the gate potential relative
to the source enhances the drain-source channel.
JFETs, whether n- or p-type, are depletion mode devices.¬≤ Depletion MOSFETs can op-
erate either in the depletion mode or the enhancement mode depending on the gate potential
relative to the source, allowing the drain-source channel to either open up to allow additional
current Ô¨Çow (enhancement) or ‚Äúsqueezing‚Äù closed the channel and restricting further Ô¨Çow of cur-
rent (depletion).
Like BJTs, FETs have diÔ¨Äerent regions of operation. ÓÄÄe regions are identiÔ¨Åed and char-
acterized through the FET terminal characteristics. Simple circuits are developed that use the
basic terminal characteristics of the various types of FETs in each region. Among the signiÔ¨Åcant
circuits analyzed include a FET constant current source, active resistive loads constructed with
FETs, a CMOS inverter, FET switches, and voltage variable resistors. SPICE modeling param-
eters for the various FETs and the eÔ¨Äect of those parameters on circuit design and analysis are
discussed.
¬≤Gallium Arsenide (GaAs) enhancement mode JFETs exist. ÓÄÄe GaAs enhancement JFETs operate in a similar manner to
other enhancement mode devices. GaAs JFETs are currently not widely used. Unless speciÔ¨Åcally stated, JFETs are always
thought of as being depletion mode devices in this text.

4.1. JUCTION FIELD-EFFECT TRANSISTORS
231
4.1
JUCTION FIELD-EFFECT TRANSISTORS
Junction Field-EÔ¨Äect Transistors (JFETs) are either n-channel or p-channel devices. ÓÄÄe terminal
voltage and current relationships of n-channel JFETs are developed in this section. ÓÄÄe p-channel
JFET terminal voltage and current relationships are identical to that of the n-channel JFET with
the exception that the polarities of the voltages and currents are reversed. A brief description of
the p-channel JFET characteristics will be presented at the end of this section.
ÓÄÄe circuit symbol for the n-channel JFET is shown in Figure 4.2a. ÓÄÄe terminal connection
to the gate has an arrow whose direction indicates the channel type of device depicted. For n-
channel JFETs the arrow points to the source on the gate terminal. For p-channel JFETs, the
arrow points away from the source as shown in Figure 4.2b.
%
(
4
(a)
%
(
4
(b)
Figure 4.2: Circuit symbols for (a) n-channel JFET and (b) p-channel JFET.
All FETs are three terminal devices with the gate acting as the current regulating terminal
between the drain and the source. ÓÄÄe voltage and current sign conventions for n-channel JFETs
are shown in Figure 4.3.
I%
%
I(
(
I4 D  I%
4
C
 V(4
C
 V%4
Figure 4.3: Voltage and current directions for the n-channel JFET.
When the gate-source junction is reverse-biased in n-channel JFETs, the conductivity of
the drain-source channel is reduced with decreasing gate to source voltage, VGS. ÓÄÄe current

232
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
through the drain-source channel is ID. ÓÄÄe source current is equal to  ID,
IS D  ID:
(4.1)
4.1.1
n-CHANNEL JFET
Since JFETs normally operate with the gate junction reverse-biased, the gate current is essentially
zero,
IG D 0:
(4.2)
ÓÄÄe gate-to-source voltage that ‚Äúpinches oÔ¨Ä‚Äù the drain-source channel is called the pinch-oÔ¨Ä
voltage, VPO,
VPO D VGSjIDD0; VDSsmall:
(4.3)
For n-channel devices, VPO is a negative voltage and is speciÔ¨Åc to the particular FET. If VGS is
positive (for n-channel JFETs), the gate junction is forward biased and the equations developed
in this section do not apply.
ÓÄÄe drain (common source) n-channel JFET characteristics are shown in Figure 4.4. ÓÄÄe
transfer characteristic is presented in Figure 4.5. ÓÄÄe current and voltage reference directions were
shown in Figure 4.3.
VGS D 
VGS D  ¬Å
VGS D  ¬Å
VGS D  ¬Å
%SBJO $VSSFOU 	"
%SBJO4PVSDF 7PMUBHF 	7
IDSS
0).*$
4"563"5*0/
1JODIP
QBSBCPMB
Figure 4.4: Output characteristic n-channel JFET.
ÓÄÄe diÔ¨Äerent regions of operation of the n-channel JFET can be illustrated by selecting
one curve from the output characteristics (for example, the curve corresponding to VGS D 0). For
small values of VDS, the channel allows current to readily Ô¨Çow with an initial resistance, RDS. ÓÄÄe
output curve in this region can be approximated by a straight line of slope R 1
DS . ÓÄÄis approximate
linear relationship of ID vs. VDS leads to the descriptive name for this region of operation, the
Ohmic Region. In the ohmic region, the JFET is acts as a voltage variable resistor: the gate-source

4.1. JUCTION FIELD-EFFECT TRANSISTORS
233
VDS D ¬Å
VDS D ¬Å
VDS D ¬Å
%SBJO $VSSFOU 	"
(BUF4PVSDF 7PMUBHF 	7
IDSS

0).*$
4"563"5*0/
Figure 4.5: Transfer characteristic n-channel JFET.
voltage, VGS, controls the value of the equivalent resistance. As VGS increases, the channel narrows,
causing an increase in resistance. ÓÄÄe result is a decrease in the slope of the characteristic curve.
With increasing VDS, when VGS is held constant, the channel resistance increases as evi-
denced by the leveling of ID. At pinch-oÔ¨Ä, the drain current, ID, remains almost constant due
to low conductivity through the channel. ÓÄÄe resistance of the device in this region is very high.
ÓÄÄe drain-to-source voltage at pinch-oÔ¨Äis,
VDS (at pinch-oÔ¨Ä) D VGS   VPO:
(4.4)
ÓÄÄe boundary between the Ohmic and Saturation region is the so called pinch-oÔ¨Äparabola (refer
to Figure 4.4) deÔ¨Åned by the relationship in Equation (4.4). ÓÄÄe JFET is said to be in Saturation
when,
VDS > VGS   VPO:
(4.5)
Saturation in FETs diÔ¨Äers from saturation in BJTs. FETs operating in the saturation region are
analogous to BJTs in the forward-active region. As can be seen in the FET output characteristic
of Figure 4.4, operation in saturation allows the drain current to be adjusted by a varying a control
voltage at the gate, in this case VGS, independent of VDS. AmpliÔ¨Åers designed using JFETs takes
advantage of the small voltage variations in VGS controlling the current Ô¨Çow through the device.
JFETs can also be used as switches since large and abrupt changes in VGS causes the current ID
to change from zero to a relatively large value.
ÓÄÄe JFET does not require signiÔ¨Åcant input gate current. ÓÄÄerefore, the input character-
istic of the device provides limited and nearly useless information for circuit design. ÓÄÄe transfer
characteristic shown in Figure 4.5 is far more useful. Since the gate channel diode in JFETs must
be reverse biased, only negative values of VGS allow for operation in the ohmic and saturation
regions.

234
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
From the transfer function, the current at VGS D 0 is deÔ¨Åned as IDSS. IDSS is the drain
current at VGS D 0 at pinch-oÔ¨Ä(VDS D  VPO). IDSS is temperature dependent and decreases with
increasing temperature.
ÓÄÄe voltage and current relationships of n-channel JFETs can be described for the three
most common regions of operation: Ohmic, Saturation, and Cut-OÔ¨Ä. For n-channel JFETs op-
erating in the ohmic or saturation regions, the following voltage and current conditions must
hold:
ID > 0
VPO < VGS  0
VDS > 0:
ÓÄÄe n-channel JFETs have the following characteristic parameters:
VPO < 0
IDSS > 0:
In the negative quadrant, where ID < 0 and VDS < 0, the drain-gate junction becomes forward
biased causing the drain current to increase rapidly. ÓÄÄe characteristics in this region are similar
to diode characteristics (except that ID < 0 and VDS < 0) with the turn-on voltage determined
by VGS.
Ohmic Region
ÓÄÄe ohmic region is that portion of the curve between VDS D 0 and pinch-oÔ¨Äon the output
characteristic curve in Figure 4.4. ÓÄÄe mathematical expression deÔ¨Åning this region is,
0 < VDS  VGS   V:
(4.6)
ÓÄÄe V-I relationship in this region is,
ID D IDSS
"
2
 VGS
VPO
  1
 VDS
VPO
 VDS
VPO
2#
:
(4.7)
For small values of VDS, the drain current in Equation (4.7) is approximately,
ID  2IDSS
VGS
VPO
  1
 VDS
VPO
:
(4.8)
If VGS is held constant, Equation (4.8) is a linearly varying function of ID and VDS.
ÓÄÄerefore, the output resistance in this region is found by taking the derivative of Equation (4.8)
with respect to VDS:
R 1
DS D @ID
@VDS
D 2IDSS
VPO
VGS
VPO
  1

:
(4.9)
Saturation Region
ÓÄÄe saturation region occupies the portion of the output characteristic curve of Figure 4.4 where
ID > 0 and to the right of the pinch-oÔ¨Äparabola. ÓÄÄat is,
VDS  VGS   VPO:
(4.10)

4.1. JUCTION FIELD-EFFECT TRANSISTORS
235
ÓÄÄe drain current is virtually independent of VDS in this region,
ID D IDSS

1   VGS
VPO
2
:
(4.11)
Equation (4.11) is called the transfer characteristic and is shown in Figure 4.4. ÓÄÄe values of VPO
and IDSS are speciÔ¨Åed by the manufacturers.
ÓÄÄe expression for the pinch-oÔ¨Äparabola can be derived from Equation (4.11) by substi-
tuting VGS D VDS C VPO,
ID D IDSS
VDS
VPO
2
:
(4.12)
Cut-oÔ¨ÄRegion
ÓÄÄe JFET is said to be in the cut-oÔ¨Äregion when,
VGS < VPO:
(4.13)
ÓÄÄe drain current is zero when the JFET is cut-oÔ¨Ä,
ID D 0:
(4.14)
4.1.2
THE p-CHANNEL JFET
ÓÄÄe voltage and current sign conventions for p-channel JFETs is illustrated in Figure 4.6.
I%
%
I(
(
I4 D  I%
4
C
 V4(
C
 V4%
Figure 4.6: Voltage and current directions of p-channel JFETs.
ÓÄÄe arrow on the gate is leaving the device. Also note that the direction of the drain current
is opposite that for the n-channel JFET. In essence, all terminal voltages and currents have been
reversed. ÓÄÄe p-channel operating voltages and currents are given below:
VPO > 0
VSD > 0
 VPO < VSG  0
IDSS < 0
ID < 0.

236
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
ÓÄÄe conditions that identiÔ¨Åes the regions of operation are,
Ohmic Region:
0 < VSD < VPO C VSG
Saturation Region:
VSD  VPO C VSG
Pinch-oÔ¨ÄParabola:
VSD D VPO C VSG:
(4.15)
ÓÄÄe output characteristic curve and the transfer characteristic for a p-channel JFET are shown in
Figures 4.7 and 4.8.
VSG D 
VSG D  ¬Å
VSG D  ¬Å
VSG D  ¬Å
%SBJO $VSSFOU 	OFHBUJWF
 	"
4PVSDF%SBJO 7PMUBHF 	7
IDSS
0).*$
4"563"5*0/
1JODIP
QBSBCPMB
Figure 4.7: p-channel JFET output characteristic curve.
VSD D ¬Å
VSD D ¬Å
VSD D ¬Å
%SBJO $VSSFOU 	OFHBUJWF
 	"
4PVSDF(BUF 7PMUBHF 	7
IDSS

0).*$
4"563"5*0/
Figure 4.8: Transfer characteristic for p-channel JFET.
ÓÄÄe V-I relationship in the three regions can be found by using the mathematical expres-
sions for n-channel JFETs in Equations (4.6) to (4.14). In the p-channel JFET in the Ohmic and

4.1. JUCTION FIELD-EFFECT TRANSISTORS
237
Saturation regions, the gate-to-source and drain-to-source voltages are of the opposite polarity to
the n-channel JFET voltage. ÓÄÄat is, in the p-channel JFET, the gate-to-source voltage is positive
(VGS > 0 or VSG < 0), and the drain-to-source voltage is negative (VDS < 0 or VSG > 0).
In both p- and n-channel JFETs, VPO and ID have opposite polarities.
Example 4.1
An n-channel JFET has the following characteristics:
VPO D  3:5 V
and
IDSS D 10 mA:
Find the minimum drain-to-source voltage, VDS, for the JFET to operate at in saturation for a
gate-to-source voltage, VGS D  2 V. What is its resistance in the ohmic region?
Solution:
ÓÄÄe condition for saturation is,
VDS  VGS   VPO:
Substituting yields,
VDS   2   . 3:5/ D 1:5 V:
In the ohmic region the resistance is,
R 1
DS D @ID
@VDS
D 2IDSS
VPO
VGS
VPO
  1

:
Substituting VGS D  2 V; VPO D  3:5 V, and IDSS D 10 mA yields an output resistance of
RDS D 408 :
Example 4.2
Given a p-channel JFET with the following parameters:
VPO D 4 V;
and
IDSS D  8 mA:
What is the drain current ID for VSG D  3 V and VSD D 2 V?

238
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
Solution:
Determine the region the operating region of the FET.
VPO C VSG D 4   3 D 1 V:
But VSD D 2 V so,
VSD  VPO C VSG;
which indicates that the transistor is in saturation. ÓÄÄerefore, the drain current is,
ID D IDSS

1   VGS
VPO
2
:
Substituting and solving for ID yields,
ID D  8  10 3

1    . 3/
4
2
D  0:5 mA:
4.2
METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT
TRANSISTORS
Metal-Oxide Semiconductor Field EÔ¨Äect Transistors (MOSFETs) are widely used in integrated
circuits. Because MOS devices can be fabricated in very small geometries and are relatively simple
to manufacture, most Very Large Scale Integrated (VLSI) circuits are fabricated from MOS
devices.
MOSFETs come in either of two types:
‚Ä¢ Depletion type.
‚Ä¢ Enhancement type.
Both types of MOSFETs are either n- or p-channel devices, commonly abbreviated NMOSFET
and PMOSFET, respectively. ÓÄÄe depletion MOSFET can operate in either the depletion or
enhancement modes. ÓÄÄe enhancement MOSFET operates in the enhancement mode only.
ÓÄÄis section considers the depletion- and enhancement-type MOSFETs separately.
4.2.1
DEPLETION-TYPE MOSFET
In this section, the terminal voltage and current relationships of depletion-type n-channel MOS-
FETs (NMOSFETs) will be developed. ÓÄÄe depletion-type p-channel MOSFET (PMOSFET)
terminal voltage and current relationships are identical to the NMOSFET with the exception
that the polarities of the voltages and currents are reversed. ÓÄÄe depletion MOSFET regions
of operation are identical to those of the JFET. In fact, the V-I relationships of the depletion

4.2. METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS
239
MOSFET are identical in form to those of the JFET. Both types of transistors are depletion
mode devices; that is, with the application of the appropriate polarity potential between the gate
and the source (a negative potential for NMOSFETs), the carriers in the channel are depleted
which squeezes oÔ¨Äthe channel through which charge carriers Ô¨Çow. ÓÄÄerefore, the same types of
transistor parameters are used to describe the V-I characteristics of the depletion MOSFET as for
the JFET. ÓÄÄe operational characteristics of the depletion MOSFET does diÔ¨Äer from the JFET
by one important attribute, the depletion MOSFET can additionally operate in the enhancement
mode by applying a positive gate-source potential, thus ‚Äúenhancing‚Äù the channel through which
the charge carriers Ô¨Çow.
ÓÄÄe circuit symbol for the depletion NMOSFET is shown in Figure 4.9a. In addition to
the three FET terminals of gate, drain, and source, the symbol depicts a terminal representing
the substrate of the semiconductor (‚ÄúB‚Äù for body) with an arrow pointing into the junction. It
is common for the substrate to be electrically connected to the source: this connection does not
aÔ¨Äect the characteristics of the MOSFET. However, in integrated circuits using NMOSFETs,
the substrate is commonly connected to the most negative supply voltage. With NMOSFETs
connected in this fashion it is guaranteed that the substrate is at signal ground. Unfortunately,
there is some possibility that circuit performance may be compromised.
%
(
4
#
(a)
%
(
4
(b)
Figure 4.9: (a) Circuit symbol for the depletion type NMOSFET. (b) Depletion type NMOSFET
with the substrate connected to the source.
A simpliÔ¨Åed circuit symbol for the depletion type NMOSFET is shown in Figure 4.10
with the standard voltage and current directions indicated. For NMOSFETs, the arrow points
toward the source from the junction. ÓÄÄe direction of the arrow corresponds to the direction of
standard current Ô¨Çow toward the source terminal.
As in the n-channel JFET the source current is equal to the negative of the drain current
when the gate-source junction is reverse biased,
IS D  ID:
(4.16)

240
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
I%
%
I(
(
I4 D  I%
4
C
 V(4
C
 V%4
Figure 4.10: SimpliÔ¨Åed circuit symbol for the depletion NMOSFET.
ÓÄÄe depletion type MOSFET operates similarly to the JFET. Like the JFET, the MOSFET gate
current is essentially zero,
IG D 0:
(4.17)
As in the JFET, the pinch-oÔ¨Ävoltage is the gate-to-source voltage that depletes or ‚Äúsqueezes oÔ¨Ä‚Äù
the drain-source channel. For NMOSFETs, VPO is negative and is transistor speciÔ¨Åc.
Unlike the n-channel JFET, the depletion type NMOSFET allows for enhancement mode
operation with the application of a positive VGS. Application of a positive gate-to-source potential
‚Äúopens up‚Äù the drain-source channel by increasing the channel conductivity, allowing more current
to Ô¨Çow. Enhancement mode operation of the depletion type NMOSFET allows for drain currents
in excess of IDSS.
Typical depletion type NMOSFET drain characteristics are shown in Figure 4.11. ÓÄÄe
transfer characteristic of the depletion NMOSFET is shown in Figure 4.12.
ÓÄÄe depletion NMOSFET characteristic curves of Figures 4.11 and 4.12 are very similar
to those of the n-channel JFET curves of Figure 4.4 and 4.5. ÓÄÄe equations describing the curves
for the depletion NMOSFET and the n-channel JFET are identical. As in the JFET, there are
three common regions of operation: the Ohmic, Saturation, and Cut-OÔ¨Äregions.
For the depletion type NMOSFET operating in the depletion-mode ohmic or saturation
regions, the following voltage and current conditions must hold:
ID > 0
VPO < VGS  0
VDS > 0:
For the depletion type NMOSFET operating in the enhancement mode, VGS changes sign. ÓÄÄe
voltage and current conditions become:
ID > 0
VGS > 0
VDS > 0:
Depletion type NMOSFETs have the following characteristic parameters:
VPO < 0
IDSS > 0:

4.2. METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS
241
VGS D C¬Å
VGS D C¬Å
VGS D C¬Å
VGS D 
VGS D  ¬Å
VGS D  ¬Å
%SBJO $VSSFOU 	"
%SBJO4PVSDF 7PMUBHF 	7
IDSS
0).*$
4"563"5*0/
1JODIP
QBSBCPMB
Figure 4.11: Depletion-type NMOSFET drain characteristics.
VDS D ¬Å
VDS D ¬Å
VDS D ¬Å
VDS D ¬Å
%SBJO $VSSFOU 	"
(BUF4PVSDF 7PMUBHF 	7
IDSS
VGS D 
0).*$
4"563"5*0/
Figure 4.12: Depletion-type NMOSFET transfer characteristics.
As in the JFET operating in the negative quadrant, where ID < 0 and VDS < 0, the drain-gate
junction becomes forward biased causing the drain current to increase rapidly. ÓÄÄe characteristics
in this region are similar to a diode (except that ID < 0 and VDS < 0) with the turn-on voltage
determined by VGS.

242
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
Ohmic region
ÓÄÄe ohmic region lies between VDS D 0 and the pinch-oÔ¨Äparabola in the drain characteristic
curve. ÓÄÄe mathematical expression deÔ¨Åning this region is,
0 < VDS  VGS   VPO:
(4.18)
ÓÄÄe V-I relationship in this region is,
ID D IDSS
"
2
VGS
VPO
  1
 VDS
VPO
 VDS
VPO
2#
:
(4.19)
For small values of ID the drain current in Equation (4.19) is approximately,
ID  2IDSS
 VGS
VPO
  1
 VDS
VPO
:
(4.20)
Saturation Region
ÓÄÄe saturation region occupies the portion of the output characteristic curve of Figure 4.11 where
ID > 0 and to the right of the pinch-oÔ¨Äparabola. ÓÄÄat is,
VDS  VGS   VPO:
(4.21)
ÓÄÄe drain current is virtually independent of VDS in this region and is described by the transfer
characteristic (shown in Figure 4.12),
ID D IDSS

1   VGS
VPO
2
:
(4.22)
ÓÄÄe values of VPO and IDSS are speciÔ¨Åed by the manufacturers.
ÓÄÄe expression for the pinch-oÔ¨Äparabola can be derived from Equation (4.22) by substi-
tuting VGS D VDS C VPO,
ID D IDSS
VDS
VPO
2
:
(4.23)
Cut-oÔ¨ÄRegion
ÓÄÄe depletion type NMOSFET is said to be in the cut-oÔ¨Äregion when,
VGS < VPO:
(4.24)
When the depletion type NMOSFET is cut-oÔ¨Ä,
ID D 0:
(4.25)

4.2. METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS
243
Example 4.3
For a depletion type NMOSFET with VPO D  3 V and IDSS D 8 mA what is the drain to source
voltage required to saturate the transistor at VGS D C2 V? What is the drain current?
Solution:
ÓÄÄe pinch-oÔ¨Äcondition is,
VDS D VGS   VPO:
Substituting the values of the pinch-oÔ¨Ävoltage and the gate-source voltage,
VDS D 2   . 3/ D 5 V:
To Ô¨Ånd the drain current at pinch-oÔ¨Ä, the expression for the current in the saturation region is
used,
ID D IDSS

1   VGS
VPO
2
:
Substituting in the values for IDSS; VGS, and VPO yields the drain current,
ID D 8  10 3

1  2
 . 3/
2
D 22:2 mA:
Since
ID > IDSS,
the
MOSFET
is
in
the
enhancement
mode
of
operation.
4.2.2
DEPLETION-TYPE PMOSFET
ÓÄÄe circuit symbol of the depletion-type PMOSFET is shown in Figure 4.13. All of the voltages
and currents of the depletion-type PMOSFET are the opposite polarity to those of the NMOS-
FET. ÓÄÄe pinch-oÔ¨Ävoltage of the depletion-type PMOSFET is greater than zero,
VPO > 0:
(4.26)
ÓÄÄe simpliÔ¨Åed circuit symbol of the depletion-type PMOSFET is shown in Figure 4.14.
ÓÄÄe current and voltage sign conventions are also shown.
ÓÄÄe V-I relationship in the three regions of the depletion PMOSFET can be found by
using the mathematical expressions for depletion NMOSFET in Equations (4.18) to (4.25). In
both p- and n-channel depletion MOSFETs, the polarity of VPO is always opposite from ID.
For the depletion type PMOSFET operating in the depletion mode ohmic or saturation
regions, the following voltage and current relationships must hold:
ID < 0
  VPO < VSG  0
VSD > 0:
For the depletion type PMOSFET operating in the enhancement mode, VSG change sign and
the conditions become:
ID < 0
VSG > 0
VSD > 0:

244
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
%
(
4
#
(a)
%
(
4
(b)
Figure 4.13: (a) Circuit symbol of the depletion type PMOSFET. (b) Symbol for depletion type
PMOSFET with the substrate electrically connected to the source.
I%
%
I(
(
I4 D  I%
4
C
 V(4
C
 V%4
Figure 4.14: SimpliÔ¨Åed circuit symbol of the depletion type PMOSFET. Current directions and
voltage polarities are also indicated.
Note that
VSG D  VGS;
and
VSD D  VDS:
4.2.3
ENHANCEMENT TYPE MOSFETS
ÓÄÄe enhancement type MOSFET is commonly used in integrated circuit design because of its ease
of fabrication, small geometry, and low power dissipation. Without an applied voltage between the
gate source terminals, the drain-source channel is closed. With the application of a gate-to-source
potential, the channel becomes ‚Äúenhanced‚Äù to conduct carriers. ÓÄÄe enhancement type carrier
conduction mechanism can be thought of as the antithesis of that of the depletion MOSFET.
An n-type channel layer (for the enhancement NMOSFET) is formed to conduct carriers
from the drain to the source with the application of a positive VGS. A p-type channel layer con-
ducts carriers from the drain to the source with the application of a positive VSG (negative VGS)

4.2. METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS
245
in enhancement PMOSFETs. ÓÄÄe gate-to-source voltage that starts to form the drain-source
channel is called the threshold voltage, VT . When VGS is less than VT (in NMOSFETs), ID is
zero since the drain-source channel does not exist. ÓÄÄe value of VT is dependent on the speciÔ¨Åc
MOSFET device and commonly ranges in value from 1 to 5 volts for enhancement NMOSFETs.
Since ID D 0 for VGS D 0, the quantity IDSS found in the depletion MOSFET and JFET is not
pertinent to the enhancement type MOSFET.
Unlike the depletion MOSFETs that operate in both enhancement and depletion modes,
enhancement MOSFETs can only operate in the enhancement mode.
4.2.4
ENHANCEMENT TYPE NMOSFET
ÓÄÄe circuit symbol for the enhancement type NMOSFET is shown in Figure 4.15. ÓÄÄe symbol
is similar to that of the depletion NMOSFET with the exception of the three short lines repre-
senting the junction area. As with the depletion type NMOSFET, the symbol depicts a terminal
representing the substrate with an arrow pointing into the junction.
%
(
4
#
(a)
%
(
4
(b)
Figure 4.15: (a) Circuit symbol for the enhancement type NMOSFET. (b) Enhancement type
NMOSFET with the substrate connected to the source.
A simpliÔ¨Åed circuit symbol for the enhancement type NMOSFET is shown in Figure 4.16
with the applicable voltage and current sign conventions. ÓÄÄe arrow on the circuit symbol points
away from the junction to the source. ÓÄÄe direction of the arrow corresponds to the direction of
the current Ô¨Çow relative to the source terminal.
In the enhancement NMOSFET, the FET channel allows charge Ô¨Çow only when the gate-
source potential, VGS, is greater than some threshold voltage VT . When VGS > VT ,
IS D  ID;
and
IG D 0:
ÓÄÄe enhancement NMOSFET characteristics are shown in Figure 4.17. ÓÄÄe transfer character-
istic of the enhancement NMOSFET is shown in Figure 4.18.

246
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
I%
%
I(
(
I4 D  I%
4
C
 V(4
C
 V%4
Figure 4.16: SimpliÔ¨Åed circuit symbol for the enhancement NMOSFET.
VGS D V C ¬Å
VGS D V C ¬Å
VGS D V C ¬Å
VGS D V C ¬Å
VGS D V C ¬Å
VGS D V C ¬Å
%SBJO $VSSFOU 	"
%SBJO4PVSDF 7PMUBHF 	7
0).*$
4"563"5*0/
1JODIP
QBSBCPMB
Figure 4.17: Enhancement-type NMOSFET drain characteristics.
ÓÄÄe threshold voltage, VT , for the enhancement type NMOSFET is a positive value. A
positive VGS greater than VT allows current to Ô¨Çow through the FET by the formation of the
drain-source channel. ÓÄÄe NMOSFET is in the ohmic region when,
0 < VDS  VGS   VT :
(4.27)
ÓÄÄe pinch-oÔ¨Äparabola, which delineated the boundary between the ohmic and saturation regions,
is deÔ¨Åned by:
VDS D VGS   VT :
(4.28)
ÓÄÄe saturation region lies beyond the pinch-oÔ¨Äparabola:
VDS  VGS   VT :
(4.29)

4.2. METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS
247
VDS D ¬Å
VDS D ¬Å
VDS D ¬Å
VDS D ¬Å
VDS D ¬Å
%SBJO $VSSFOU 	"
(BUF4PVSDF 7PMUBHF 	7
0).*$
4"563"5*0/
Figure 4.18: Enhancement-type NMOSFET transfer characteristics.
For the enhancement type NMOSFET operating in the ohmic or saturation regions,
ID > 0
VGS > VT
VDS > 0:
Enhancement type NMOSFETs have a positive valued threshold voltage,
VT > 0:
Ohmic Region
ÓÄÄe ohmic region is that portion of the output characteristic curve between VDS D 0 and the
pinch-oÔ¨Äparabola. ÓÄÄe mathematical expression deÔ¨Åning this region is,
0 < VDS  VGS   VT :
(4.30)
ÓÄÄe V-I relationship in this region is,
ID D K

2 .VGS   VT / VDS   V 2
DS

:
(4.31)
ÓÄÄe constant K is the trans conductance factor in units of amperes/volt2. ÓÄÄis transconductance
factor is determined by the geometry of the FET, gate capacitance per unit area, and the surface
mobility of the electrons in the n-channel.
For small values of VDS, the drain current in Equation (4.31) is approximately,
ID D K ≈í2 .VGS   VT / VDS¬ç :
(4.32)
Equation (4.32) is a linearly varying function of ID and VDS for constant VGS. ÓÄÄe output resistance
in this region is the derivative of Equation (4.32) with respect to VDS for constant VGS,
R 1
DS D @ID
@VDS
D 2K .VGS   VT / :
(4.33)

248
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
By substituting Equation (4.28) into (4.31) the pinch-oÔ¨Äparabolas is given by,
ID D KV 2
DS:
(4.34)
Saturation Region
ÓÄÄe saturation region occupies the region of the output characteristic curve of Figure 4.17 where
ID > 0 and to the right of the pinch-oÔ¨Äparabola. ÓÄÄat is,
VDS  VGS   VT :
(4.35)
ÓÄÄe drain current is virtually constant with respect to VDS for a given VGS in this region due to high
conductivity in the drain-source channel. ÓÄÄe transfer characteristic is obtained by substituting
VGS   VT for VDS in Equation (4.34),
ID D K .VGS   VT /2 :
(4.36)
ÓÄÄe transfer characteristic Equation (4.35) is shown in Figure 4.18.
Cut-OÔ¨ÄRegion
ÓÄÄe cut-oÔ¨Äregion is deÔ¨Åned as,
VGS < VT :
(4.37)
In cut-oÔ¨Ä, the drain current is zero,
ID D 0:
(4.38)
ÓÄÄe FET is OFF in this region and does not conduct current. ÓÄÄe region is used to implement
the OFF state of a switch as described in Section 4.5.
ÓÄÄe substrate potential aÔ¨Äects the threshold current. In particular, for increasing negative
substrate potential with respect to the source, the threshold voltage of the enhancement NMOS-
FET increases.
Example 4.4
An enhancement type NMOSFET with VT D 2 V that conducts a current ID D 5 mA for VGS D
4 V and VDS D 5 V. What is the value of ID for VGS D 3 V and VDS D 6 V?
Solution:
First determine the region of operation at VGS D 4 V and VDS D 5 V.
VGS   VT D 4 V   2 V D 2 V:
But VDS D 5 V so,
VDS > VGS   VT ;
implying that the FET is in the saturation region.

4.2. METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS
249
ÓÄÄe unknown quantity is the transconductance factor, K, of Equation (4.36),
ID D K.VGS   VT /2:
Solving for K,
K D
ID
.VGS   VT /2 D 5  10 3
.4   2/2
D 1:25  10 3 A=V2:
With this information, the value of ID for VGS D 3 V and VDS D 6 V can be determined. Again,
the region of operation must be determined for the new operating parameters,
VGS   VT D 3 V   2 V D 1 V:
But VDS D 6 V so,
VDS > VGS   VT ;
implying that the FET is again in the saturation region.
ÓÄÄe current at ID for VGS D 3 V and VDS D 6 V is,
ID D K .VGS   VT /2 ;
D 1:25  10 3 .3   2/2
ID D 1:25 mA:
4.2.5
ENHANCEMENT TYPE PMOSFET
ÓÄÄe circuit symbol for the enhancement type PMOSFET is shown in Figure 4.19. ÓÄÄe symbol is
similar to that of the enhancement NMOSFET with the exception of the direction of the arrow
on the body (substrate) terminal. As with the depletion type PMOSFET, the symbol depicts a
terminal representing the substrate with an arrow pointing into the junction.
A simpliÔ¨Åed circuit symbol for the enhancement type PMOSFET is shown in Figure 4.20
with the voltage and current sign conventions. ÓÄÄe arrow on the circuit symbol points toward the
junction to the source. ÓÄÄe direction of the arrow corresponds to the direction of the current Ô¨Çow
relative to the source terminal.
All terminal voltages are of opposite polarity from that of the enhancement NMOSFET.
ÓÄÄe polarity of the threshold voltage is opposite that of the enhancement NMOSFET. ÓÄÄe en-
hancement type p-channel MOSFET voltages and currents have the following characteristics:
VT < 0
K > 0
VSD > 0
VSG > 0
ID < 0:

250
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
%
(
4
#
(a)
%
(
4
(b)
Figure 4.19: (a) Circuit symbol for the enhancement type PMOSFET. (b) Enhancement type
PMOSFET with the substrate connected to the source.
I%
%
I(
(
I4 D  I%
4
C
 V4(
C
 V%4
Figure 4.20: SimpliÔ¨Åed circuit symbol for the enhancement PMOSFET.
ÓÄÄe conditions that identiÔ¨Åes the regions of operation are,
Ohmic Region:
0 < VSD < VSG C VT
Saturation Region: VSD  VSG C VT
Pinch-OÔ¨ÄParabola: VSD D VSG C VT :
(4.39)
ÓÄÄe enhancement PMOSFET characteristics are shown in Figure 4.21. ÓÄÄe transfer characteristic
of the enhancement PMOSFET is shown in Figure 4.22.
ÓÄÄe threshold voltage, VT , for the enhancement type PMOSFET is a negative value. A
positive VSG greater than jVT j allows current to Ô¨Çow through the FET by the formation of the
drain-source channel.
4.3
THE FET AS A CIRCUIT ELEMENT
Using the terminal behavior of JFETs and MOSFETs, simple circuits using FETs can be de-
veloped. FETs are used in circuits as constant current devices, active loads, and voltage variable
resistors, to name a few. MOSFETs are used extensively in digital circuits and have certain ad-

4.3. THE FET AS A CIRCUIT ELEMENT
251
VSG D V C ¬Å
VSG D V C ¬Å
VSG D V C ¬Å
VSG D V C ¬Å
VSG D V C ¬Å
VGS D V C ¬Å
%SBJO $VSSFOU 	OFHBUJWF
 	"
4PVSDF%SBJO 7PMUBHF 	7
0).*$
4"563"5*0/
1JODIP
QBSBCPMB
Figure 4.21: Enhancement-type PMOSFET drain characteristics.
VSD D ¬Å
VSD D ¬Å
VSD D ¬Å
VSD D ¬Å
VSD D ¬Å
%SBJO $VSSFOU 	OFHBUJWF
 	"
4PVSDF(BUF 7PMUBHF 	7
0).*$
4"563"5*0/
Figure 4.22: Enhancement-type PMOSFET transfer characteristics.
vantages over BJT designs. ÓÄÄe SPICE model for the JFET and MOSFET are also developed
in this section.
4.3.1
FET SPICE MODELS
When trying to convert the p-FET parameters discussed in this chapter to those used in SPICE
models, it rapidly becomes apparent that the correspondence between the two sets of parameters

252
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
is not clear. ÓÄÄe correspondence between the SPICE parameter names and the FET parameter
names used in this book is accomplished with the equivalences presented in this section.
In modeling JFETs, the primary parameter values of interest are:
VTO D threshold voltage D ÀôjVPOj
BETA D transconductance coeÔ¨Écient D IDSS
V 2
PO
LAMBDA D 1
VA
D channel-length modulation
VA is the ‚Äúearly‚Äù voltag of the FET. ÓÄÄe voltage VA is that voltage (VDS in the case of n-JFETs)
that is the point of intersection of the ID D 0 line and the extended line from the characteristic
curves in saturation. Figure 4.23 provides a pictorial deÔ¨Ånition of the Early voltage.
ID N"






VA
VDS 7
Figure 4.23: ÓÄÄe Early voltage of the FET.
For depletion mode JFETs, VTO is negative, regardless of device type (NJF or PJF). For
the extremely rare enhancement mode JFETs, VTO is positive, regardless of device type. In this
book, only depletion mode n- and p-channel JFETs are discussed. ÓÄÄe typical default values for
the parameters are:
VTO D  2 V
BETA D 1 E   4 A=V2
LAMBDA D 0V 1:
In modeling MOSFETs, the parameter values of interest are:

4.3. THE FET AS A CIRCUIT ELEMENT
253
VTO D zero-bias threshold voltage D ÀôjVPOj for depletion MOSFETs
D ÀôjVT j for enhancement MOSFETs
KP D transconductance coeÔ¨Écient D 2IDSS
V 2
PO
for depletion MOSFETs
D 2K for enhancement MOSFETs¬≥
LAMBDA D 1
VA
D channel-length modulation
An example of the .MODEL statement for an depletion NMOSFET is:
.MODEL MOS_TEST NMOS(VTO D  4 KPD 1:25E 3LAMBDA D 2E 6):
ÓÄÄe default values for the parameters are:
VTO D 0 V
BETA D 2E   5 A=V2
LAMBDA D 0 V 1:
VTO is positive (negative) for enhancement mode and negative (positive) for depletion mode
n-channel (p-channel) devices:
VTO > 0 for enhancement NMOSFETs and depletion PMOSFETs
VTO < 0 for depletion NMSOFETs and enhancement PMOSFETs.
A summary of the FET parameter conversions to SPICE parameters is shown in Table 4.1.
4.3.2
FET AS A VOLTAGE VARIABLE RESISTOR
A voltage variable resistor (VVR) is a three terminal device where the resistance between two of
the terminals is controlled by a voltage on the third. In the ohmic region, FETs demonstrate a
variation in resistance, RDS, described by Equations (4.9) and (4.33),
R 1
DS D @ID
@VDS
D 2IDSS
VPO
VGS
VPO
  1

R 1
DS D @ID
@VDS
D 2K .VGS   VT / :
Written more conveniently as resistances, the drain-source resistances in the ohmic region of the
n-JFET and of the depletion mode NMOSFET are:
RDS D
V 2
PO
2IDSS .VGS   VPO/:
(4.40)
For the enhancement mode NMOSFET, the drain-source resistance is,
RDS D
1
2K .VGS   VT /:
(4.41)
¬≥ÓÄÄe channel width, W , and channel length, L, are here assumed to be equal (the default for SPICE). When converting
manufacturer-speciÔ¨Åed MOSFET parameters to the parameters used in this text, the transconductance coeÔ¨Écient also de-
pends on the ratio of those values: K D 1=2KP.W=L/.

254
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
Table 4.1: Summary of FET SPICE parameter conversions
'&5 UZQF
41*$& QBSBNFUFS
7BMVF
750
 jVPOj
#&5"
IDSS=V 
PO
+'&5
-".#%"
=VA
750
jVPOj
,1
IDSS=V 
PO
%FQMFUJPO
.04'&5
-".#%"
=VA
750
ÀôjVT j
,1
K
	TFF GPPUOPUF 
&OIBODFNFOU
.04'&5
-".#%"
=VA
ÓÄÄe n-channel JFET is used as an example in this section. Operation of n-JFETs in the ohmic re-
gion implies that the drain-source voltage is held small. Figure 4.24 illustrates typical n-JFET and
resistor characteristics. ÓÄÄe slope of VDS=ID is a function of VGS, and the drain-source resistance
RDS is controlled by VGS.
Figure 4.25 is the circuit diagram for a simple voltage controlled voltage divider using an
n-JFET VVR to provide a means of voltage-controlling the divider ratio. As VGS is changed from
zero to VPO; RDS is changed.
ÓÄÄe output voltage is,
VOUT D VIN
RL
 1 C R 1
DS RL
 1
R C RL
 1 C R 1
DS RL
 1 :
(4.42)
When VGS approaches VPO; RDS approaches zero and the FET causes no signal attenuation. If
RL  RDS, Equation (4.40) can be simpliÔ¨Åed to,
VOUT D VIN
1
1 C RRDS
:
(4.43)
Using Equation (4.9), ÓÄÄe output voltage is expressed as a function of VGS,
VOUT D
1
1 C RR 1
DSO
VPO   VGS
VPO
;
(4.44)

4.3. THE FET AS A CIRCUIT ELEMENT
255
ID N"






VDS 7
 
 


VDS N7
 
ID ¬ò"

 7
 : 7
 : 7
VGS D   7
(a)
 
 


V  N7
 
I ¬ò"

(b)
Figure 4.24: Comparison of n-JFET and resistor characteristics.
%
(
4
C
 V(4
RL
C
 V%4 D VPVU
R
C
 VJO
Figure 4.25: Simple voltage-controlled voltage divider.
where
RDSO D @VGS
@ID
at VGS D 0 and VDS D 0:
4.3.3
n-JFET AS A CONSTANT-CURRENT SOURCE
ÓÄÄe ideal constant-current source would supply a given current to a load independent of the
voltage across the load. In such a case, the output resistance of the source is inÔ¨Ånite. ÓÄÄe drain

256
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
current of the JFET approaches saturation when operated with the gate-drain voltage greater
than VPO. Under this condition, the FET can be used as a constant current source.
One way to force VGD to be greater than VPO is to tie the gate of the n-JFET directly to the
source as shown in Figure 4.26.
%
(
4
IS
Figure 4.26: n-JFET constant current source.
In Figure 4.26, VGS D 0, therefore in saturation, VDS D  VPO and the drain current ID D
IDSS. As long as the FET remains in saturation, it will provide a constant current Ô¨Çowing through
the drain-source channel.
4.3.4
FET INVERTER
ÓÄÄe methods used to analyze FET circuits are similar to that used to solve BJT circuits in Chap-
ter 3. ÓÄÄree choices are available to analyze FET circuits. ÓÄÄey are:
‚Ä¢ Use the set of FET equations in Sections 4.1 and 4.2 along with additional circuit-
dependent equations to obtain a numerical solution
‚Ä¢ Use empirical V-I curves and obtain a graphical solution
‚Ä¢ Use SPICE to obtain the solution‚Å¥
As in BJT circuit analysis, the choice of technique used to analyze the circuit is strongly
dependent on the complexity of the FET circuit.
Example 4.5
Consider an n-JFET inverter shown in Figure 4.27. ÓÄÄe JFET characteristics are:
IDSS D 8 mA;
and
VPO D  4 V:
Find the drain current ID and the drain-source voltage VDS when VGS D  2 V.
‚Å¥SPICE is the computer analysis tool of preference to the authors. Other computer simulation packages will produce similar
results and often use the same computational engine as SPICE.

4.3. THE FET AS A CIRCUIT ELEMENT
257
 7
RS
: L√ä
ID
VDD C 7
C
 VDS
C
 VGS
Figure 4.27: n-JFET inverter.
Solution #1 (Using characteristic equations for the n-JFET):
In order to Ô¨Ånd VDS, an additional equation dependent on circuit topology is required. ÓÄÄe
loop equation needed is,
VDD D IDRD C VD:
Assume that the JFET is operating in saturation. ÓÄÄe drain current can then be calculated from
Equation (4.11):
ID D IDSS

1   VGS
VPO
2
D 8  10 3

1    2
 4
2
D 2 mA:
ÓÄÄe drain-source voltage can then be obtained:
VDS D VDD   IDRD D 10   2  10 3
.2200/ D 5:6 V:
To conÔ¨Årm that the n-JFET is operating in saturation, the condition for saturation is checked:
VDS  VGS   VPO
5:6   2   . 4/
5:6  2:
ÓÄÄe saturation region assumption is veriÔ¨Åed and the calculations are valid.
Solution #2 (Graphical method):
ÓÄÄe n-JFET output curves to perform a load-line analysis of the circuit must Ô¨Årst be plot-
ted. In the load-line method of analysis, the solution (operating point) of the n-JFET circuit is
intersection of the straight line representing the constant load (RD) and the curve for the desired
VGS. ÓÄÄe values of ID and VDS corresponding to the intersection of the load line and the VGS curve
is the solution. ÓÄÄe graphical solution of this Example is shown in Figure 4.5. ÓÄÄe intersection

258
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
VGS D 
VGS D  
VGS D  
VGS D  
%SBJO $VSSFOU 	N"
(BUF4PVSDF 7PMUBHF 	7












TMPQF D
 

of the load-line and the VGS D  2 V line occurs at ID D 2 mA, and VDS D 5:6 V, conÔ¨Årming
solution #1. Also note that the solution lies in the saturation region.
ÓÄÄe graphical technique also provides solutions for this circuit with other values of the
source connected to the gate of the n-JFET. ÓÄÄe intersection of the load-line and the plotted
curves for these values of VGS are:
VGS 	7
ID 	N"
VDS 	7
 
:

 
:
:
 
:
:
 
:
:

:
:
Notice that the intersections of the load-line and the JFET curves for VGS D 0 V and VGS D
 1 V occur in the ohmic region.
If other gate-source voltage values are chosen, the analysis must be expanded in one of two
ways:
‚Ä¢ additional JFET curves must be plotted, or
‚Ä¢ the solutions must be obtained by interpolation between the curves.
Solution #3 (SPICE Solution):
ÓÄÄe SPICE solution is shown in Figure 4.28. ÓÄÄis solution is in the form of a Multisim
DC operating point solution using a probe. ÓÄÄe JFET SPICE parameters of interest are VTO
D  4 and BETA D 500  10 6.

4.3. THE FET AS A CIRCUIT ELEMENT
259
Figure 4.28: SPICE analysis of n-JFET inverting ampliÔ¨Åer.
ÓÄÄe SPICE results match those of the analytical and graphical approaches shown in So-
lution #1 and #2. For the SPICE simulation, the output current and voltage have also been cal-
culated for additional values of the voltage at the gate of the JFET using DC sweep analysis. A
plot of the resultant output voltage as a function of the input gate-source voltage is shown in
Figure 4.29. Notice that for low values of input (VGS   4 V) the output is high (VDS  10 V):
for high value of the input (VGS  0 V) the output is low (VDS  0 V). ÓÄÄe output forms a digital
inverse of the input. In the region between these two extremes the output is roughly a negative
multiple of the input: a circuit of this topology forms a small-signal inverting ampliÔ¨Åer. FET
ampliÔ¨Åers are explored in Chapter 5 (Book 2).












(BUF4PVSF 7PMUBHF 	7
%SBJO4PVSDF 7PMUBHF 	7
Figure 4.29: SPICE analysis: output voltage vs. input voltage.

260
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
4.3.5
FET AS AN ACTIVE LOAD
In some applications, a FET active load to replace the passive resistor used as a load in an in-
verting FET ampliÔ¨Åer may be desirable. For instance in integrated circuit fabrication, passive
resistors consume large areas of the chip compared to transistors. Both enhancement and de-
pletion NMOSFET active loads are commonly used. However, the load-line characteristics are
quite diÔ¨Äerent between the two types of NMOSFETs.
An enhancement NMOSFET inverting ampliÔ¨Åer with an enhancement NMOSFET load
is shown in Figure 4.30. In this circuit, Q1 acts as the load and Q2 is the driver.
C
 VDS
2
VO
C
 VDS
2
ID
VDD
Figure 4.30: Enhancement NMOSFET inverting ampliÔ¨Åer. with enhancement NMOSFET active
load.
By studying the circuit, several interesting relationships can be found. ÓÄÄe output voltage
VO is,
VO D VDS2:
Since the gate of Q1 is connected to its own drain,
VGS1 D VDS1:
Because the Q2 gate-source and drain-source voltages are equal, Q2 is in saturation since THE
diÔ¨Äerence between the gate-source and threshold voltages will always be greater than the drain-
source voltage,
VDS  VGS   VT :
ÓÄÄe relationship between the two NMOSFETs is readily apparent using elementary circuit anal-
ysis. ÓÄÄe sum of the voltages VDS1 and VDS2 must always equal the source voltage VDD,
VDS1 C VDS2 D VDD:

4.3. THE FET AS A CIRCUIT ELEMENT
261
ÓÄÄe load-line created by Q1 can be found by replacing VDS1 with VDD   VDS2,
ID1 D K .VGS1   VT /2
D K ≈í.VDD   VDS2/   2¬ç2 :
(4.45)
ÓÄÄe Q1 load-line superimposed on the Q2 characteristic equation is shown in Figure 4.31. ÓÄÄe
curves were created using
K D 1=2KP D 625  10 6
VT D 2 V
VDD D 10 V:
VGS D 
VGS D 
VGS D 
VGS D 
VGS D 
%SBJO $VSSFOU 	N"
%SBJO4PVSDF 7PMUBHF 	7
















ID MPBE MJOF
Figure 4.31: Enhancement NMOSFET inverting ampliÔ¨Åer with enhancement NMOSFET load.
ÓÄÄe load-line ends at
VDD   VT1 D 8 V
ID D K.VDD   VT /2 D 40 mA:
If the load line is plotted using Equation (4.45), the load-lines curves back up at VDS > VDD   VT .
In real circuits, the line ends at VDS D VDD   VT .
Another common conÔ¨Åguration is the enhancement NMOSFET driver with a depletion
NMOSFET active load shown in Figure 4.32.
Several circuit relationships are evident from studying the circuit in Figure 4.32,
VO D VDS2
VGS1 D 0
VDS1 C VDS2 D VDD:
ÓÄÄe depletion NMOSFET Q1 is in saturation only when
VDS1 D VDD   VDS2  VGS1   VPO   VPO:

262
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
C
 VDS
2
VO
C
 VDS
2
ID
VDD
Figure 4.32: Enhancement NMOSFET inverting ampliÔ¨Åer with depletion NMOSFET active load.
Since VGS D 0, the current through Q1 is IDSS in the saturation region.
As VDS2 increases toward VDD; VDS1 eventually becomes less than  VPO causing Q1 to op-
erate in the ohmic region. As Q1 enters its ohmic region, the load-line curves down toward VDD
following the characteristic equation of the ohmic region,
ID D IDSS
"
2
VGS1
VPO
  1
 VDS1
VPO
 VDS1
VPO
2#
D IDSS
"
 2VDS1
VPO
 VDS1
VPO
2#
D IDSS
"
 2VDD   VDS2
VPO
 VDD   VDS2
VPO
2#
:
(4.46)
ÓÄÄe resulting graphical solution is shown in Figure 4.33.
4.3.6
CMOS INVERTER
Complementary symmetry MOS (CMOS) circuits are fabricated with both enhancement
NMOSFETs and enhancement PMOSFETs on the same chip. ÓÄÄe main advantage of CMOS
technology is the ability to design circuits with essentially zero DC power dissipation. Power is
dissipated only during switching transitions. ÓÄÄe CMOS inverter is shown in Figure 4.34. In Fig-
ure 4.34 Q1, the enhancement PMOSFET, is the load and Q2, the enhancement NMOSFET
is the driver.
Qualitatively, the operation of the CMOS inverter is simple. When VI D 0; VSG1 D VDD,
and VGS2 D 0. When the gate-source voltage of the enhancement NMOSFET is zero, Q2 is
cut-oÔ¨Ä. ÓÄÄerefore, VO D VDD.

4.3. THE FET AS A CIRCUIT ELEMENT
263
VGS D 
VGS D 
VGS D 
VGS D 
%SBJO $VSSFOU 	N"
%SBJO4PVSDF 7PMUBHF 	7














Q 4BUVSBUJPO
Q 0INJD
ID MPBE MJOF
Figure 4.33: Enhancement NMOSFET inverting ampliÔ¨Åer.
C
 VDS
2
ID
ID
VO
C
 VSD
2
VDD
C
 VI
Figure 4.34: CMOS inverter.
When VI D VDD; VGS2 D VDD and VSG1 D 0. Since the source-gate voltage of the Q1 the
enhancement PMOSFET is zero, Q1 is cut-oÔ¨Ä. ÓÄÄerefore, VO D 0.
Note that at logic zero and logic one outputs (VO D 0 and VDD), there is no current Ô¨Çow-
ing though the circuit. ÓÄÄerefore, the CMOS inverter only dissipates power when transitioning
between the two logic levels.
A SPICE simulation clearly shows the transfer function of the CMOS inverter. ÓÄÄe trans-
fer function is shown in Figure 4.35.

264
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
VI
VDD
VDD
VT
VO
VDD=
VDD= C VT
VDD=   VT
VDD   VT
2 P
2 P
2 VOTBUVSBUFE
2 TBUVSBUFE
2 BOE 2 TBUVSBUFE
2 TBUVSBUFE
2 VOTBUVSBUFE
Figure 4.35: Transfer characteristics of a CMOS inverter.
Load-line analysis of the CMOS circuit is similar to other active load analysis. ÓÄÄe circuit
yields the following relationships,
VO D VDS2
V1 D VGS1 D VGS2:
Using the condition for saturation, a graphical solution of the CMOS inverter can be found. ÓÄÄe
load-lines are shown in Figure 4.36.
VDS  VGS   VT :
VI
VO
VI D VDD
VI D 
/.04
1.04
0QFSBUJOH 1PJOU
Figure 4.36: Load-line analysis of a CMOS inverter.
4.4
REGIONS OF OPERATIONS IN FETS
FET operation has been seen to fall into three regions of useful operation. ÓÄÄe regions are de-
scribed by the state of the drain-source channel controlled by the gate voltage. ÓÄÄe three regions
of interest are shown in Figure 4.37. BrieÔ¨Çy, the three regions of operation are:

4.5. THE FET AS AN ANALOG SWITCH
265
1. ÓÄÄe cut-oÔ¨Äregion is deÔ¨Åned as that region where the gate voltage disallows charge Ô¨Çow in
the drain-source channel. ÓÄÄe FET essentially looks like an open circuit. Applications for
this region are primarily in switching and digital logic circuits.
2. ÓÄÄe ohmic region is deÔ¨Åned by a gradual increase in charge Ô¨Çow in the drain-source channel,
the rate of which is controlled by the gate voltage. Applications for this region include the
use of FETs as voltage variable resistors.
3. ÓÄÄe saturation region. ÓÄÄis region is deÔ¨Åned by constant charge Ô¨Çow in the drain-source
channel without regard to the drain-source voltage. ÓÄÄe amount of constant current Ô¨Çow
is regulated by the gate voltage. ÓÄÄe region is commonly used for ampliÔ¨Åcation with the
modulation of the gate voltage and for constant current source applications.
In addition to these three regions, there is an additional region of severe consequences:
the breakdown region. FETs are not manufactured to withstand extended use in the breakdown
region and will exhibit catastrophic thermal runaway and destruction. To insure proper operation
of the devices, manufacturers‚Äô speciÔ¨Åcations on maximum voltages must be heeded.
Due to the JFET fabrication process, the drain and source can, in most cases, be inter-
changed when the JFET is used as a circuit element without aÔ¨Äecting the desired operating char-
acteristics. ÓÄÄis property (drain-source reciprocity) is not common to all types of FETs.
ÓÄÄe characteristics of the FETs in the diÔ¨Äerent regions are shown in Table 4.2.
%SBJO4PVSDF 1PUFOUJBM
%SBJO4PVSDF $IBSHF 'MPX
$VU0
$VU0
	FYDFQU +'&5T
$VU0
4BUVSBUJPO
0INJD
#SFBLEPXO
Figure 4.37: FET regions of operation.
4.5
THE FET AS AN ANALOG SWITCH
Both Bipolar Junction and Field EÔ¨Äect Transistors can be used as switches in a wide variety of
analog electronic applications. Each type provides a great advantage over mechanical switches
in both speed, reliability, and resistance to deterioration. FETs are the more common choice
due to the inherent symmetry of FETs and the undesirable oÔ¨Äset voltage (VCE at IC D 0) that

266
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
is present in BJTs. ÓÄÄe oÔ¨Äset voltage of BJTs, typically on the order of a few millivolts, can
produce signiÔ¨Åcant errors in the transmission of low-level analog signals. Another advantage of
FET switches is the high gate input impedance and the consequent low load that the voltage
control port presents to control electronics.
Among the many possible electronic applications of solid-state analog switches are the
following:
‚Ä¢ Sample-and-hold circuits
‚Ä¢ switchable gain ampliÔ¨Åers
‚Ä¢ switched-capacitor Ô¨Ålters
‚Ä¢ digital-to-analog conversion
‚Ä¢ signal gating and squelch control
‚Ä¢ chopper stabilization of ampliÔ¨Åers
In addition, multiple switches connected to share a common output form a multiplexer: a common
building block for analog and digital systems.
ÓÄÄe basic function of a switch is to electrically isolate or connect two sections of a circuit.
In order to accomplish that functionality, an ideal analog switch has the following design goals:
‚Ä¢ in the ON state, it passes signals without attenuation or distortion
‚Ä¢ in the OFF state, signals are not passed.
‚Ä¢ the transitions between the ON and OFF states are instantaneous.
In order to accomplish the above design goals, real switches have the more realistic speciÔ¨Åcations:
‚Ä¢ very low ON resistance compared to other circuit resistances
‚Ä¢ very high OFF resistance compared to other circuit resistances
‚Ä¢ low leakage currents in the OFF state
‚Ä¢ low capacitive and/or inductive eÔ¨Äects
FETs satisfy these speciÔ¨Åcations satisfactorily for many applications. Control signals ap-
plied to the gate-source port of a FET will vary the drain-source port between ON and OFF
switch positions. Reasonably low ON resistance combined with extremely high OFF resistance
make the FET ideal as a voltage controlled analog switch element. In Section 4.3.2 it was seen

4.5. THE FET AS AN ANALOG SWITCH
267
Table 4.2: FET characteristics
3FHJPO
'&5 5ZQF
0INJD
4BUVSBUJPO
$VU0
 < VDS  VGS   VPO
VDS  VGS   VPO
VGS < VPO
n+'&5
ID D IDSS


 VGS
VPO
  
 VDS
VPO
  VDS
VPO

ID D IDSS

   VGS
VPO

ID D 
 < VSD  VSG C VPO
VSD  VSG C VPO
VSG <  VPO
p+'&5
ID D IDSS


 VGS
VPO
  
 VDS
VPO
  VDS
VPO

ID D IDSS

   VGS
VPO

ID D 
 < VDS  VGS   VT
VDS  VGS   VT
VGS < VT
&OIBODFNFOU /.04'&5
ID D K≈í.VGS   VT /VDS   VDS ¬ç
ID D K.VGS   VT /
ID D 
 < VDS  VGS   VPO
VDS  VGS   VPO
VGS < VPO
%FQMFUJPO /.04'&5
*O EFQMFUJPO NPEF
ID > I VPO < VGS  I VDS > 
*O FOIBODFNFOU NPEF
ID > I VGS > I VDS > 
ID D IDSS


 VGS
VPO
  
 VDS
VPO
  VDS
VPO

ID D IDSS

   VGS
VPO

ID D 
 < VSD  VSG C VT
VSD  VSG C VT
VSG <  VT
&OIBODFNFOU 1.04'&5
ID D K≈í.VGS   VT /VDS   VDS ¬ç
ID D K.VGS   VT /
ID D 
 < VSD  VSG C VPO
VSD  VSG C VPO
VSG <  VPO
%FQMFUJPO 1.04'&5
*O EFQMFUJPO NPEF
ID < I  VPO < VSG  I VSD > 
*O FOIBODFNFOU NPEF
ID < I VSG > I VSD > 
ID D IDSS


 VGS
VPO
  
 VDS
VPO
  VDS
VPO

ID D IDSS

   VGS
VPO

ID D 

268
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
that the drain-source resistance, RDS, for a FET is highly dependent on the gate-source voltage.‚Åµ
ÓÄÄe drain-source resistance expression for depletion type FETs is
RDS D
V 2
PO
2IDSS .VGS   VPO/;
VGS  VPO:
(4.47)
For enhancement type FETs,
RDS D
1
2K .VGS   VT /;
VGS  VT :
(4.48)
Variation in the control signal, VGS, can change this resistance from a the range of a few ohms
to many Megohms. A simple application of an analog switch using a single FET is shown in
Figure 4.38. Such simple analog switches typically use enhancement mode FETs although it is
possible to form a switch with depletion mode FETs.‚Å∂ In order to keep the switch in the OFF
state for all values of the input voltage, vs, the control voltage, vc, must be less than the minimum
input signal value plus the threshold voltage of the FET:
vc.OFF/ < vs.min/ C VT :
(4.49)
Similarly, to keep the switch in the ON state for all values of the input voltage, the control voltage
must be greater than the maximum input signal value plus the threshold voltage of the FET:‚Å∑
vc.ON/ > vs.max/ C VT :
(4.50)
Equations (4.49) and (4.50) provide expressions for that absolute limits of ON and OFF control
voltages. In order to ensure good switch performance, it is necessary to provide a design margin
beyond these absolute limits.
C
 vs
C
 vc
RMPBE
vo
Figure 4.38: A Simple FET analog switch application.
‚ÅµFor simplicity of presentation, only the n-channel FET equations are given. Shown are the equations for drain-source resis-
tance for depletion mode and enhancement mode FETs respectively.
‚Å∂Enhancement mode FETs will be used in the discussions of this section.
‚Å∑Care must be takes so that the FET gate breakdown voltage is not exceeded when choosing control voltages. Typical gate
breakdown voltages are in excess of 25 V.

4.5. THE FET AS AN ANALOG SWITCH
269
Example 4.6
ÓÄÄe FET Analog Switch of Figure 4.38 is used on the output of an OpAmp whose power sup-
plies are set at Àô15 VDC. ÓÄÄese voltages are chosen as the control voltages for the switch. If the
threshold voltage for the FET is 2 V, what range of output voltages will be properly controlled by
the switch?
Solution:
ÓÄÄe minimum signal voltage is given by Equation (4.49):
vs.min/ > vc.OFF/   T;
or
vs.min/ >  15 V   2 V D  17 V:
But, for this case the signal voltage is limited by the output of the OpAmp to   15 V.
ÓÄÄe maximum signal voltage is given by Equation (4.50):
vs.max/ < vc.ON/   VT ;
or
vs.max/ < 15 V   2 V D C13 V:
ÓÄÄus, the absolute maximum signal range is limited range to:
 15 V < vs < C13 V:
Good design practice would place tighter limits the on the signal. ÓÄÄese limits are functions of
whatever additional design speciÔ¨Åcations may apply to the particular application of this switch.
One of the problems associated with the simple FET analog switch of Figure 4.38 is that the
ON resistance of the switch is not constant as the input signal varies. Variation in ON resistance
can be a serious limitation in some circuit applications as it can cause distortion of the analog
signal. Variation in the input signal will cause the voltage at the source of the FET to vary. If
the gate terminal of the FET is set at a speciÔ¨Åc control voltage level, the input signal variation
therefore produces a variation in VGS for the FET and consequently a variation in the drain-source
resistance of the switch. Determination of the switch resistance as a function of input signal level
requires the solution of two non-linear equations. For this particular circuit the equations reduce
to:
RDS D Vs
i   Rload;
(4.51)
and
RDS D
1
Vc.ON/   iRload   VT
:
(4.52)

270
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
Computer simulation or the application of load line techniques are perhaps the two best methods
to calculate the variation of switch resistance with input. A typical graph‚Å∏ of the switch resistance
as a function of input signal is given in Figure 4.39. Notice that while the switch resistance is fairly
small throughout most of the input signal range (24  < RDS < 100  as  15 V < vs < 6:6 V),
it increases dramatically as the level of the input signal approaches the positive control voltage.
ÓÄÄis drastic increase in switch resistance can greatly diminish the utility of such a simple switch.
ÓÄÄe OFF resistance of this switch is typically very high ( 20 M) and the OFF performance of
such a switch is limited only by a very small leakage current in the FET.
4XJUDI 3FTJTUBODF 	√ä
*OQVU 7PMUBHF 	7













Figure 4.39: Switch resistance as a function of input signal.
A common approach to designing a better analog switch using FETs is shown in Fig-
ure 4.40. ÓÄÄis switch is a parallel combination of a two switches: one constructed with an n-
channel FET, the other with a p-channel FET. ÓÄÄe triangular symbol is an inverter: it reverses
the controlsignal levels so that the p-channel FET will operate with the n-channel FET.
It has been shown that the n-channel FET in this conÔ¨Åguration will have low ON resistance
for inputs signals near the negative limits. ÓÄÄe p-channel FET will have low ON resistance for
inputs signals near the positive limits. Since the total ON resistance of this parallel switch is the
parallel combination of the two individual switch resistances, the switch has nearly constant ON
resistance throughout the range of possible input signals. ÓÄÄis near-constant resistance property is
demonstrated in Figure 4.41.‚Åπ In this example, the switch has an ON resistance of approximately
22:2  throughout most of the possible range of input voltage:
vs  vc.ON/   VT :
(4.53)
‚Å∏Figure 4.39 was generated using the circuit parameters of Example 4.6, Rload D 1 k, and K D 1:5 mA=V2.
‚ÅπFigure 4.41 was generated using the same circuit and FET parameters as in Figure 4.39.

4.5. THE FET AS AN ANALOG SWITCH
271
C
 vs
C
 vc
RMPBE
vo
Figure 4.40: Parallel CMOS analog switch.
When the input voltage level exceeds the constraint of Equation (4.53), the input resistance drops
slightly. In addition, the OFF resistance of this switch is extremely high: the OFF performance
of this switch is limited by a very small leakage current through the FETs. ÓÄÄe OFF resistance
suÔ¨Äers a signiÔ¨Åcant degradation when the limit of Equation (4.53) is exceeded: Input signals levels
must be limited to these constraints.
3FTJTUBODF 	√ä
*OQVU 7PMUBHF 	7













UPUBM SFTJTUBODF
pDIBOOFM SFTJTUBODF
nDIBOOFM SFTJTUBODF
Figure 4.41: Complementary switch resistance as a function of input signal.
FET analog switches have speciÔ¨Åc limitations that are usually described in the speciÔ¨Åcations
provided by the manufacturer. Among the most common of the limitations are:
‚Ä¢ Analog Output Leakage Current‚Äîthe algebraic sum of currents from the power supplies,
ground, input signal, and control signal through a OFF switch.

272
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
‚Ä¢ Analog Voltage Range‚Äîthe range of analog voltage amplitudes with respect to ground over
which the analog switch operates within the ON and OFF speciÔ¨Åcations.
‚Ä¢ ON Resistance & ON Resistance Variation‚Äîthe resistance of the switch over the analog
voltage range.
‚Ä¢ Output Switching Times‚Äîthe time it takes the switch to change states.
‚Ä¢ Switch Current‚Äîthe maximum amount of current that can be fed through the switch.
In addition to the MOSFET switches described here, n-channel JFETs are used for analog
switches. In order to maintain a depletion mode JFET switch in the ON state a rather compli-
cated electronic control circuit is necessary. ÓÄÄis control circuitry is usually fabricated on the same
semiconductor chip as the switch and consists of both bipolar and JFET devices. ÓÄÄese switches
have a very constant ON resistance over the entire analog signal range. ÓÄÄe disadvantage of these
switches is their relatively high cost.
4.6
BIASING THE FET
ÓÄÄe selection of an appropriate quiescent operating point for a FET is determined by conditions
similar to those for a BJT. Here, the quiescent conditions are the zero-input DC values of the
FET drain current, ID, and the terminal voltage diÔ¨Äerences, VGS, and VDS. In this section, several
bias circuits for FETs are examined. While bias circuitry can be used to put the FET in any of
its regions of operation, the focus of this section is the saturation region. ÓÄÄe saturation region is,
of course, signiÔ¨Åcant as the region where FET ampliÔ¨Åcation occurs. While the examples in this
section use n-channel FETs, p-channel FETs are biased in a similar manner except for a change
in polarity of the voltage supplies.
ÓÄÄe emphasis in this section in on biasing using voltage supplies and resistors. It is also
common to bias transistors using current sources. Biasing FETs for ampliÔ¨Åer applications using
current sources is discussed extensively in Chapter 6 (Book 2).
4.6.1
THE SOURCE SELF-BIAS CIRCUIT
ÓÄÄe Source self-bias circuit shown in Figure 4.42 is particularly useful in biasing JFETs and de-
pletion mode FETs of other types. In this application, the external gate resistor, Rg serves to tie
the voltage at the gate of the FET to ground (the gate current is essentially zero). ÓÄÄis resistor
is typically chosen to be a very large value (often on the order of a few Megohms). For a spec-
iÔ¨Åed drain current, ID, the gate-source voltage, VGS, can be determined from the FET transfer
characteristic in either analytic or graphical form. Rs is then determined from VGS and ID:
Rs D  VGS
ID
:
(4.54)

4.6. BIASING THE FET
273
Rd
VDD
Rs
Rg
Figure 4.42: A source self-bias circuit.
Example 4.7
An n-channel JFET with the following characteristics:
VPO D  3:5 V
and
IDSS D 10 mA
is placed in the source self-bias circuit of Figure 4.42. Quiescent conditions of
ID D 5 mA
and
VDS D 5 V;
are desired. Determine the bias resistors necessary to establish the quiescent conditions if the
power supply voltage is: VDD D 15 V.
Solution:
ÓÄÄe quiescent conditions for the JFET distinctly imply that it is in saturation:
VDS  VGS   VPO:
ÓÄÄerefore the Equation (4.11) is the determining factor in Ô¨Ånding VGS:
ID D IDSS

1   VGS
VPO
2
:
Substitution of values yields:
5
10 D

1   VGS
 3:5
2
or VGS D 3:5

Àô 1
p
2
  1

D  1:025 V;  5:975 V:

274
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
ÓÄÄe value between 0 V and VPO is the only valid solution to Equation (4.11): the other is a spu-
rious result caused by taking the square root. ÓÄÄus, VGS D  1:025 V. ÓÄÄe resistor RS can now be
determined:
RS D   1:025 V
5 mA
D 205 :
ÓÄÄe resistor RD is determined by writing a loop equation around the drain-source loop:
IDRS C VDS C IDRD   VDD D 0;
or
Rd D VDD   VDS
ID
  Rs D 15   5
5 m
  205 D 1:795 k:
ÓÄÄe Resistor Rg is typically chosen arbitrarily large:
Rg D 1 M:
One drawback of the source self-bias circuit is that the quiescent conditions are sensitive
to variation in the FET parameters VPO and IDSS. ÓÄÄe restriction of Equation (4.54),
VGS D  IDRd;
coupled with the FET characteristic equations potentially leads to wide variation in quiescent
condition. ÓÄÄis variation is best described graphically as in Figure 4.43. In the circuit of Exam-
ple 4.7, a FET with the following parameter variations is used.
8 mA < IDSS < 12 mA
  4 V < VPO <  3 V:
If the design procedure results of Example 4.7 are used, the resultant ranges in quiescent
conditions due to FET parameter variation can be read oÔ¨ÄFigure 4.43. ÓÄÄey are:
 1:20 V < VGS <  0:85 V and 4:13 mA < ID < 5:87 mA:
ÓÄÄe variation in FET parameters has caused a change in the two quiescent quantities of more
than Àô 17% from the nominal quiescent conditions calculated in Example 4.7. In many cases
it is necessary to control the quiescent point to a greater degree than is possible with the source
self-bias circuit.
4.6.2
THE FIXED-BIAS CIRCUIT
In addition to sensitivity to FET parameter variation, the source self-bias circuit mandates overly
restrictive constraints on the external bias resistors in many application. As will be seen in Chap-
ter 5 (Book 2), the resistors, Rd and Rs, play important roles in determining ampliÔ¨Åer gain and

4.6. BIASING THE FET
275
%SBJO $VSSFOU 	N"
(BUF4PVSDF 7PMUBHF 	7












Q
IDSS D  N"
VPO D   7
Q
IDSS D  N"
VPO D   7
-PBE MJOF
Figure 4.43: ÓÄÄe change in quiescent point due to FET parameters variation.
output impedance. It is a rare occurrence when quiescent conditions are more signiÔ¨Åcant than
these two ampliÔ¨Åer performance factors. ÓÄÄe restrictive nature of the source self-bias circuit is
centered at the holding of the FET gate terminal at ground potential. Removing that restriction
greatly improves the versatility of a bias scheme. ÓÄÄe Fixed-Bias circuit of Figure 4.44 is a simple
depletion-mode FET bias circuit that allows the gate to be at voltages other than ground.
Rd
VDD
Rs
Rg
Rg
Figure 4.44: A Ô¨Åxed-bias circuit.

276
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
Since the gate current in the FET is essentially zero, the two gate resistors Rg1 and Rg2
set the voltage at the gate at any desired value between ground and VDD:
VG D
Rg2
Rg1 C Rg2
VDD:
(4.55)
Setting the FET gate voltage at values other than zero allows for a wider possible choice of source
and drain resistances to accomplish speciÔ¨Åc quiescent conditions. Design choices for these resis-
tors are based primarily on one or more of the following speciÔ¨Åc criteria:
‚Ä¢ AmpliÔ¨Åcation speciÔ¨Åcations
‚Ä¢ Output resistance speciÔ¨Åcations
‚Ä¢ Quiescent point stability
ÓÄÄe Ô¨Årst two of these design criteria will be discussed in Chapter 5 (Book 2): quiescent
point stability involves reducing the variation in drain current due to FET parameter variation.
ÓÄÄe relationship of drain current to the external resistors in a Ô¨Åxed-bias circuit is determined by
the voltage across the drain resistor:
ID D VS
Rs
D VG   .VG   VS/
Rs
D VG   VGS
Rs
;
(4.56)
where VG is given by Equation (4.55). ÓÄÄe variation of ID due to variation of the FET parameter,
VGS, is inversely proportional to the value of the source resistor, Rs. While other design criteria
may put upper limits on Rs, quiescent point stability indicates that a large value for Rs is desirable.
ÓÄÄe basic load line interpretation of this stability principle is described in Figure 4.45.
Example 4.8
An n-channel JFET with the following nominal characteristic parameters:
VPO D  3:5 V
and
IDSS D 10 mA;
is to be biased with quiescent conditions of
ID D 5 mA
and
VDS D 5 V:
ÓÄÄe FET is subject to parameter variation:
 4 V < VPO <  3 V
and
8 mA < IDSS < 12 mA:
Determine the bias resistors necessary to establish the quiescent conditions so that the drain
current will not vary more than Àô 4% due to the FET parameter variation. ÓÄÄe power supply is
given to be: VDD D 20 V.

4.6. BIASING THE FET
277
%SBJO $VSSFOU 	N"
(BUF4PVSDF 7PMUBHF 	7












Q
IDSS D  N"
VPO D   7
Q
IDSS D  N"
VPO D   7
-PBE MJOF
Figure 4.45: Change in quiescent point due to FET paramater variation, Ô¨Åxed bias circuit.
Solution:
ÓÄÄe nominal quiescent conditions for the FET are identical to those of Example 4.7. ÓÄÄus,
the value of VGS is obtained in the same manner and is:
VGS.nominal/ D  1:025 V:
ÓÄÄe extreme values of VGS can be obtained either graphically, as in Figure 4.45, or analytically
using Equation (4.11):
ID D IDSS

1   VGS
VPO
2
:
ÓÄÄese extreme values are found to be:
VGS.min/ D  1:37 VfID.max/ D 5:2 mAg
VGS.max/ D  0:676 VfID.min/ D 4:8 mAg:
ÓÄÄe minimum value of Rs that will satisfy the stability requirements can be calculated as the
maximum value of
Rs.min/ D max
¬ÅVGS
¬ÅID

:
For this particular case,
Rs.min/ D max
 1:025 C 1:367
0:0002
or  1:025 C 0:676
 0:0002

D 1:75 k:

278
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
If Rs is chosen to be this minimum value, the nominal voltage at the source and gate of the FET
are:
Vs D ID.nominal/Rs D 8:75 V VG D VS C VGS.nominal/ D 7:725 V:
ÓÄÄe gate voltage can be obtained with a combination of a large variety of resistors. One pair that
will satisfy the minimal design goals for this case is:
Rg1 D 1:62 M
and
Rg2 D 1:02 M:
ÓÄÄe remaining resistor, Rd, can be determined from the drain-source voltage requirement as:
Rd D VDD   VDS
ID
  Rs D 20   5
5 m
  1750 D 1:25 k:
4.6.3
BIASING ENHANCEMENT MODE FETS
ÓÄÄe Ô¨Åxed-bias circuit presented in the preceding section is also useful in biasing enhancement
mode FETs. ÓÄÄe only signiÔ¨Åcant diÔ¨Äerence in the procedure necessary to determining resistance
values to properly bias the FET is in the initial determination of the quiescent conditions. VGS
in enhancement FETs carries the opposite sign as for depletion FETs and a diÔ¨Äerent relation-
ship between VGS and ID exists. ÓÄÄe proper expression for the FET gate-source voltage in the
saturation region is given by Equation (4.36):
ID D K .VGS   VT /2 :
Bias stability can be achieved by following the procedure outlined in Example 4.8.
ÓÄÄe source self-bias circuit of Figure 4.42 is not useful for enhancement FETs. However,
several other possibilities for biasing of this type of FET exist. In addition to the Ô¨Åxed-bias cir-
cuit of Figure 4.44, two other common bias circuits for enhancement-mode FETs are given in
Figure 4.46. Both circuits oÔ¨Äer some bias stabilization with the circuit of Figure 4.46b oÔ¨Äering
superior stability and Ô¨Çexibility in resistor value choice. ÓÄÄe connection in these two circuits be-
tween the gate and drain through resistor Rf provides a signal path between input and output
when the FET is used in ampliÔ¨Åer applications. ÓÄÄis path provides advantages and disadvantages
that will be discussed in Chapter 8 (Book 2).
4.7
CONCLUDING REMARKS
ÓÄÄe Field EÔ¨Äect Transistor has been described in this chapter as a highly useful device with three
basic regions of operation: the saturation, ohmic, and cut-oÔ¨Äregions. Entrance into each of these
regions is controlled by two voltages: the gate-source voltage and the drain-source voltage.
ÓÄÄe large-signal characterization of a FET is non-linear. While it can be modeled through
local linearization, these linear models are highly dependent on the point of linearization. ÓÄÄere-
fore, unlike the BJT, the FET cannot easily be described with a unique, simple linear model in

4.7. CONCLUDING REMARKS
279
Rf
Rd
VDD
(a)
Rf
Rd
VDD
Rg
(b)
Figure 4.46: Additional bias circuits for enhancement-mode FETs.
each of its regions of operation. ÓÄÄe design engineer must rely on a set of non-linear analytic
expressions for FET description.
Switching applications, including logic gate applications, are achieved with the FET in
transitioning between the cut-oÔ¨Äand ohmic region. Linear applications take place in the satura-
tion region. While a variety of applications have been examined in this chapter, the possibilities
for circuitry using FETs extend far beyond what has been shown here. Many additional FET lin-
ear applications and several non-linear applications will be examined in later chapters. Additional
restrictions placed on FET circuit design by frequency response limitations will be discussed in
Chapter 9 (Book 3).
Summary Design Example
In order to provide bi-directional current to a DC motor, the motor is connected to an ‚ÄúH-driver‚Äù
circuit. ÓÄÄe basic topology of such a circuit contains four switches as shown below.

280
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
A0
B
CVCC
B0
A
.PUPS
ÓÄÄe H-driver switches operate in counteracting pairs: only one pair is closed at a time.
When the A-A‚Äô pair is closed, current Ô¨Çows through the motor from right to left (in the above
diagram): closing the B-B‚Äô pair reverses the current Ô¨Çow.
It is necessary to design a circuit to control a small DC motor bi-directionally. Control sig-
nals will be provided by standard CMOS logic levels (HIGH  5 V, LOW  0 V). ÓÄÄe voltage
and current ratings for the motor are:
voltage‚Äî3 V to 15 V:
maximum current‚Äî300 mA:
Design an H-driver to provide proper power to the motor when control signals are applied.
Solution:
ÓÄÄe switches in an H-driver can be either mechanical or solid state. Because of the small
currents being switched and the complexity necessary for control of mechanical switches, solid
state switching is a good choice for this design. FET switches are the preferred choice in most
solid state switching applications.
ÓÄÄe best FET H-driver is essentially formed from two counteracting CMOS gates (with
appropriate, high-current FETs) and a buÔ¨Äer FET. ÓÄÄe basic topology is shown below.
vJO
QC
QA0
QB
R
CVCC
QB0
QA
.PUPS
Each complementary pair of FETs (QA‚ÄìQB0 & QB‚ÄìQA0) acts as a counteracting switch
and the interconnection ensures that QA & QA0 and QB & QB0 act simultaneously. ÓÄÄe buÔ¨Äer

4.8. PROBLEMS
281
FET, QC, provides 0 V and CVCC to ensure accurate switching. ÓÄÄe switching FETs must be
enhancement-mode FETs with a threshold voltage signiÔ¨Åcantly less than the minimum applied
voltage and with maximum current capability in excess of 300 mA. QC must also be a similar
enhancement-mode FET, but with smaller current capability. R should be small compared to the
input resistance of QA0 and QB, but large to avoid wasting power.
A summary of appropriate design choices is:
QA & QB‚Äî p-channel, enhancement MOSFETs, VT   1 V; ID.max/   0:5 A
QA0 & QB0‚Äî n-channel, enhancement MOSFETs, VT  1 V; ID.max/  0:5 A
QC‚Äî n-channel, enhancement signal MOSFET, VT  1 V;
R‚Äî 100 k:
It is common when switching loads that have a signiÔ¨Åcant inductive component (i.e., motors)
to shunt the output of a switch with a reverse biased diode (shaded in the diagram). ÓÄÄis diode
provides a current path during the switching transition. For such a small motor, these diodes are
probably not necessary. Many switching FETs have diodes incorporated into their design.
4.8
PROBLEMS
4.1.
An n-channel JFET is described by the following parameters:
IDSS D 4:5 mA
VPO D  3:6 V
(a) If the JFET is in saturation, what gate-to-source voltage, VGS, is necessary to achieve
a drain current of 2.6 mA?
(b) What is the minimum VDS that will satisfy the conditions stated in part a)?
(c) If VDS D 2 V, what gate-to-source voltage is necessary to achieve the same drain
current?
4.2.
A p-channel JFET is described by the following parameters:
IDSS D 4:0 mA
VPO D  2:8 V
(a) If the JFET is in saturation, what source-to-gate voltage, VSG, is necessary to achieve
a drain current of 1.8 mA?
(b) What is the minimum VSD that will satisfy the conditions stated in part a)?
(c) If VSD D 1:5 V, what gate-to-source voltage is necessary to achieve the same drain
current?

282
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
4.3.
ÓÄÄe parameters for a given JFET are:
IDSS D 7:5 mA
VPO D  4 V
ÓÄÄe JFET is to be biased at
ID D 2 mA
VDS D 6 V
with the circuit topology as shown.
Determine the Values of RD and RS to complete this design if VDD D 20 V.
RS
 .√ä
RD
VDD
4.4.
Given the n-channel JFET circuit shown. If the JFET is described by
VPO D 2:5 V
and
IDSS D 4 mA;
Ô¨Ånd ID and VDS.
RD
 L√ä
ID
C 7
C
 VDS

4.8. PROBLEMS
283
4.5.
Complete the design of the n-channel JFET circuit shown for ID D 3 mA and VDS D
5 V. ÓÄÄe JFET parameters are:
IDSS D 7 mA
and
VPO D 2:5 V:
RS
RG
 L√ä
RD
ID
C 7
C
 VDS
4.6.
An n-channel, depletion type MOSFET is described by the following parameters:
IDSS D 8:2 mA
VPO D  3:1 V
(a) If the NMOSFET is in saturation, what gate-to-source voltage, VGS, is necessary
to achieve a drain current of 4.0 mA?
(b) What is the minimum VDS that will satisfy the conditions stated in part a)?
(c) If VDS D 2 V, what gate-to-source voltage is necessary to achieve the same drain
current?
(d) What is the output resistance of the NMOSFET at the conditions of part c)?
4.7.
An n-channel MOSFET has the following characteristics:
VPO D 3 V; VA D 170 V; and IDSS D 8 mA:
(a) Determine the minimum drain-source voltage, VDS, for the MOSFET to be in sat-
uration.
(b) Determine the output resistance of the MOSFET in the ohmic region when VGS D
1:5 V.
(c) Determine the output resistance of the MOSFET in the saturation region when
ID D 2 mA.

284
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
4.8.
Assume an n-channel depletion type MOSFET with parameters:
IDSS D 10 mA
VPO D  5 V
Determine Vo and ID for the circuit shown.
 √ä
 .√ä
: L√ä
 7
 √ä
Vo
4.9.
Find the drain current, drain-source voltage, and gate-drain voltage for the given circuit.
Assume K D 0:25 mA=V2 and VT D 2:5 V.
ID
RD
: L√ä
C 7
C
 VDS
 L√ä
RG
4.10. Determine the Q-point for the circuit shown. Assume the p-channel MOSFET is de-
scribed by:
K D 0:3 mA=V2
and
VT D 2:2 V

4.8. PROBLEMS
285
: L√ä
: L√ä
 7
: 7
4.11. An n-channel, enhancement type MOSFET is described by the following parameters:
IDSS D 2:4 mA=V2
VT D 1:2 V
(a) If the NMOSFET is in saturation, what gate-to-source voltage, VGS, is necessary
to achieve a drain current of 4.0 mA?
(b) What is the minimum VDS that will satisfy the conditions stated in part a)?
(c) If VDS D 1:2 V, what gate-to-source voltage is necessary to achieve the same drain
current?
(d) What is the output resistance of the NMOSFET at the conditions of part c)?
4.12. For the n-channel MOSFET circuit shown, determine the drain current, ID, and drain-
source voltage, VDS, using
(a) ÓÄÄe analytical method (using equations)
(b) Load-line analysis. Use SPICE to arrive at the transistor characteristic curves.
ÓÄÄe MOSFET parameters are:
VT D 1:5 V; VA D 170 V; and K D 1:2 mA=V2:

286
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
RG
 L√ä
 7
RD
: L√ä
ID
C 7
C
 VDS
4.13. Design a circuit to bias an n-channel depletion MOSFET with IDSS D 8 mA and VPO D
 4 V using the ‚Äúbootstrapping‚Äù conÔ¨Åguration shown. ÓÄÄe design speciÔ¨Åcations require
that ID D 4 mA and VDS D 3 V. ÓÄÄe ‚Äúbootstrapping‚Äù bias technique is used to preserve
the high input resistance of the circuit.
RG
 L√ä
RG
 L√ä
RD
ID
C 7
C
 VDS
RS
RG
 L√ä
4.14. Complete the design of the n-channel depletion MOSFET circuit shown so that
ID D 2 mA
and
VDS D 4 V:

4.8. PROBLEMS
287
ÓÄÄe MOSFET parameters are:
IDSS D 5 mA
and
VPO D 3 V:
RG
 L√ä
RD
ID
C 7
C
 VDS
RS
4.15. For the circuit shown: the n-channel JFET is described by:
IDSS D 8 mA;
and
VPO D  6:5 V:
(a) Complete the design of the circuit to achieve a Q-point of:
ID D 6 mA and VDS D 3 V
by determining RG1 and RG2 for RG1==RG2 D 54 k Àô 5 k. Calculate VGS and
VDS.
(b) ÓÄÄe JFET is replaced by a p-channel JFET with IDSS D 8 mA and VPO D 4 V. Draw
the p-channel JFET circuit diagram so that the FET is biased in the saturation
region. Find the Q-point for the JFET in saturation .VDS; ID and VGS/ using the
resistor values found in part a).

288
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
Q
RG
 L√ä
RG
 L√ä
RD
 L√ä
ID
C 7
C
 VDS
RS
 √ä
RG
4.16. Complete the design of the n-channel enhancement MOSFET circuit shown so that
ID D 2 mA:
ÓÄÄe MOSFET parameters are:
K D 1:3 mA=V2
and
VT D 2 V:
RS
 L√ä
RG
RD
ID
C 7
C
 VDS

4.8. PROBLEMS
289
4.17. Use SPICE to generate the transistor characteristic curves for a p-channel depletion
MOSFET with parameters:
VPO D 4 V
IDSS D  7 mA
over the range 0  VSD  15 V.
Using the curves generated, determine the FET drain current and VDS in the circuit
shown.
: L√ä
 L√ä
 7
 7
4.18. For the p-channel MOSFET circuit shown, determine the drain current, ID, and drain-
source voltage, VDS, using
(a) ÓÄÄe analytical method (using equations)
(b) Load-line analysis. Use SPICE to arrive at the transistor characteristic curves.
ÓÄÄe MOSFET parameters are:
VPO D 2:5 V; VA D 150 V; and IDSS D  10 mA:

290
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
 L√ä
: 7
: L√ä
ID
  7
C
 VDS
4.19. For the p-channel MOSFET circuit shown, determine the drain current, ID, and drain-
source voltage, VDS, using
(a) ÓÄÄe analytical method (using equations)
(b) Load-line analysis. Use SPICE to arrive at the transistor characteristic curves.
ÓÄÄe MOSFET speciÔ¨Åcations are:
VPO D 3:5 V; VA D 150 V; and IDSS D  10 mA:
 L√ä
: 7
: L√ä
ID
  7
C
 VDS
 √ä
4.20. Plot the input and output characteristics of an n-channel enhancement MOSFET with

4.8. PROBLEMS
291
K D 1:2  10 3A=V2 and VT D 3:5 V. Design a circuit so that the MOSFET is biased
at VDS D 5 V and ID D 1 mA with VDD D 10 V.
4.21. Plot the input and output characteristics of an n-channel enhancement MOSFET with
K D 1:2  10 3A=V2 and VT D 3:5 V. Design a circuit so that the MOSFET is biased
at VDS D 3:5 V and ID D 3 mA with VDD D 10 V. Compare the region of FET operation
with that of the previous problem.
4.22. Plot the input and output characteristics of a p-channel enhancement MOSFET with
K D 1:2  10 3A=V2 and VT D  2 V . Design a circuit so that the MOSFET is biased
at VSD D 6 V and ID D  1 mA with VDD D  12 V.
4.23. Plot the input and output characteristics of a p-channel enhancement MOSFET with
K D 1:2  10 3A=V2 and VT D  2 V. Design a circuit so that the MOSFET is biased
at VSD D 3:5 V and ID D  3 mA with VDD D  12 V. Compare the region of FET op-
eration with that of the previous problem.
4.24. For the circuit shown, the MOSFET is described by:
IDSS D 8 mA; ID D 4 mA; VDS D 8 V; and VPO D  5 V:
(a) Find RD, and RG1 and RG2 for RG D RG1==R2 D 1 M.
(b) ÓÄÄe MOSFET is replaced by one with parameters:
IDSS D 10 mA
and
VPO D  6 V:
Find the new Q-point.
RD
ID
 7
C
 VDS
RS
 L√ä
RG
RG

292
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
4.25. ÓÄÄe output current of a FET current sources can be adjusted through the use of a resistor
at the source of the FET as shown. If the JFET parameters are given as:
IDSS D 5 mA
VPO D  2:5 V
(a) Determine the resistor value to obtain an output current, ID, of 2 mA.
(b) Determine the resistor value to obtain an output current, ID, of 3 mA.
R
ID
4.26. Current sources can be realized with p-channel as well as n-channel devices.
If the p-channel MOSFET parameters are given as:
IDSS D  5 mA
VPO D 2:0 V
(a) Determine the resistor value to obtain an output current, IO, of 2 mA.
(b) Determine the resistor value to obtain an output current, IO, of 3 mA.
R
IO
4.27. Given two identical n-channel JFETs with parameters,
IDSS D 6 mA
and
VPO D  2:5 V;
determine VDS2; VDS2, and ID2 for the circuit shown.

4.8. PROBLEMS
293
Q
ID
C 7
 L√ä
 L√ä
ID
Q
 L√ä
  7
 L√ä
C
 VDS
C
 VDS
4.28. Find the output voltage VO, of the circuit shown, for the following FET choices:
(a) Given two identical n-channel MOSFETs with parameters,
VT D 2:5 V
and
K D 0:15 mA=V2:
(b) Given two diÔ¨Äerent n-channel MOSFET with parameters:
VT1 D 1:5 V; VT1 D 3 V; and K D 0:15 mA=V2:
Q
ID
C 7
ID
Q
VO

294
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
4.29. Given the voltage division circuit shown. ÓÄÄe MOSFET is described by:
K D 1 mA=V2; VT D 2 V and VA D 100 V:
What input voltage will result in an output voltage of 1.0 V?
VJO
 L√ä
 7
VPVU
 L√ä
4.30. Given the voltage division circuit shown. ÓÄÄe MOSFET is described by:
IDSS D 4 mA; VPO D  2 V and VA D 100 V:
What input voltage will result in an output voltage of 1.0 V?
VJO
 L√ä
 7
VPVU
 L√ä
4.31. An n-channel enhancement MOS saturated load is driven with an n-channel enhance-
ment MOS driver as shown. ÓÄÄe input and output characteristics are shown in Fig-
ure 4.17 and 4.18. Show the load line and sketch the voltage transfer characteristic (VO
vs. VI).

4.8. PROBLEMS
295
C
C 7
C
  VI
VO
4.32. Use SPICE to determine the ON and OFF resistance the analog FET switch shown in
Figure 4.38 as a function of the input voltage, vs. ÓÄÄe FET is described by the parameters:
K D 3:0 mA=V2; VT D 2:5 V and VA D 100 V:
Assume the load resistance, R D 100 , the input voltage exists over the range, 0 V <
vs < C10 V, and the control voltage, vc, switches between 0 V and C10 V.
4.33. Use SPICE to determine the ON and OFF resistance the analog FET switch shown
in Figure 4.40 as a function of the input voltage, vs. ÓÄÄe FETs are described by the
parameters:
K D 3:0 mA=V2; jVT j D 2:5 V and jVAj D 100 V
Assume the load resistance, R D 200 , the input voltage exists over the range, 0 V <
vs < C10 V, and the control voltage, vc, switches between 0 V and C10 V.
4.34. An n-channel MOSFET with the following nominal characteristic parameters:
VPO D  2 V; IDSS D 8 mA
is to be biased with quiescent conditions of:
ID D 3 mA
and
VDS D 4 V;
using resistors and a single 20 V power supply. ÓÄÄe FET is subject to parameter variation:
 2:5 < VPO <  1:5
and
7 mA < IDSS < 10 mA:
Determine the bias resistors necessary to establish quiescent conditions so that the drain
current will not vary more than Àô2.5% due to the FET parameter variation. Verify that
your design meets speciÔ¨Åcations using SPICE.

296
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
4.35. ÓÄÄe n-channel MOSFET in the circuit shown is described by the parameters:
VT D 1:5 V
and
K D 0:5 mA=V2:
Determine ID and VDS analytically. Verify your results using SPICE.
 L√ä
: .√ä
: L√ä
 7
4.36. Design a bias circuit to achieve a quiescent condition of ID D 6 mA and VDS D 6 V using
a single 20 V power supply and a FET with the following parameters:
VPO D  2 V
and
IDSS D 12 mA:
It is required that the drain of the FET be connected to the 20 V supply through a 2 k
resistor (RD D 2 k).
4.37. Design an FET constant current source for the circuit conÔ¨Åguration shown. Determine
all resistance values so that
VCE D 3 V
and
IC D 5 mA:
ÓÄÄe following components are available:
npn BJT:
2N2222
Depletion NMOSFET:
IDSS D 5 mA; VPO D  3:5 V.

4.8. PROBLEMS
297
Q
I
IC
RC
 L√ä
C 7
RB
C
 VCE
4.38. Design an inverting DC OpAmp ampliÔ¨Åer with a voltage variable gain. ÓÄÄe maximum
required gain magnitude is 10. ÓÄÄe following components are available:
n-JFET:
IDSS D 8 mA; VPO D  4 V
Near-ideal OpAmp:
A741CN
Power Supply:
0 to Àô15 V
Standard Value Resistors
Show complete analysis of the design.
4.39. An n-channel MOSFET with the following nominal characteristic parameters,
VT D 2 V
and
K D 1:25 mA=V2
is required to be biased at the following quiescent conditions:
ID D 2 mA
and
VDS D 3 V:
ÓÄÄe FET is subjected to the following parameter variations:
1 < VT < 3 V
and
1:00 mA=V2 < K < 1:5 mA=V2:
ÓÄÄe power supply voltage provided is C12 V.
Design a circuit to bias the FET so that the drain current does not vary more than Àô3%
due to the FET parameter variations. Verify that the design meets the stability speciÔ¨Åca-
tion using SPICE.
4.40. A p-channel JFET with the following nominal characteristic parameters,
VPO D 3 V
and
IDSS D  12 mA

298
4. FIELD EFFECT TRANSISTOR CHARACTERISTICS
is required to be biased at the following quiescent conditions:
ID D  2 mA
and
VDS D 5 V:
ÓÄÄe JFET is subjected to the following parameter variations:
1:5 < VPO < 4:5 V
and
  10 mA < IDSS <  14 mA:
ÓÄÄe power supply voltage provided is  24 V.
Design a circuit to bias the FET so that the drain current does not vary more than Àô5%
due to the FET parameter variations. Verify that the design meets the stability speciÔ¨Åca-
tion using SPICE.
4.9
REFERENCES
[1] ‚Äî‚Äî, Analog IC Data Book, Precision Monolithics, Inc., Santa Clara, 1990
[2] ‚Äî‚Äî, Integrated Circuits Data Book, Silconix Inc., Santa Clara, 1988
[3]
\‚Äî‚Äî, PSpice Reference Manual, MicroSim Corp., Irvine, 1989
[4] Baliga, B. J. and Chen, D. Y., editors, Power Transistors: Device Design and Applications,
IEEE Press, New York, 1984.
[5] Colclaser, R. A. and Diehl-Nagle, S., Materials and Devices for Electrical Engineers and
Physicists, McGraw-Hill Book Company, New York, 1985.
[6] Ghausi, M. S., Electronic Devices and Circuits: Discrete and Integrated, Holt, Rinehart and
Winston, New York, 1985.
[7] Gray, P. R., and Meyer, R. G., Analysis and Design of Analog Integrated Circuits, 3rd. Ed.,
John Wiley & Sons, Inc., New York, 1993.
[8] Horowitz, P., and Hill, W., ÓÅêe Art of Electronics, 2nd. Ed. Cambridge University Press,
Cambridge, 1992.
[9] Millman, J., Microelectronics, Digital and Analog Circuits and Systems, McGraw-Hill Book
Company, New York, 1979.
[10] Sedra, A. S. and Smith, K. C., Microelectronic Circuits, 3rd. Ed., Holt, Rinehart, and Win-
ston. Philadelphia, 1991.
[11] Tuinenga, P., SPICE: A Guide to Circuit Simulation and Analysis Using PSpice, 2nd. Ed.,
Prentice Hall, Englewood CliÔ¨Äs, 1992.

299
Authors‚Äô Biographies
ÓÄÄomas F. Schubert, Jr., and Ernest M. Kim are colleagues in the Electrical Engineering
Department of the Shiley-Marcos School of Engineering at the University of San Diego.
THOMAS F. SCHUBERT, JR.
ÓÄÄomas Schubert received BS, MS, and PhD degrees in Elec-
trical Engineering from the University of California at Irvine
(UCI). He was a member of the Ô¨Årst engineering graduating
class and the Ô¨Årst triple-degree recipient in engineering at UCI.
His doctoral work discussed the propagation of polarized light
in anisotropic media.
Dr. Schubert arrived at the University of San Diego in
August, 1987 as one of the two founding faculty of its new En-
gineering Program. From 1997‚Äì2003, he led the Department as
Chairman, a position that became Director of Engineering Pro-
grams during his leadership tenure. Prior to coming to USD, he
was at the Space and Communications Division of Hughes Air-
craft Company, the University of Portland, and Portland State
University. He is a Registered Professional Engineer in the State of Oregon.
In 2012, Dr. Schubert was awarded the Robert G. Quinn Award by the American So-
ciety of Engineering Education ‚Äúin recognition of outstanding contributions in providing and
promoting excellence in engineering experimentation and laboratory instruction.‚Äù

300
AUTHORS‚Äô BIOGRAPHIES
ERNEST M. KIM
Ernest Kim received his B.S.E.E. from the University of
Hawaii at Manoa in Honolulu, Hawaii in 1977, an M.S.E.E.
in 1980 and Ph.D. in Electrical Engineering in 1987 from New
Mexico State University in Las Cruces, New Mexico. His dis-
sertation was on precision near-Ô¨Åeld exit radiation measure-
ments from optical Ô¨Åbers.
Dr. Kim worked as an Electrical Engineer for the Uni-
versity of Hawaii at the Naval Ocean Systems Center, Hawaii
Labs at Kaneohe Marine Corps Air Station after graduating
with his B.S.E.E. Upon completing his M.S.E.E., he was an
electrical engineer with the National Bureau of Standards in
Boulder, Colorado designing hardware for precision Ô¨Åber optic
measurements. He then entered the commercial sector as a staÔ¨Ä
engineer with Burroughs Corporation in San Diego, California developing Ô¨Åber optic LAN sys-
tems. He left Burroughs for Tacan/IPITEK Corporation as Manager of Electro-Optic Systems
developing Ô¨Åber optic CATV hardware and systems. In 1990 he joined the faculty of the Univer-
sity of San Diego. He remains an active consultant in radio frequency and analog circuit design,
and teaches review courses for the engineering Fundamentals Examination.
Dr. Kim is a member of the IEEE, ASEE, and CSPE. He is a Licensed Professional
Electrical Engineer in California.

