<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>SPI_SPI_Master_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>spi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>spi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SPI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SPI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SPI_CLK.CLK_DOMAIN">SPI_SPI_Master_0_0_spi_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SPI_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SPI_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.SPI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>SPI_Master</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 28 12:16:52 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:98b1ac47</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>SPI_SPI_Master_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 28 16:15:43 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:98b1ac47</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>SPI_Master</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 28 12:16:52 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0a2db768</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>SPI_SPI_Master_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 28 16:15:43 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0a2db768</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Data_In</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.n&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_ss</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>n</spirit:name>
        <spirit:displayName>N</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.n" spirit:minimum="0" spirit:maximum="64" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/zedboard_master_XDC_RevC_D_v3.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b757/src/SPI_Master.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/SPI_SPI_Master_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/b757/src/SPI_Master.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/SPI_SPI_Master_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>SPI_Master_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>n</spirit:name>
      <spirit:displayName>N</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.n" spirit:minimum="0" spirit:maximum="64" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">SPI_SPI_Master_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>SPI_Master_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426a300c_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a3ffc_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc4f205_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4051cd9c_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f76a83_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785fb0a7_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546d6f2d_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784d6891_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f95991e_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aecc553_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eaa7f11_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565bce5b_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702eafdc_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c36d14_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1222cb22_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2269342b_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11dee932_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe4625c_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7742c_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4b9d41_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131d0403_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f40bf9b_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56acd67b_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed7ee7c_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158b11a0_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e948b6f_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587841e7_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f025b65_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444a3824_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749a00df_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67095fc8_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4d13d6_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5041bd43_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365ea1e4_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20bf3d16_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e792628_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9698ef_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2823f483_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a278643_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d496a0e_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52fd47c5_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b16e4c_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744e57e8_ARCHIVE_LOCATION">c:/Users/alois/OneDrive/Documents/Perso/M2_SE/VHDL/IP_REPO/SPI</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SPI_CLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.n" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="faa60dd0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c61a7827"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c04f6972"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ca23a82d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7cd55aff"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
