# do audio1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:11 on Aug 22,2021
# vlog -work work audio1.vo 
# -- Compiling module audio1
# 
# Top level modules:
# 	audio1
# End time: 22:54:11 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:11 on Aug 22,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module audio1_vlg_vec_tst
# 
# Top level modules:
# 	audio1_vlg_vec_tst
# End time: 22:54:11 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.audio1_vlg_vec_tst 
# Start time: 22:54:11 on Aug 22,2021
# Loading work.audio1_vlg_vec_tst
# Loading work.audio1
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) audio1.vo(5092): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /audio1_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: nofile
# ** Warning: (vsim-3722) audio1.vo(5092): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) audio1.vo(5115): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /audio1_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: nofile
# ** Warning: (vsim-3722) audio1.vo(5115): [TFMPC] - Missing connection for port 'clk_dft'.
# after#25
#  Note : Fiftyfivenm PLL locked to incoming clock
# Time: 570000  Instance: audio1_vlg_vec_tst.i1.\PL0|altpll_component|auto_generated|pll1 
# ** Note: $finish    : Waveform.vwf.vt(60)
#    Time: 15 us  Iteration: 0  Instance: /audio1_vlg_vec_tst
# End time: 22:54:11 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
