// Seed: 3427624993
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  supply1 id_5;
  wire id_6;
  assign id_5 = -1'b0;
endmodule
module module_1 #(
    parameter id_17 = 32'd28,
    parameter id_3  = 32'd97,
    parameter id_4  = 32'd63,
    parameter id_7  = 32'd33
) (
    output tri id_0,
    input supply0 id_1,
    output wire id_2,
    input tri1 _id_3,
    input tri0 _id_4
);
  wire [id_4 : id_3  -  -1] id_6;
  logic _id_7;
  logic id_8;
  ;
  wire id_9, id_10;
  wire [id_3 : id_7] id_11, id_12, id_13;
  logic id_14, id_15;
  module_0 modCall_1 (
      id_10,
      id_14,
      id_8,
      id_15
  );
  wire [id_4 : 1] id_16, _id_17, id_18, id_19[-1 : id_17];
endmodule
