<stg><name>LabelSelect_Batch</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="8" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="10" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
entry:0  %toplabels_0_V_10 = alloca i4

]]></Node>
<StgValue><ssdm name="toplabels_0_V_10"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
entry:1  %toplabels_1_V_10 = alloca i4

]]></Node>
<StgValue><ssdm name="toplabels_1_V_10"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:2  %toplabels_2_V_12 = alloca i4

]]></Node>
<StgValue><ssdm name="toplabels_2_V_12"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i80* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  %empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i4* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  %empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %numReps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6  %numReps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %numReps)

]]></Node>
<StgValue><ssdm name="numReps_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:7  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0  %reps_0_i = phi i32 [ 0, %entry ], [ %reps, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="reps_0_i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1  %icmp_ln368 = icmp eq i32 %reps_0_i, %numReps_read

]]></Node>
<StgValue><ssdm name="icmp_ln368"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:2  %reps = add i32 %reps_0_i, 1

]]></Node>
<StgValue><ssdm name="reps"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:3  br i1 %icmp_ln368, label %.exit, label %.preheader148.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader148.i.preheader:0  br label %.preheader148.i

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln45"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader148.i:0  %topval_1_V = phi i16 [ %topval_2_V_8, %hls_label_4 ], [ -32768, %.preheader148.i.preheader ]

]]></Node>
<StgValue><ssdm name="topval_1_V"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader148.i:1  %topval_0_V = phi i16 [ %topval_1_V_19, %hls_label_4 ], [ -32768, %.preheader148.i.preheader ]

]]></Node>
<StgValue><ssdm name="topval_0_V"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader148.i:2  %topval_V_0_0_i = phi i16 [ %topval_0_V_19, %hls_label_4 ], [ -32768, %.preheader148.i.preheader ]

]]></Node>
<StgValue><ssdm name="topval_V_0_0_i"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader148.i:3  %toplabels_2_V = phi i4 [ %idx, %hls_label_4 ], [ 0, %.preheader148.i.preheader ]

]]></Node>
<StgValue><ssdm name="toplabels_2_V"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader148.i:4  %block_0_i = phi i2 [ %block, %hls_label_4 ], [ 0, %.preheader148.i.preheader ]

]]></Node>
<StgValue><ssdm name="block_0_i"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.i:5  %icmp_ln374 = icmp eq i2 %block_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln374"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader148.i:6  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.i:7  %block = add i2 %block_0_i, 1

]]></Node>
<StgValue><ssdm name="block"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader148.i:8  br i1 %icmp_ln374, label %.preheader.i.preheader, label %hls_label_4

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
hls_label_4:5  %tmp_V_2 = call i80 @_ssdm_op_Read.ap_fifo.volatile.i80P(i80* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="80">
<![CDATA[
hls_label_4:7  %topval_0_V_20 = trunc i80 %tmp_V_2 to i16

]]></Node>
<StgValue><ssdm name="topval_0_V_20"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:22  %topval_0_V_21 = call i16 @_ssdm_op_PartSelect.i16.i80.i32.i32(i80 %tmp_V_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="topval_0_V_21"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:38  %topval_0_V_22 = call i16 @_ssdm_op_PartSelect.i16.i80.i32.i32(i80 %tmp_V_2, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="topval_0_V_22"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:54  %topval_0_V_23 = call i16 @_ssdm_op_PartSelect.i16.i80.i32.i32(i80 %tmp_V_2, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="topval_0_V_23"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:69  %topval_0_V_24 = call i16 @_ssdm_op_PartSelect.i16.i80.i32.i32(i80 %tmp_V_2, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="topval_0_V_24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:15  %icmp_ln895_2 = icmp sgt i16 %topval_0_V_20, %topval_1_V

]]></Node>
<StgValue><ssdm name="icmp_ln895_2"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:21  %topval_2_V_9 = select i1 %icmp_ln895_2, i16 %topval_0_V_20, i16 %topval_1_V

]]></Node>
<StgValue><ssdm name="topval_2_V_9"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:31  %icmp_ln895_5 = icmp sgt i16 %topval_0_V_21, %topval_2_V_9

]]></Node>
<StgValue><ssdm name="icmp_ln895_5"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:37  %topval_2_V_10 = select i1 %icmp_ln895_5, i16 %topval_0_V_21, i16 %topval_2_V_9

]]></Node>
<StgValue><ssdm name="topval_2_V_10"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:47  %icmp_ln895_8 = icmp sgt i16 %topval_0_V_22, %topval_2_V_10

]]></Node>
<StgValue><ssdm name="icmp_ln895_8"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:53  %topval_2_V = select i1 %icmp_ln895_8, i16 %topval_0_V_22, i16 %topval_2_V_10

]]></Node>
<StgValue><ssdm name="topval_2_V"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:62  %icmp_ln895_11 = icmp sgt i16 %topval_0_V_23, %topval_2_V

]]></Node>
<StgValue><ssdm name="icmp_ln895_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:10  %icmp_ln895_1 = icmp sgt i16 %topval_0_V_20, %topval_0_V

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:16  %topval_1_V_2 = select i1 %icmp_ln895_2, i16 %topval_1_V, i16 %topval_0_V_20

]]></Node>
<StgValue><ssdm name="topval_1_V_2"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:19  %topval_1_V_20 = select i1 %icmp_ln895_1, i16 %topval_1_V_2, i16 %topval_0_V

]]></Node>
<StgValue><ssdm name="topval_1_V_20"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:26  %icmp_ln895_4 = icmp sgt i16 %topval_0_V_21, %topval_1_V_20

]]></Node>
<StgValue><ssdm name="icmp_ln895_4"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:32  %topval_1_V_6 = select i1 %icmp_ln895_5, i16 %topval_2_V_9, i16 %topval_0_V_21

]]></Node>
<StgValue><ssdm name="topval_1_V_6"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:35  %topval_1_V_21 = select i1 %icmp_ln895_4, i16 %topval_1_V_6, i16 %topval_1_V_20

]]></Node>
<StgValue><ssdm name="topval_1_V_21"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:42  %icmp_ln895_7 = icmp sgt i16 %topval_0_V_22, %topval_1_V_21

]]></Node>
<StgValue><ssdm name="icmp_ln895_7"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:48  %topval_1_V_10 = select i1 %icmp_ln895_8, i16 %topval_2_V_10, i16 %topval_0_V_22

]]></Node>
<StgValue><ssdm name="topval_1_V_10"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:51  %topval_1_V_22 = select i1 %icmp_ln895_7, i16 %topval_1_V_10, i16 %topval_1_V_21

]]></Node>
<StgValue><ssdm name="topval_1_V_22"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:57  %icmp_ln895_10 = icmp sgt i16 %topval_0_V_23, %topval_1_V_22

]]></Node>
<StgValue><ssdm name="icmp_ln895_10"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:68  %topval_2_V_11 = select i1 %icmp_ln895_11, i16 %topval_0_V_23, i16 %topval_2_V

]]></Node>
<StgValue><ssdm name="topval_2_V_11"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:77  %icmp_ln895_14 = icmp sgt i16 %topval_0_V_24, %topval_2_V_11

]]></Node>
<StgValue><ssdm name="icmp_ln895_14"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:83  %topval_2_V_8 = select i1 %icmp_ln895_14, i16 %topval_0_V_24, i16 %topval_2_V_11

]]></Node>
<StgValue><ssdm name="topval_2_V_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:9  %icmp_ln895 = icmp sgt i16 %topval_0_V_20, %topval_V_0_0_i

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:11  %topval_0_V_2 = select i1 %icmp_ln895_1, i16 %topval_0_V, i16 %topval_0_V_20

]]></Node>
<StgValue><ssdm name="topval_0_V_2"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:14  %topval_0_V_3 = select i1 %icmp_ln895, i16 %topval_0_V_2, i16 %topval_V_0_0_i

]]></Node>
<StgValue><ssdm name="topval_0_V_3"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:25  %icmp_ln895_3 = icmp sgt i16 %topval_0_V_21, %topval_0_V_3

]]></Node>
<StgValue><ssdm name="icmp_ln895_3"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:27  %topval_0_V_6 = select i1 %icmp_ln895_4, i16 %topval_1_V_20, i16 %topval_0_V_21

]]></Node>
<StgValue><ssdm name="topval_0_V_6"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:30  %topval_0_V_7 = select i1 %icmp_ln895_3, i16 %topval_0_V_6, i16 %topval_0_V_3

]]></Node>
<StgValue><ssdm name="topval_0_V_7"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:41  %icmp_ln895_6 = icmp sgt i16 %topval_0_V_22, %topval_0_V_7

]]></Node>
<StgValue><ssdm name="icmp_ln895_6"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:43  %topval_0_V_10 = select i1 %icmp_ln895_7, i16 %topval_1_V_21, i16 %topval_0_V_22

]]></Node>
<StgValue><ssdm name="topval_0_V_10"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:46  %topval_0_V_11 = select i1 %icmp_ln895_6, i16 %topval_0_V_10, i16 %topval_0_V_7

]]></Node>
<StgValue><ssdm name="topval_0_V_11"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:56  %icmp_ln895_9 = icmp sgt i16 %topval_0_V_23, %topval_0_V_11

]]></Node>
<StgValue><ssdm name="icmp_ln895_9"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:63  %topval_1_V_14 = select i1 %icmp_ln895_11, i16 %topval_2_V, i16 %topval_0_V_23

]]></Node>
<StgValue><ssdm name="topval_1_V_14"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:66  %topval_1_V_23 = select i1 %icmp_ln895_10, i16 %topval_1_V_14, i16 %topval_1_V_22

]]></Node>
<StgValue><ssdm name="topval_1_V_23"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:72  %icmp_ln895_13 = icmp sgt i16 %topval_0_V_24, %topval_1_V_23

]]></Node>
<StgValue><ssdm name="icmp_ln895_13"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:78  %topval_1_V_18 = select i1 %icmp_ln895_14, i16 %topval_2_V_11, i16 %topval_0_V_24

]]></Node>
<StgValue><ssdm name="topval_1_V_18"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:81  %topval_1_V_19 = select i1 %icmp_ln895_13, i16 %topval_1_V_18, i16 %topval_1_V_23

]]></Node>
<StgValue><ssdm name="topval_1_V_19"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln895_3" val="0"/>
<literal name="icmp_ln895_6" val="0"/>
<literal name="icmp_ln895_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4">
<![CDATA[
hls_label_4:0  %toplabels_0_V_10_lo = load i4* %toplabels_0_V_10

]]></Node>
<StgValue><ssdm name="toplabels_0_V_10_lo"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4">
<![CDATA[
hls_label_4:1  %toplabels_1_V_10_lo = load i4* %toplabels_1_V_10

]]></Node>
<StgValue><ssdm name="toplabels_1_V_10_lo"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4">
<![CDATA[
hls_label_4:2  %toplabels_2_V_12_lo = load i4* %toplabels_2_V_12

]]></Node>
<StgValue><ssdm name="toplabels_2_V_12_lo"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:3  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln375"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:6  %idx = add i4 5, %toplabels_2_V

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="4">
<![CDATA[
hls_label_4:8  %trunc_ln895 = trunc i4 %toplabels_2_V to i3

]]></Node>
<StgValue><ssdm name="trunc_ln895"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895" val="1"/>
<literal name="icmp_ln895_3" val="0"/>
<literal name="icmp_ln895_6" val="0"/>
<literal name="icmp_ln895_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:12  %toplabels_0_V = select i1 %icmp_ln895_1, i4 %toplabels_1_V_10_lo, i4 %toplabels_2_V

]]></Node>
<StgValue><ssdm name="toplabels_0_V"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_3" val="0"/>
<literal name="icmp_ln895_6" val="0"/>
<literal name="icmp_ln895_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:13  %toplabels_0_V_11 = select i1 %icmp_ln895, i4 %toplabels_0_V, i4 %toplabels_0_V_10_lo

]]></Node>
<StgValue><ssdm name="toplabels_0_V_11"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:17  %toplabels_1_V = select i1 %icmp_ln895_2, i4 %toplabels_2_V_12_lo, i4 %toplabels_2_V

]]></Node>
<StgValue><ssdm name="toplabels_1_V"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:18  %toplabels_1_V_11 = select i1 %icmp_ln895_1, i4 %toplabels_1_V, i4 %toplabels_1_V_10_lo

]]></Node>
<StgValue><ssdm name="toplabels_1_V_11"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:20  %toplabels_2_V_13 = select i1 %icmp_ln895_2, i4 %toplabels_2_V, i4 %toplabels_2_V_12_lo

]]></Node>
<StgValue><ssdm name="toplabels_2_V_13"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:23  %toplabels_2_V_14 = add i3 1, %trunc_ln895

]]></Node>
<StgValue><ssdm name="toplabels_2_V_14"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="3">
<![CDATA[
hls_label_4:24  %toplabels_2_V_15 = zext i3 %toplabels_2_V_14 to i4

]]></Node>
<StgValue><ssdm name="toplabels_2_V_15"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_3" val="1"/>
<literal name="icmp_ln895_6" val="0"/>
<literal name="icmp_ln895_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:28  %toplabels_0_V_12 = select i1 %icmp_ln895_4, i4 %toplabels_1_V_11, i4 %toplabels_2_V_15

]]></Node>
<StgValue><ssdm name="toplabels_0_V_12"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_6" val="0"/>
<literal name="icmp_ln895_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:29  %toplabels_0_V_13 = select i1 %icmp_ln895_3, i4 %toplabels_0_V_12, i4 %toplabels_0_V_11

]]></Node>
<StgValue><ssdm name="toplabels_0_V_13"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:33  %toplabels_1_V_12 = select i1 %icmp_ln895_5, i4 %toplabels_2_V_13, i4 %toplabels_2_V_15

]]></Node>
<StgValue><ssdm name="toplabels_1_V_12"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:34  %toplabels_1_V_13 = select i1 %icmp_ln895_4, i4 %toplabels_1_V_12, i4 %toplabels_1_V_11

]]></Node>
<StgValue><ssdm name="toplabels_1_V_13"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:36  %toplabels_2_V_16 = select i1 %icmp_ln895_5, i4 %toplabels_2_V_15, i4 %toplabels_2_V_13

]]></Node>
<StgValue><ssdm name="toplabels_2_V_16"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:39  %toplabels_2_V_17 = add i3 2, %trunc_ln895

]]></Node>
<StgValue><ssdm name="toplabels_2_V_17"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="3">
<![CDATA[
hls_label_4:40  %toplabels_2_V_18 = zext i3 %toplabels_2_V_17 to i4

]]></Node>
<StgValue><ssdm name="toplabels_2_V_18"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_6" val="1"/>
<literal name="icmp_ln895_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:44  %toplabels_0_V_14 = select i1 %icmp_ln895_7, i4 %toplabels_1_V_13, i4 %toplabels_2_V_18

]]></Node>
<StgValue><ssdm name="toplabels_0_V_14"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:45  %toplabels_0_V_15 = select i1 %icmp_ln895_6, i4 %toplabels_0_V_14, i4 %toplabels_0_V_13

]]></Node>
<StgValue><ssdm name="toplabels_0_V_15"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:49  %toplabels_1_V_14 = select i1 %icmp_ln895_8, i4 %toplabels_2_V_16, i4 %toplabels_2_V_18

]]></Node>
<StgValue><ssdm name="toplabels_1_V_14"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:50  %toplabels_1_V_15 = select i1 %icmp_ln895_7, i4 %toplabels_1_V_14, i4 %toplabels_1_V_13

]]></Node>
<StgValue><ssdm name="toplabels_1_V_15"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:52  %toplabels_2_V_19 = select i1 %icmp_ln895_8, i4 %toplabels_2_V_18, i4 %toplabels_2_V_16

]]></Node>
<StgValue><ssdm name="toplabels_2_V_19"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:55  %toplabels_2_V_20 = add i4 3, %toplabels_2_V

]]></Node>
<StgValue><ssdm name="toplabels_2_V_20"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:58  %topval_0_V_14 = select i1 %icmp_ln895_10, i16 %topval_1_V_22, i16 %topval_0_V_23

]]></Node>
<StgValue><ssdm name="topval_0_V_14"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:59  %toplabels_0_V_16 = select i1 %icmp_ln895_10, i4 %toplabels_1_V_15, i4 %toplabels_2_V_20

]]></Node>
<StgValue><ssdm name="toplabels_0_V_16"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:60  %toplabels_0_V_17 = select i1 %icmp_ln895_9, i4 %toplabels_0_V_16, i4 %toplabels_0_V_15

]]></Node>
<StgValue><ssdm name="toplabels_0_V_17"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:61  %topval_0_V_15 = select i1 %icmp_ln895_9, i16 %topval_0_V_14, i16 %topval_0_V_11

]]></Node>
<StgValue><ssdm name="topval_0_V_15"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:64  %toplabels_1_V_16 = select i1 %icmp_ln895_11, i4 %toplabels_2_V_19, i4 %toplabels_2_V_20

]]></Node>
<StgValue><ssdm name="toplabels_1_V_16"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:65  %toplabels_1_V_17 = select i1 %icmp_ln895_10, i4 %toplabels_1_V_16, i4 %toplabels_1_V_15

]]></Node>
<StgValue><ssdm name="toplabels_1_V_17"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:67  %toplabels_2_V_21 = select i1 %icmp_ln895_11, i4 %toplabels_2_V_20, i4 %toplabels_2_V_19

]]></Node>
<StgValue><ssdm name="toplabels_2_V_21"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:70  %toplabels_2_V_22 = add i4 4, %toplabels_2_V

]]></Node>
<StgValue><ssdm name="toplabels_2_V_22"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:71  %icmp_ln895_12 = icmp sgt i16 %topval_0_V_24, %topval_0_V_15

]]></Node>
<StgValue><ssdm name="icmp_ln895_12"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:73  %topval_0_V_18 = select i1 %icmp_ln895_13, i16 %topval_1_V_23, i16 %topval_0_V_24

]]></Node>
<StgValue><ssdm name="topval_0_V_18"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:74  %toplabels_0_V_18 = select i1 %icmp_ln895_13, i4 %toplabels_1_V_17, i4 %toplabels_2_V_22

]]></Node>
<StgValue><ssdm name="toplabels_0_V_18"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:75  %toplabels_0_V_19 = select i1 %icmp_ln895_12, i4 %toplabels_0_V_18, i4 %toplabels_0_V_17

]]></Node>
<StgValue><ssdm name="toplabels_0_V_19"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:76  %topval_0_V_19 = select i1 %icmp_ln895_12, i16 %topval_0_V_18, i16 %topval_0_V_15

]]></Node>
<StgValue><ssdm name="topval_0_V_19"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
<literal name="icmp_ln895_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:79  %toplabels_1_V_18 = select i1 %icmp_ln895_14, i4 %toplabels_2_V_21, i4 %toplabels_2_V_22

]]></Node>
<StgValue><ssdm name="toplabels_1_V_18"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:80  %toplabels_1_V_19 = select i1 %icmp_ln895_13, i4 %toplabels_1_V_18, i4 %toplabels_1_V_17

]]></Node>
<StgValue><ssdm name="toplabels_1_V_19"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:82  %toplabels_2_V_23 = select i1 %icmp_ln895_14, i4 %toplabels_2_V_22, i4 %toplabels_2_V_21

]]></Node>
<StgValue><ssdm name="toplabels_2_V_23"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:84  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:85  store i4 %toplabels_2_V_23, i4* %toplabels_2_V_12

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:86  store i4 %toplabels_1_V_19, i4* %toplabels_1_V_10

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:87  store i4 %toplabels_0_V_19, i4* %toplabels_0_V_10

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4:88  br label %.preheader148.i

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.i:0  %topx3_0_i = phi i2 [ %topx, %0 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="topx3_0_i"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:1  %icmp_ln401 = icmp eq i2 %topx3_0_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln401"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:3  %topx = add i2 %topx3_0_i, 1

]]></Node>
<StgValue><ssdm name="topx"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln401, label %.loopexit.loopexit, label %0

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4">
<![CDATA[
:0  %toplabels_0_V_10_lo_1 = load i4* %toplabels_0_V_10

]]></Node>
<StgValue><ssdm name="toplabels_0_V_10_lo_1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="4">
<![CDATA[
:1  %toplabels_1_V_10_lo_1 = load i4* %toplabels_1_V_10

]]></Node>
<StgValue><ssdm name="toplabels_1_V_10_lo_1"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4">
<![CDATA[
:2  %toplabels_2_V_12_lo_1 = load i4* %toplabels_2_V_12

]]></Node>
<StgValue><ssdm name="toplabels_2_V_12_lo_1"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %sub_ln181 = sub i2 -2, %topx3_0_i

]]></Node>
<StgValue><ssdm name="sub_ln181"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="2">
<![CDATA[
:4  %tmp_V = call i4 @_ssdm_op_Mux.ap_auto.3i4.i2(i4 %toplabels_0_V_10_lo_1, i4 %toplabels_1_V_10_lo_1, i4 %toplabels_2_V_12_lo_1, i2 %sub_ln181)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i4P(i4* %out_V_V, i4 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln402"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
