// Seed: 1781927394
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  assign id_1 = id_2 ? id_2 : (1);
  reg id_3 = id_2;
  assign id_1 = id_3;
  logic id_4;
  always @(id_3) id_1 <= ~id_2;
endmodule
