
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000596                       # Number of seconds simulated
sim_ticks                                   595957500                       # Number of ticks simulated
final_tick                                  595957500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86882                       # Simulator instruction rate (inst/s)
host_op_rate                                   163533                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              119616243                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707420                       # Number of bytes of host memory used
host_seconds                                     4.98                       # Real time elapsed on the host
sim_insts                                      432865                       # Number of instructions simulated
sim_ops                                        814759                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          105856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           35136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              140992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       105856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         105856                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1654                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              549                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2203                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          177623404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           58957224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              236580629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     177623404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         177623404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         177623404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          58957224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             236580629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1654.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       549.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001104750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4459                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2203                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2203                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  140992                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   140992                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 67                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                249                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                235                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                299                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 84                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                142                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               110                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                62                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      595864500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2203                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1564                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      526                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       94                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          493                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     281.703854                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    179.247092                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    281.117083                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           173     35.09%     35.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          127     25.76%     60.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           62     12.58%     73.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           32      6.49%     79.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           28      5.68%     85.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           21      4.26%     89.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      2.64%     92.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      1.83%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           28      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           493                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       105856                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        35136                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 177623404.353498369455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 58957224.298712573946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1654                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          549                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     61538500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     23817500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37205.86                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     43383.42                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      44049750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 85356000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11015000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      19995.35                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38745.35                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        236.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     236.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.85                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.85                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.14                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1702                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.26                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      270478.67                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.26                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2213400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1153680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9653280                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              22134810                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1475040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        122367030                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         34544640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          48881820                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               274384980                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             460.410314                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             543323750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2472500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13520000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     185267000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     89956750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       36374500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    268366750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1363740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    717255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6076140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              16381800                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2068320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        110700270                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         51884160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          49051080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               270818685                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             454.426171                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             554599750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3995000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       13780000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     176767000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    135114250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       23533000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    242768250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  162770                       # Number of BP lookups
system.cpu.branchPred.condPredicted            162770                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             24459                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                84638                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   55191                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               9959                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           84638                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31034                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            53604                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        11449                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      160730                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      118610                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           830                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           196                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      137148                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           266                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       595957500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1191916                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             126228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         826150                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      162770                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              86225                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        963036                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   49696                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  123                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1400                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    137003                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1442                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1115772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.454837                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.849940                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   264682     23.72%     23.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    78914      7.07%     30.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   772176     69.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1115772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.136562                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.693128                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   190460                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                120930                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    728094                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 51440                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  24848                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1437167                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 84317                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  24848                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   283468                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   32218                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1532                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    684627                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 89079                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1350278                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 42107                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    44                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  35779                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  31910                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              365                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1260733                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3219670                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2321125                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4165                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                756326                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   504407                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     75878                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               229443                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              143935                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             21482                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7283                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1264533                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 705                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    976589                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             53913                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          450478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       786397                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            689                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1115772                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.875259                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.761930                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              402146     36.04%     36.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              450663     40.39%     76.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              262963     23.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1115772                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  328339     81.57%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    222      0.06%     81.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%     81.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    22      0.01%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  52711     13.10%     94.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21203      5.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6828      0.70%      0.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                670979     68.71%     69.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  876      0.09%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    57      0.01%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  818      0.08%     69.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  288      0.03%     69.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 281      0.03%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               173574     17.77%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              121229     12.41%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1080      0.11%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            561      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 976589                       # Type of FU issued
system.cpu.iq.rate                           0.819344                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      402515                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.412164                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3518867                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1711076                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       913360                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6511                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4970                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2711                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1368960                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3316                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            51959                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        92979                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          382                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        31579                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  24848                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   15647                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4839                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1265238                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             22970                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                229443                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               143935                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                260                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     96                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4678                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            342                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          10429                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        15486                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25915                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                924437                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                160653                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             52152                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       279221                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    82206                       # Number of branches executed
system.cpu.iew.exec_stores                     118568                       # Number of stores executed
system.cpu.iew.exec_rate                     0.775589                       # Inst execution rate
system.cpu.iew.wb_sent                         918418                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        916071                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    631563                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1103063                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.768570                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.572554                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          407598                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             24569                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1077822                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.755931                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.869879                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       571422     53.02%     53.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       198041     18.37%     71.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       308359     28.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1077822                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               432865                       # Number of instructions committed
system.cpu.commit.committedOps                 814759                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         248820                       # Number of memory references committed
system.cpu.commit.loads                        136464                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      78475                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2370                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    806026                       # Number of committed integer instructions.
system.cpu.commit.function_calls                25463                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3570      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           560161     68.75%     69.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             840      0.10%     69.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.01%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.09%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.03%     69.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.03%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135866     16.68%     86.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111904     13.73%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          598      0.07%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          452      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            814759                       # Class of committed instruction
system.cpu.commit.bw_lim_events                308359                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1991820                       # The number of ROB reads
system.cpu.rob.rob_writes                     2482720                       # The number of ROB writes
system.cpu.timesIdled                             854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           76144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      432865                       # Number of Instructions Simulated
system.cpu.committedOps                        814759                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.753551                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.753551                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.363167                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.363167                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1584401                       # number of integer regfile reads
system.cpu.int_regfile_writes                  700461                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3325                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1920                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    183040                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   152113                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  428449                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           245.528197                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              220115                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               626                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            351.621406                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   245.528197                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.959095                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959095                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1763154                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1763154                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       107452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          107452                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       112033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         112033                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       219485                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           219485                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       219485                       # number of overall hits
system.cpu.dcache.overall_hits::total          219485                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           481                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          350                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          350                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          831                       # number of overall misses
system.cpu.dcache.overall_misses::total           831                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37357500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37357500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     31905500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31905500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     69263000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     69263000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     69263000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     69263000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       107933                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       107933                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       220316                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       220316                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       220316                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       220316                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004456                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003114                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003772                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003772                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003772                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003772                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77666.320166                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77666.320166                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91158.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91158.571429                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83348.977136                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83348.977136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83348.977136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83348.977136                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    78.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.dcache.writebacks::total               245                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          283                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          283                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          347                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          347                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          630                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          630                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          630                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          630                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20637500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20637500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31410500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31410500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     52048000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     52048000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     52048000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     52048000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002860                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002860                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002860                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002860                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72924.028269                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72924.028269                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90520.172911                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90520.172911                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82615.873016                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82615.873016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82615.873016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82615.873016                       # average overall mshr miss latency
system.cpu.dcache.replacements                    370                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.428663                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              136453                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2246                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.753785                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.428663                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.953962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.953962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1098270                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1098270                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       134207                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          134207                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       134207                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           134207                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       134207                       # number of overall hits
system.cpu.icache.overall_hits::total          134207                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2796                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2796                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2796                       # number of overall misses
system.cpu.icache.overall_misses::total          2796                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    183157500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    183157500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    183157500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    183157500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    183157500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    183157500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       137003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       137003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       137003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       137003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       137003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       137003                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020408                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020408                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020408                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020408                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020408                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65506.974249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65506.974249                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65506.974249                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65506.974249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65506.974249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65506.974249                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          850                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   121.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          549                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          549                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          549                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          549                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          549                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          549                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2247                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2247                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2247                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2247                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2247                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150594500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150594500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150594500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150594500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016401                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016401                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016401                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016401                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67020.249221                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67020.249221                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67020.249221                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67020.249221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67020.249221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67020.249221                       # average overall mshr miss latency
system.cpu.icache.replacements                   1733                       # number of replacements
system.l2bus.snoop_filter.tot_requests           4980                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2528                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           245                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1866                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                344                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               344                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2529                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6222                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1626                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    7848                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       143488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        55744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   199232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                12                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2885                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.009359                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.096304                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2858     99.06%     99.06% # Request fanout histogram
system.l2bus.snoop_fanout::1                       27      0.94%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2885                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              2980000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             5615000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1565998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1733.692891                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3113                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2203                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.413073                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1274.392848                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   459.300043                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.311131                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.112134                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.423265                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2195                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2069                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.535889                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                27115                       # Number of tag accesses
system.l2cache.tags.data_accesses               27115                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          245                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          245                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           10                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               10                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          588                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           67                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          655                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             588                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              77                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 665                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            588                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             77                       # number of overall hits
system.l2cache.overall_hits::total                665                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          334                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            334                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1655                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          215                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1870                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1655                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           549                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2204                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1655                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          549                       # number of overall misses
system.l2cache.overall_misses::total             2204                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     30869000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     30869000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    141289000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19410500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    160699500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    141289000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     50279500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    191568500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    141289000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     50279500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    191568500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          245                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          245                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          344                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          344                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2243                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          282                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2525                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2243                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          626                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2869                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2243                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          626                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2869                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.970930                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.970930                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.737851                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.762411                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.740594                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.737851                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.876997                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.768212                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.737851                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.876997                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.768212                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 92422.155689                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 92422.155689                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85370.996979                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 90281.395349                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85935.561497                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85370.996979                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 91583.788707                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 86918.557169                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85370.996979                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 91583.788707                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 86918.557169                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          334                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1655                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          215                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1870                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1655                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          549                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2204                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1655                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          549                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2204                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     30201000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     30201000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    137981000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18980500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    156961500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    137981000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     49181500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    187162500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    137981000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     49181500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    187162500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.970930                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.970930                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.737851                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.762411                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.740594                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.737851                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.876997                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.768212                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.737851                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.876997                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.768212                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 90422.155689                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 90422.155689                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83372.205438                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88281.395349                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83936.631016                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83372.205438                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 89583.788707                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84919.464610                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83372.205438                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 89583.788707                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84919.464610                       # average overall mshr miss latency
system.l2cache.replacements                         8                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2211                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            8                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1869                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 8                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                334                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               334                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1869                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4414                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       140992                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2203                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2203    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2203                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1105500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5507500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1735.355244                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2203                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2203                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1276.043802                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   459.311443                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.038942                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014017                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.052959                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2203                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         2077                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.067230                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                37451                       # Number of tag accesses
system.l3cache.tags.data_accesses               37451                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          334                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            334                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1654                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          215                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1869                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1654                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           549                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2203                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1654                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          549                       # number of overall misses
system.l3cache.overall_misses::total             2203                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     27195000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     27195000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    123095000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     17045500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    140140500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    123095000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     44240500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    167335500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    123095000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     44240500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    167335500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          334                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          334                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1654                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          215                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1869                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1654                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          549                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2203                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1654                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          549                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2203                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 81422.155689                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 81422.155689                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74422.611850                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 79281.395349                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74981.540931                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74422.611850                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 80583.788707                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 75958.011802                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74422.611850                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 80583.788707                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 75958.011802                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          334                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          334                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1654                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          215                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1869                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1654                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          549                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2203                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1654                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          549                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2203                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     26527000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     26527000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    119787000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16615500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    136402500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    119787000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     43142500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    162929500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    119787000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     43142500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    162929500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 79422.155689                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 79422.155689                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72422.611850                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77281.395349                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72981.540931                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72422.611850                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 78583.788707                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 73958.011802                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72422.611850                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 78583.788707                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 73958.011802                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2203                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    595957500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1869                       # Transaction distribution
system.membus.trans_dist::ReadExReq               334                       # Transaction distribution
system.membus.trans_dist::ReadExResp              334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1869                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       140992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       140992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  140992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2203                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2203    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2203                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1101500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5976000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
