Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  1 19:02:04 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.417        0.000                      0                 1198        0.122        0.000                      0                 1198        3.000        0.000                       0                   552  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.417        0.000                      0                 1198        0.122        0.000                      0                 1198        6.712        0.000                       0                   548  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.898ns  (logic 9.322ns (62.573%)  route 5.576ns (37.427%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.696    -0.844    xvga1/clk_out1
    SLICE_X81Y119        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          1.067     0.642    xvga1/vcount_out[3]
    SLICE_X78Y119        LUT3 (Prop_lut3_I1_O)        0.326     0.968 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.723     1.691    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y119        LUT4 (Prop_lut4_I3_O)        0.331     2.022 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.022    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X78Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.398 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.398    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.721 r  minesweeper/td/image_addr_buf4_carry__1/O[1]
                         net (fo=19, routed)          1.107     3.828    minesweeper/td/image_addr_buf4_carry__1_n_6
    SLICE_X80Y120        LUT4 (Prop_lut4_I1_O)        0.335     4.163 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.677    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I0_O)        0.331     5.008 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.008    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.384 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.541 f  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=3, routed)           0.328     5.868    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X81Y121        LUT3 (Prop_lut3_I0_O)        0.332     6.200 r  minesweeper/td/image_addr_buf0_i_12/O
                         net (fo=6, routed)           0.212     6.412    minesweeper/td/image_addr_buf0_i_12_n_0
    SLICE_X81Y121        LUT6 (Prop_lut6_I2_O)        0.124     6.536 r  minesweeper/td/image_addr_buf0_i_14/O
                         net (fo=1, routed)           0.299     6.836    xvga1/image_addr_buf0_2
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124     6.960 r  xvga1/td/image_addr_buf0_i_7/O
                         net (fo=1, routed)           0.000     6.960    xvga1/td/image_addr_buf0_i_7_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  xvga1/image_addr_buf0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    xvga1/image_addr_buf0_i_2_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.732 r  xvga1/image_addr_buf0_i_1/O[0]
                         net (fo=1, routed)           0.570     8.301    minesweeper/td/A[11]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.317 r  minesweeper/td/image_addr_buf0/P[5]
                         net (fo=1, routed)           0.756    13.074    minesweeper/td/image_addr_buf0_n_100
    SLICE_X78Y122        LUT2 (Prop_lut2_I1_O)        0.124    13.198 r  minesweeper/td/image_addr_buf0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.198    minesweeper/td/image_addr_buf0_carry_i_4_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.731 r  minesweeper/td/image_addr_buf0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.731    minesweeper/td/image_addr_buf0_carry_n_0
    SLICE_X78Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.054 r  minesweeper/td/image_addr_buf0_carry__0/O[1]
                         net (fo=1, routed)           0.000    14.054    minesweeper/td/image_addr_buf0__0[9]
    SLICE_X78Y123        FDRE                                         r  minesweeper/td/image_addr_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.569    13.933    minesweeper/td/clk_out1
    SLICE_X78Y123        FDRE                                         r  minesweeper/td/image_addr_buf_reg[9]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.130    14.362    
    SLICE_X78Y123        FDRE (Setup_fdre_C_D)        0.109    14.471    minesweeper/td/image_addr_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -14.054    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.890ns  (logic 9.314ns (62.553%)  route 5.576ns (37.447%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.696    -0.844    xvga1/clk_out1
    SLICE_X81Y119        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          1.067     0.642    xvga1/vcount_out[3]
    SLICE_X78Y119        LUT3 (Prop_lut3_I1_O)        0.326     0.968 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.723     1.691    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y119        LUT4 (Prop_lut4_I3_O)        0.331     2.022 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.022    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X78Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.398 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.398    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.721 r  minesweeper/td/image_addr_buf4_carry__1/O[1]
                         net (fo=19, routed)          1.107     3.828    minesweeper/td/image_addr_buf4_carry__1_n_6
    SLICE_X80Y120        LUT4 (Prop_lut4_I1_O)        0.335     4.163 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.677    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I0_O)        0.331     5.008 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.008    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.384 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.541 f  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=3, routed)           0.328     5.868    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X81Y121        LUT3 (Prop_lut3_I0_O)        0.332     6.200 r  minesweeper/td/image_addr_buf0_i_12/O
                         net (fo=6, routed)           0.212     6.412    minesweeper/td/image_addr_buf0_i_12_n_0
    SLICE_X81Y121        LUT6 (Prop_lut6_I2_O)        0.124     6.536 r  minesweeper/td/image_addr_buf0_i_14/O
                         net (fo=1, routed)           0.299     6.836    xvga1/image_addr_buf0_2
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124     6.960 r  xvga1/td/image_addr_buf0_i_7/O
                         net (fo=1, routed)           0.000     6.960    xvga1/td/image_addr_buf0_i_7_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  xvga1/image_addr_buf0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    xvga1/image_addr_buf0_i_2_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.732 r  xvga1/image_addr_buf0_i_1/O[0]
                         net (fo=1, routed)           0.570     8.301    minesweeper/td/A[11]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.317 r  minesweeper/td/image_addr_buf0/P[5]
                         net (fo=1, routed)           0.756    13.074    minesweeper/td/image_addr_buf0_n_100
    SLICE_X78Y122        LUT2 (Prop_lut2_I1_O)        0.124    13.198 r  minesweeper/td/image_addr_buf0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.198    minesweeper/td/image_addr_buf0_carry_i_4_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.731 r  minesweeper/td/image_addr_buf0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.731    minesweeper/td/image_addr_buf0_carry_n_0
    SLICE_X78Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.046 r  minesweeper/td/image_addr_buf0_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.046    minesweeper/td/image_addr_buf0__0[11]
    SLICE_X78Y123        FDRE                                         r  minesweeper/td/image_addr_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.569    13.933    minesweeper/td/clk_out1
    SLICE_X78Y123        FDRE                                         r  minesweeper/td/image_addr_buf_reg[11]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.130    14.362    
    SLICE_X78Y123        FDRE (Setup_fdre_C_D)        0.109    14.471    minesweeper/td/image_addr_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -14.046    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.814ns  (logic 9.238ns (62.361%)  route 5.576ns (37.639%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.696    -0.844    xvga1/clk_out1
    SLICE_X81Y119        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          1.067     0.642    xvga1/vcount_out[3]
    SLICE_X78Y119        LUT3 (Prop_lut3_I1_O)        0.326     0.968 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.723     1.691    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y119        LUT4 (Prop_lut4_I3_O)        0.331     2.022 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.022    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X78Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.398 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.398    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.721 r  minesweeper/td/image_addr_buf4_carry__1/O[1]
                         net (fo=19, routed)          1.107     3.828    minesweeper/td/image_addr_buf4_carry__1_n_6
    SLICE_X80Y120        LUT4 (Prop_lut4_I1_O)        0.335     4.163 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.677    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I0_O)        0.331     5.008 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.008    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.384 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.541 f  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=3, routed)           0.328     5.868    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X81Y121        LUT3 (Prop_lut3_I0_O)        0.332     6.200 r  minesweeper/td/image_addr_buf0_i_12/O
                         net (fo=6, routed)           0.212     6.412    minesweeper/td/image_addr_buf0_i_12_n_0
    SLICE_X81Y121        LUT6 (Prop_lut6_I2_O)        0.124     6.536 r  minesweeper/td/image_addr_buf0_i_14/O
                         net (fo=1, routed)           0.299     6.836    xvga1/image_addr_buf0_2
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124     6.960 r  xvga1/td/image_addr_buf0_i_7/O
                         net (fo=1, routed)           0.000     6.960    xvga1/td/image_addr_buf0_i_7_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  xvga1/image_addr_buf0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    xvga1/image_addr_buf0_i_2_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.732 r  xvga1/image_addr_buf0_i_1/O[0]
                         net (fo=1, routed)           0.570     8.301    minesweeper/td/A[11]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.317 r  minesweeper/td/image_addr_buf0/P[5]
                         net (fo=1, routed)           0.756    13.074    minesweeper/td/image_addr_buf0_n_100
    SLICE_X78Y122        LUT2 (Prop_lut2_I1_O)        0.124    13.198 r  minesweeper/td/image_addr_buf0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.198    minesweeper/td/image_addr_buf0_carry_i_4_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.731 r  minesweeper/td/image_addr_buf0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.731    minesweeper/td/image_addr_buf0_carry_n_0
    SLICE_X78Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.970 r  minesweeper/td/image_addr_buf0_carry__0/O[2]
                         net (fo=1, routed)           0.000    13.970    minesweeper/td/image_addr_buf0__0[10]
    SLICE_X78Y123        FDRE                                         r  minesweeper/td/image_addr_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.569    13.933    minesweeper/td/clk_out1
    SLICE_X78Y123        FDRE                                         r  minesweeper/td/image_addr_buf_reg[10]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.130    14.362    
    SLICE_X78Y123        FDRE (Setup_fdre_C_D)        0.109    14.471    minesweeper/td/image_addr_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -13.970    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.794ns  (logic 9.218ns (62.310%)  route 5.576ns (37.690%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.696    -0.844    xvga1/clk_out1
    SLICE_X81Y119        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          1.067     0.642    xvga1/vcount_out[3]
    SLICE_X78Y119        LUT3 (Prop_lut3_I1_O)        0.326     0.968 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.723     1.691    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y119        LUT4 (Prop_lut4_I3_O)        0.331     2.022 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.022    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X78Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.398 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.398    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.721 r  minesweeper/td/image_addr_buf4_carry__1/O[1]
                         net (fo=19, routed)          1.107     3.828    minesweeper/td/image_addr_buf4_carry__1_n_6
    SLICE_X80Y120        LUT4 (Prop_lut4_I1_O)        0.335     4.163 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.677    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I0_O)        0.331     5.008 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.008    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.384 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.541 f  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=3, routed)           0.328     5.868    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X81Y121        LUT3 (Prop_lut3_I0_O)        0.332     6.200 r  minesweeper/td/image_addr_buf0_i_12/O
                         net (fo=6, routed)           0.212     6.412    minesweeper/td/image_addr_buf0_i_12_n_0
    SLICE_X81Y121        LUT6 (Prop_lut6_I2_O)        0.124     6.536 r  minesweeper/td/image_addr_buf0_i_14/O
                         net (fo=1, routed)           0.299     6.836    xvga1/image_addr_buf0_2
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124     6.960 r  xvga1/td/image_addr_buf0_i_7/O
                         net (fo=1, routed)           0.000     6.960    xvga1/td/image_addr_buf0_i_7_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  xvga1/image_addr_buf0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    xvga1/image_addr_buf0_i_2_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.732 r  xvga1/image_addr_buf0_i_1/O[0]
                         net (fo=1, routed)           0.570     8.301    minesweeper/td/A[11]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.317 r  minesweeper/td/image_addr_buf0/P[5]
                         net (fo=1, routed)           0.756    13.074    minesweeper/td/image_addr_buf0_n_100
    SLICE_X78Y122        LUT2 (Prop_lut2_I1_O)        0.124    13.198 r  minesweeper/td/image_addr_buf0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.198    minesweeper/td/image_addr_buf0_carry_i_4_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.731 r  minesweeper/td/image_addr_buf0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.731    minesweeper/td/image_addr_buf0_carry_n_0
    SLICE_X78Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.950 r  minesweeper/td/image_addr_buf0_carry__0/O[0]
                         net (fo=1, routed)           0.000    13.950    minesweeper/td/image_addr_buf0__0[8]
    SLICE_X78Y123        FDRE                                         r  minesweeper/td/image_addr_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.569    13.933    minesweeper/td/clk_out1
    SLICE_X78Y123        FDRE                                         r  minesweeper/td/image_addr_buf_reg[8]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.130    14.362    
    SLICE_X78Y123        FDRE (Setup_fdre_C_D)        0.109    14.471    minesweeper/td/image_addr_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.685ns  (logic 9.109ns (62.030%)  route 5.576ns (37.970%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 13.934 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.696    -0.844    xvga1/clk_out1
    SLICE_X81Y119        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          1.067     0.642    xvga1/vcount_out[3]
    SLICE_X78Y119        LUT3 (Prop_lut3_I1_O)        0.326     0.968 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.723     1.691    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y119        LUT4 (Prop_lut4_I3_O)        0.331     2.022 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.022    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X78Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.398 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.398    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.721 r  minesweeper/td/image_addr_buf4_carry__1/O[1]
                         net (fo=19, routed)          1.107     3.828    minesweeper/td/image_addr_buf4_carry__1_n_6
    SLICE_X80Y120        LUT4 (Prop_lut4_I1_O)        0.335     4.163 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.677    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I0_O)        0.331     5.008 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.008    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.384 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.541 f  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=3, routed)           0.328     5.868    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X81Y121        LUT3 (Prop_lut3_I0_O)        0.332     6.200 r  minesweeper/td/image_addr_buf0_i_12/O
                         net (fo=6, routed)           0.212     6.412    minesweeper/td/image_addr_buf0_i_12_n_0
    SLICE_X81Y121        LUT6 (Prop_lut6_I2_O)        0.124     6.536 r  minesweeper/td/image_addr_buf0_i_14/O
                         net (fo=1, routed)           0.299     6.836    xvga1/image_addr_buf0_2
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124     6.960 r  xvga1/td/image_addr_buf0_i_7/O
                         net (fo=1, routed)           0.000     6.960    xvga1/td/image_addr_buf0_i_7_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  xvga1/image_addr_buf0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    xvga1/image_addr_buf0_i_2_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.732 r  xvga1/image_addr_buf0_i_1/O[0]
                         net (fo=1, routed)           0.570     8.301    minesweeper/td/A[11]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.317 r  minesweeper/td/image_addr_buf0/P[5]
                         net (fo=1, routed)           0.756    13.074    minesweeper/td/image_addr_buf0_n_100
    SLICE_X78Y122        LUT2 (Prop_lut2_I1_O)        0.124    13.198 r  minesweeper/td/image_addr_buf0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.198    minesweeper/td/image_addr_buf0_carry_i_4_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.841 r  minesweeper/td/image_addr_buf0_carry/O[3]
                         net (fo=1, routed)           0.000    13.841    minesweeper/td/image_addr_buf0__0[7]
    SLICE_X78Y122        FDRE                                         r  minesweeper/td/image_addr_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.570    13.934    minesweeper/td/clk_out1
    SLICE_X78Y122        FDRE                                         r  minesweeper/td/image_addr_buf_reg[7]/C
                         clock pessimism              0.560    14.494    
                         clock uncertainty           -0.130    14.363    
    SLICE_X78Y122        FDRE (Setup_fdre_C_D)        0.109    14.472    minesweeper/td/image_addr_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.620ns  (logic 9.044ns (61.861%)  route 5.576ns (38.139%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 13.934 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.696    -0.844    xvga1/clk_out1
    SLICE_X81Y119        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          1.067     0.642    xvga1/vcount_out[3]
    SLICE_X78Y119        LUT3 (Prop_lut3_I1_O)        0.326     0.968 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.723     1.691    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y119        LUT4 (Prop_lut4_I3_O)        0.331     2.022 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.022    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X78Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.398 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.398    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.721 r  minesweeper/td/image_addr_buf4_carry__1/O[1]
                         net (fo=19, routed)          1.107     3.828    minesweeper/td/image_addr_buf4_carry__1_n_6
    SLICE_X80Y120        LUT4 (Prop_lut4_I1_O)        0.335     4.163 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.677    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I0_O)        0.331     5.008 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.008    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.384 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.541 f  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=3, routed)           0.328     5.868    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X81Y121        LUT3 (Prop_lut3_I0_O)        0.332     6.200 r  minesweeper/td/image_addr_buf0_i_12/O
                         net (fo=6, routed)           0.212     6.412    minesweeper/td/image_addr_buf0_i_12_n_0
    SLICE_X81Y121        LUT6 (Prop_lut6_I2_O)        0.124     6.536 r  minesweeper/td/image_addr_buf0_i_14/O
                         net (fo=1, routed)           0.299     6.836    xvga1/image_addr_buf0_2
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124     6.960 r  xvga1/td/image_addr_buf0_i_7/O
                         net (fo=1, routed)           0.000     6.960    xvga1/td/image_addr_buf0_i_7_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  xvga1/image_addr_buf0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    xvga1/image_addr_buf0_i_2_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.732 r  xvga1/image_addr_buf0_i_1/O[0]
                         net (fo=1, routed)           0.570     8.301    minesweeper/td/A[11]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.317 r  minesweeper/td/image_addr_buf0/P[5]
                         net (fo=1, routed)           0.756    13.074    minesweeper/td/image_addr_buf0_n_100
    SLICE_X78Y122        LUT2 (Prop_lut2_I1_O)        0.124    13.198 r  minesweeper/td/image_addr_buf0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.198    minesweeper/td/image_addr_buf0_carry_i_4_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.776 r  minesweeper/td/image_addr_buf0_carry/O[2]
                         net (fo=1, routed)           0.000    13.776    minesweeper/td/image_addr_buf0__0[6]
    SLICE_X78Y122        FDRE                                         r  minesweeper/td/image_addr_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.570    13.934    minesweeper/td/clk_out1
    SLICE_X78Y122        FDRE                                         r  minesweeper/td/image_addr_buf_reg[6]/C
                         clock pessimism              0.560    14.494    
                         clock uncertainty           -0.130    14.363    
    SLICE_X78Y122        FDRE (Setup_fdre_C_D)        0.109    14.472    minesweeper/td/image_addr_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.487ns  (logic 8.893ns (61.387%)  route 5.594ns (38.613%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 13.934 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.696    -0.844    xvga1/clk_out1
    SLICE_X81Y119        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          1.067     0.642    xvga1/vcount_out[3]
    SLICE_X78Y119        LUT3 (Prop_lut3_I1_O)        0.326     0.968 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.723     1.691    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y119        LUT4 (Prop_lut4_I3_O)        0.331     2.022 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.022    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X78Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.398 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.398    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.721 r  minesweeper/td/image_addr_buf4_carry__1/O[1]
                         net (fo=19, routed)          1.107     3.828    minesweeper/td/image_addr_buf4_carry__1_n_6
    SLICE_X80Y120        LUT4 (Prop_lut4_I1_O)        0.335     4.163 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.677    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I0_O)        0.331     5.008 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.008    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.384 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.541 f  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=3, routed)           0.328     5.868    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X81Y121        LUT3 (Prop_lut3_I0_O)        0.332     6.200 r  minesweeper/td/image_addr_buf0_i_12/O
                         net (fo=6, routed)           0.212     6.412    minesweeper/td/image_addr_buf0_i_12_n_0
    SLICE_X81Y121        LUT6 (Prop_lut6_I2_O)        0.124     6.536 r  minesweeper/td/image_addr_buf0_i_14/O
                         net (fo=1, routed)           0.299     6.836    xvga1/image_addr_buf0_2
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124     6.960 r  xvga1/td/image_addr_buf0_i_7/O
                         net (fo=1, routed)           0.000     6.960    xvga1/td/image_addr_buf0_i_7_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  xvga1/image_addr_buf0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    xvga1/image_addr_buf0_i_2_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.732 r  xvga1/image_addr_buf0_i_1/O[0]
                         net (fo=1, routed)           0.570     8.301    minesweeper/td/A[11]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.317 r  minesweeper/td/image_addr_buf0/P[4]
                         net (fo=2, routed)           0.774    13.092    minesweeper/td/image_addr_buf0_n_101
    SLICE_X78Y122        LUT2 (Prop_lut2_I1_O)        0.124    13.216 r  minesweeper/td/image_addr_buf0_carry_i_5/O
                         net (fo=1, routed)           0.000    13.216    minesweeper/td/image_addr_buf0_carry_i_5_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.643 r  minesweeper/td/image_addr_buf0_carry/O[1]
                         net (fo=1, routed)           0.000    13.643    minesweeper/td/image_addr_buf0__0[5]
    SLICE_X78Y122        FDRE                                         r  minesweeper/td/image_addr_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.570    13.934    minesweeper/td/clk_out1
    SLICE_X78Y122        FDRE                                         r  minesweeper/td/image_addr_buf_reg[5]/C
                         clock pessimism              0.560    14.494    
                         clock uncertainty           -0.130    14.363    
    SLICE_X78Y122        FDRE (Setup_fdre_C_D)        0.109    14.472    minesweeper/td/image_addr_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.011ns  (logic 8.342ns (59.539%)  route 5.669ns (40.461%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 13.936 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.696    -0.844    xvga1/clk_out1
    SLICE_X81Y119        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          1.067     0.642    xvga1/vcount_out[3]
    SLICE_X78Y119        LUT3 (Prop_lut3_I1_O)        0.326     0.968 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.723     1.691    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y119        LUT4 (Prop_lut4_I3_O)        0.331     2.022 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.022    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X78Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.398 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.398    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.721 r  minesweeper/td/image_addr_buf4_carry__1/O[1]
                         net (fo=19, routed)          1.107     3.828    minesweeper/td/image_addr_buf4_carry__1_n_6
    SLICE_X80Y120        LUT4 (Prop_lut4_I1_O)        0.335     4.163 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.677    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I0_O)        0.331     5.008 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.008    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.384 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.541 f  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=3, routed)           0.328     5.868    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X81Y121        LUT3 (Prop_lut3_I0_O)        0.332     6.200 r  minesweeper/td/image_addr_buf0_i_12/O
                         net (fo=6, routed)           0.212     6.412    minesweeper/td/image_addr_buf0_i_12_n_0
    SLICE_X81Y121        LUT6 (Prop_lut6_I2_O)        0.124     6.536 r  minesweeper/td/image_addr_buf0_i_14/O
                         net (fo=1, routed)           0.299     6.836    xvga1/image_addr_buf0_2
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124     6.960 r  xvga1/td/image_addr_buf0_i_7/O
                         net (fo=1, routed)           0.000     6.960    xvga1/td/image_addr_buf0_i_7_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  xvga1/image_addr_buf0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    xvga1/image_addr_buf0_i_2_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.732 r  xvga1/image_addr_buf0_i_1/O[0]
                         net (fo=1, routed)           0.570     8.301    minesweeper/td/A[11]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.016    12.317 r  minesweeper/td/image_addr_buf0/P[0]
                         net (fo=1, routed)           0.849    13.167    minesweeper/td/image_addr_buf0_n_105
    SLICE_X78Y121        FDRE                                         r  minesweeper/td/image_addr_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.572    13.936    minesweeper/td/clk_out1
    SLICE_X78Y121        FDRE                                         r  minesweeper/td/image_addr_buf_reg[0]/C
                         clock pessimism              0.560    14.496    
                         clock uncertainty           -0.130    14.365    
    SLICE_X78Y121        FDRE (Setup_fdre_C_D)       -0.056    14.309    minesweeper/td/image_addr_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -13.167    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.916ns  (logic 8.342ns (59.946%)  route 5.574ns (40.054%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 13.936 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.696    -0.844    xvga1/clk_out1
    SLICE_X81Y119        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          1.067     0.642    xvga1/vcount_out[3]
    SLICE_X78Y119        LUT3 (Prop_lut3_I1_O)        0.326     0.968 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.723     1.691    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y119        LUT4 (Prop_lut4_I3_O)        0.331     2.022 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.022    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X78Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.398 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.398    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.721 r  minesweeper/td/image_addr_buf4_carry__1/O[1]
                         net (fo=19, routed)          1.107     3.828    minesweeper/td/image_addr_buf4_carry__1_n_6
    SLICE_X80Y120        LUT4 (Prop_lut4_I1_O)        0.335     4.163 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.677    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I0_O)        0.331     5.008 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.008    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.384 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.541 f  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=3, routed)           0.328     5.868    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X81Y121        LUT3 (Prop_lut3_I0_O)        0.332     6.200 r  minesweeper/td/image_addr_buf0_i_12/O
                         net (fo=6, routed)           0.212     6.412    minesweeper/td/image_addr_buf0_i_12_n_0
    SLICE_X81Y121        LUT6 (Prop_lut6_I2_O)        0.124     6.536 r  minesweeper/td/image_addr_buf0_i_14/O
                         net (fo=1, routed)           0.299     6.836    xvga1/image_addr_buf0_2
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124     6.960 r  xvga1/td/image_addr_buf0_i_7/O
                         net (fo=1, routed)           0.000     6.960    xvga1/td/image_addr_buf0_i_7_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  xvga1/image_addr_buf0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    xvga1/image_addr_buf0_i_2_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.732 r  xvga1/image_addr_buf0_i_1/O[0]
                         net (fo=1, routed)           0.570     8.301    minesweeper/td/A[11]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      4.016    12.317 r  minesweeper/td/image_addr_buf0/P[2]
                         net (fo=1, routed)           0.754    13.072    minesweeper/td/image_addr_buf0_n_103
    SLICE_X78Y121        FDRE                                         r  minesweeper/td/image_addr_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.572    13.936    minesweeper/td/clk_out1
    SLICE_X78Y121        FDRE                                         r  minesweeper/td/image_addr_buf_reg[2]/C
                         clock pessimism              0.560    14.496    
                         clock uncertainty           -0.130    14.365    
    SLICE_X78Y121        FDRE (Setup_fdre_C_D)       -0.026    14.339    minesweeper/td/image_addr_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -13.072    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.804ns  (logic 8.466ns (61.331%)  route 5.338ns (38.669%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.696    -0.844    xvga1/clk_out1
    SLICE_X81Y119        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          1.067     0.642    xvga1/vcount_out[3]
    SLICE_X78Y119        LUT3 (Prop_lut3_I1_O)        0.326     0.968 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.723     1.691    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X78Y119        LUT4 (Prop_lut4_I3_O)        0.331     2.022 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.022    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X78Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.398 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.398    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.721 r  minesweeper/td/image_addr_buf4_carry__1/O[1]
                         net (fo=19, routed)          1.107     3.828    minesweeper/td/image_addr_buf4_carry__1_n_6
    SLICE_X80Y120        LUT4 (Prop_lut4_I1_O)        0.335     4.163 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.514     4.677    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I0_O)        0.331     5.008 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.008    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.384 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X80Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.541 f  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=3, routed)           0.328     5.868    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X81Y121        LUT3 (Prop_lut3_I0_O)        0.332     6.200 r  minesweeper/td/image_addr_buf0_i_12/O
                         net (fo=6, routed)           0.212     6.412    minesweeper/td/image_addr_buf0_i_12_n_0
    SLICE_X81Y121        LUT6 (Prop_lut6_I2_O)        0.124     6.536 r  minesweeper/td/image_addr_buf0_i_14/O
                         net (fo=1, routed)           0.299     6.836    xvga1/image_addr_buf0_2
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124     6.960 r  xvga1/td/image_addr_buf0_i_7/O
                         net (fo=1, routed)           0.000     6.960    xvga1/td/image_addr_buf0_i_7_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  xvga1/image_addr_buf0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    xvga1/image_addr_buf0_i_2_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.732 r  xvga1/image_addr_buf0_i_1/O[0]
                         net (fo=1, routed)           0.570     8.301    minesweeper/td/A[11]
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.317 r  minesweeper/td/image_addr_buf0/P[4]
                         net (fo=2, routed)           0.518    12.836    minesweeper/td/image_addr_buf0_n_101
    SLICE_X77Y121        LUT2 (Prop_lut2_I1_O)        0.124    12.960 r  minesweeper/td/image_addr_buf[4]_i_1/O
                         net (fo=1, routed)           0.000    12.960    minesweeper/td/image_addr_buf0__0[4]
    SLICE_X77Y121        FDRE                                         r  minesweeper/td/image_addr_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         1.569    13.933    minesweeper/td/clk_out1
    SLICE_X77Y121        FDRE                                         r  minesweeper/td/image_addr_buf_reg[4]/C
                         clock pessimism              0.560    14.493    
                         clock uncertainty           -0.130    14.362    
    SLICE_X77Y121        FDRE (Setup_fdre_C_D)        0.029    14.391    minesweeper/td/image_addr_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -12.960    
  -------------------------------------------------------------------
                         slack                                  1.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 minesweeper/td/image_addr_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.581    -0.583    minesweeper/td/clk_out1
    SLICE_X77Y121        FDRE                                         r  minesweeper/td/image_addr_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  minesweeper/td/image_addr_buf_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.386    minesweeper/td/image_addr_buf_reg[4]
    SLICE_X77Y121        FDRE                                         r  minesweeper/td/image_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.852    -0.821    minesweeper/td/clk_out1
    SLICE_X77Y121        FDRE                                         r  minesweeper/td/image_addr_reg[4]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X77Y121        FDRE (Hold_fdre_C_D)         0.075    -0.508    minesweeper/td/image_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.539%)  route 0.116ns (38.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.576    -0.588    mouse_renderer/clk_out1
    SLICE_X72Y125        FDRE                                         r  mouse_renderer/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  mouse_renderer/pixel_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.331    mouse_renderer/pixel[8]
    SLICE_X76Y125        LUT6 (Prop_lut6_I5_O)        0.045    -0.286 r  mouse_renderer/pixel_out[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.286    mouse_renderer/pixel_out[8]_i_1__0_n_0
    SLICE_X76Y125        FDRE                                         r  mouse_renderer/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.848    -0.825    mouse_renderer/clk_out1
    SLICE_X76Y125        FDRE                                         r  mouse_renderer/pixel_out_reg[8]/C
                         clock pessimism              0.275    -0.550    
    SLICE_X76Y125        FDRE (Hold_fdre_C_D)         0.121    -0.429    mouse_renderer/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 minesweeper/td/image_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.787%)  route 0.276ns (66.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.584    -0.580    minesweeper/td/clk_out1
    SLICE_X79Y122        FDRE                                         r  minesweeper/td/image_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  minesweeper/td/image_addr_reg[5]/Q
                         net (fo=10, routed)          0.276    -0.163    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y23         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.901    -0.772    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y23         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.497    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.314    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MouseCtl/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.554    -0.610    MouseCtl/clk_out1
    SLICE_X63Y130        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  MouseCtl/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.103    -0.366    MouseCtl/Inst_Ps2Interface/Q[10]
    SLICE_X62Y130        LUT4 (Prop_lut4_I0_O)        0.045    -0.321 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.321    MouseCtl/Inst_Ps2Interface_n_37
    SLICE_X62Y130        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.822    -0.850    MouseCtl/clk_out1
    SLICE_X62Y130        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X62Y130        FDCE (Hold_fdce_C_D)         0.121    -0.476    MouseCtl/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.576    -0.588    minesweeper/td/clk_out1
    SLICE_X73Y125        FDRE                                         r  minesweeper/td/pixel_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  minesweeper/td/pixel_out_reg[11]/Q
                         net (fo=1, routed)           0.119    -0.328    mouse_renderer/pixel_reg[11]_0[11]
    SLICE_X75Y125        FDRE                                         r  mouse_renderer/pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.848    -0.825    mouse_renderer/clk_out1
    SLICE_X75Y125        FDRE                                         r  mouse_renderer/pixel_reg[11]/C
                         clock pessimism              0.275    -0.550    
    SLICE_X75Y125        FDRE (Hold_fdre_C_D)         0.066    -0.484    mouse_renderer/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.612    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X71Y128        FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.121    -0.350    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[1]
    SLICE_X70Y128        LUT3 (Prop_lut3_I0_O)        0.048    -0.302 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    MouseCtl/Inst_Ps2Interface/FSM_onehot_state[2]_i_1_n_0
    SLICE_X70Y128        FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.822    -0.851    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X70Y128        FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.252    -0.599    
    SLICE_X70Y128        FDCE (Hold_fdce_C_D)         0.131    -0.468    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.583    -0.581    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X72Y132        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/Q
                         net (fo=7, routed)           0.098    -0.342    MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]
    SLICE_X73Y132        LUT5 (Prop_lut5_I1_O)        0.048    -0.294 r  MouseCtl/Inst_Ps2Interface/delay_20us_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    MouseCtl/Inst_Ps2Interface/plusOp__0[8]
    SLICE_X73Y132        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.853    -0.820    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X73Y132        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/C
                         clock pessimism              0.252    -0.568    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.107    -0.461    MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.209ns (67.600%)  route 0.100ns (32.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.578    -0.586    mouse_renderer/clk_out1
    SLICE_X74Y125        FDRE                                         r  mouse_renderer/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  mouse_renderer/pixel_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.322    mouse_renderer/pixel[3]
    SLICE_X76Y125        LUT6 (Prop_lut6_I5_O)        0.045    -0.277 r  mouse_renderer/pixel_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.277    mouse_renderer/pixel_out[3]_i_1__0_n_0
    SLICE_X76Y125        FDRE                                         r  mouse_renderer/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.848    -0.825    mouse_renderer/clk_out1
    SLICE_X76Y125        FDRE                                         r  mouse_renderer/pixel_out_reg[3]/C
                         clock pessimism              0.252    -0.573    
    SLICE_X76Y125        FDRE (Hold_fdre_C_D)         0.121    -0.452    mouse_renderer/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.612    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X65Y128        FDRE                                         r  MouseCtl/Inst_Ps2Interface/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  MouseCtl/Inst_Ps2Interface/frame_reg[3]/Q
                         net (fo=3, routed)           0.112    -0.359    MouseCtl/Inst_Ps2Interface/CONV_INTEGER[2]
    SLICE_X66Y127        FDRE                                         r  MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.821    -0.852    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X66Y127        FDRE                                         r  MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X66Y127        FDRE (Hold_fdre_C_D)         0.063    -0.536    MouseCtl/Inst_Ps2Interface/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 minesweeper/td/image_addr_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.584    -0.580    minesweeper/td/clk_out1
    SLICE_X78Y122        FDRE                                         r  minesweeper/td/image_addr_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  minesweeper/td/image_addr_buf_reg[7]/Q
                         net (fo=1, routed)           0.082    -0.334    minesweeper/td/image_addr_buf_reg[7]
    SLICE_X79Y122        FDRE                                         r  minesweeper/td/image_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=547, routed)         0.853    -0.820    minesweeper/td/clk_out1
    SLICE_X79Y122        FDRE                                         r  minesweeper/td/image_addr_reg[7]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X79Y122        FDRE (Hold_fdre_C_D)         0.055    -0.512    minesweeper/td/image_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y44     minesweeper/td/fd_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y44     minesweeper/td/fd_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y54     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y54     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y52     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y52     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y47     minesweeper/td/five_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y47     minesweeper/td/five_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y55     minesweeper/td/four_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y55     minesweeper/td/four_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X80Y125    mouse_renderer/blank_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y118    mouse_renderer/hsync_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y115    mouse_renderer/vsync_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X80Y125    mouse_renderer/blank_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y118    mouse_renderer/hsync_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y115    mouse_renderer/vsync_reg[0]_srl4/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X63Y129    MouseCtl/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X63Y130    MouseCtl/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X62Y130    MouseCtl/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X62Y130    MouseCtl/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X80Y125    mouse_renderer/blank_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X80Y125    mouse_renderer/blank_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y118    mouse_renderer/hsync_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y118    mouse_renderer/hsync_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y115    mouse_renderer/vsync_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y115    mouse_renderer/vsync_reg[0]_srl4/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X63Y129    MouseCtl/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X63Y129    MouseCtl/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X63Y130    MouseCtl/FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X63Y130    MouseCtl/FSM_onehot_state_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



