/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [6:0] _04_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [28:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_72z;
  wire celloutsig_0_78z;
  wire [8:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [2:0] celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [19:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = !(_00_ ? celloutsig_0_20z : _00_);
  assign celloutsig_0_34z = !(celloutsig_0_13z ? celloutsig_0_0z : celloutsig_0_33z);
  assign celloutsig_0_4z = !(_01_ ? celloutsig_0_2z[1] : in_data[85]);
  assign celloutsig_0_45z = !(celloutsig_0_4z ? celloutsig_0_0z : celloutsig_0_34z);
  assign celloutsig_0_55z = !(celloutsig_0_54z ? celloutsig_0_45z : celloutsig_0_5z);
  assign celloutsig_0_5z = !(celloutsig_0_1z[4] ? celloutsig_0_4z : celloutsig_0_2z[5]);
  assign celloutsig_0_59z = !(celloutsig_0_45z ? celloutsig_0_34z : celloutsig_0_8z[11]);
  assign celloutsig_0_60z = !(celloutsig_0_48z ? celloutsig_0_38z : celloutsig_0_2z[11]);
  assign celloutsig_0_62z = !(celloutsig_0_25z ? celloutsig_0_13z : celloutsig_0_59z);
  assign celloutsig_0_6z = !(in_data[70] ? celloutsig_0_0z : _02_);
  assign celloutsig_0_78z = !(celloutsig_0_26z[9] ? celloutsig_0_27z : celloutsig_0_57z);
  assign celloutsig_1_0z = !(in_data[169] ? in_data[101] : in_data[163]);
  assign celloutsig_0_9z = !(celloutsig_0_7z[3] ? celloutsig_0_4z : _03_);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_1_7z = !(celloutsig_1_4z[2] ? celloutsig_1_1z : in_data[154]);
  assign celloutsig_1_14z = !(celloutsig_1_6z ? celloutsig_1_2z : celloutsig_1_0z);
  assign celloutsig_1_18z = !(celloutsig_1_7z ? celloutsig_1_8z[19] : celloutsig_1_14z);
  assign celloutsig_1_19z = !(celloutsig_1_2z ? celloutsig_1_9z[2] : celloutsig_1_18z);
  assign celloutsig_0_16z = !(celloutsig_0_7z[7] ? celloutsig_0_5z : celloutsig_0_5z);
  assign celloutsig_0_18z = !(celloutsig_0_13z ? celloutsig_0_13z : celloutsig_0_7z[0]);
  assign celloutsig_0_20z = !(celloutsig_0_17z[8] ? celloutsig_0_1z[1] : celloutsig_0_16z);
  assign celloutsig_0_25z = !(celloutsig_0_11z ? celloutsig_0_15z : celloutsig_0_8z[0]);
  assign celloutsig_0_27z = !(celloutsig_0_23z[2] ? celloutsig_0_7z[5] : celloutsig_0_20z);
  assign celloutsig_0_0z = ~((in_data[39] | in_data[50]) & in_data[95]);
  assign celloutsig_0_28z = ~((celloutsig_0_15z | celloutsig_0_8z[4]) & celloutsig_0_22z);
  assign celloutsig_0_31z = ~((celloutsig_0_0z | celloutsig_0_13z) & celloutsig_0_0z);
  assign celloutsig_0_32z = ~((celloutsig_0_21z[5] | celloutsig_0_0z) & celloutsig_0_8z[16]);
  assign celloutsig_0_44z = ~((celloutsig_0_27z | celloutsig_0_37z) & celloutsig_0_6z);
  assign celloutsig_0_48z = ~((in_data[12] | celloutsig_0_4z) & celloutsig_0_45z);
  assign celloutsig_0_57z = ~((celloutsig_0_48z | celloutsig_0_55z) & celloutsig_0_56z);
  assign celloutsig_0_90z = ~((celloutsig_0_60z | celloutsig_0_21z[14]) & celloutsig_0_78z);
  assign celloutsig_1_1z = ~((in_data[126] | in_data[161]) & celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_1z) & celloutsig_1_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z | celloutsig_1_3z) & celloutsig_1_4z[3]);
  assign celloutsig_0_11z = ~((celloutsig_0_8z[0] | _00_) & _00_);
  assign celloutsig_0_13z = ~((celloutsig_0_5z | celloutsig_0_5z) & celloutsig_0_5z);
  assign celloutsig_0_22z = ~((celloutsig_0_20z | celloutsig_0_6z) & celloutsig_0_6z);
  assign celloutsig_0_24z = ~((celloutsig_0_4z | celloutsig_0_9z) & celloutsig_0_8z[1]);
  reg [6:0] _43_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _43_ <= 7'h00;
    else _43_ <= in_data[71:65];
  assign { _04_[6:5], _02_, _00_, _01_, _04_[1], _03_ } = _43_;
  assign celloutsig_0_33z = celloutsig_0_21z[8:5] && celloutsig_0_26z[3:0];
  assign celloutsig_0_37z = { _04_[5], _02_, _00_, _01_, _04_[1], celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_19z } && { celloutsig_0_26z[11:6], celloutsig_0_20z, celloutsig_0_9z };
  assign celloutsig_0_38z = { celloutsig_0_12z[15:13], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_5z } && { celloutsig_0_7z[8:3], celloutsig_0_19z, celloutsig_0_34z };
  assign celloutsig_0_41z = { celloutsig_0_7z[6:5], _04_[6:5], _02_, _00_, _01_, _04_[1], _03_, celloutsig_0_37z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_14z } && { celloutsig_0_12z[13:3], celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_24z };
  assign celloutsig_0_54z = { celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_33z } && { celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_38z };
  assign celloutsig_0_56z = { in_data[76:58], celloutsig_0_4z, celloutsig_0_27z } && { celloutsig_0_26z[4:1], celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_1_5z = { in_data[162:146], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } && { in_data[156:143], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_9z } && { celloutsig_0_7z[1:0], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_15z = celloutsig_0_7z[5:0] && { _04_[6:5], _02_, _00_, _01_, _04_[1] };
  assign celloutsig_0_19z = { celloutsig_0_12z[15:11], celloutsig_0_9z, celloutsig_0_11z } && celloutsig_0_8z[14:8];
  assign celloutsig_0_72z = { celloutsig_0_55z, _04_[6:5], _02_, _00_, _01_, _04_[1], _03_, celloutsig_0_44z, celloutsig_0_48z, celloutsig_0_41z } % { 1'h1, celloutsig_0_56z, celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_48z, celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_37z, celloutsig_0_55z, celloutsig_0_11z, celloutsig_0_62z };
  assign celloutsig_0_7z = { celloutsig_0_1z[4:3], _04_[6:5], _02_, _00_, _01_, _04_[1], _03_ } % { 1'h1, in_data[22], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = in_data[93:77] % { 1'h1, _02_, _00_, _01_, _04_[1], _03_, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_91z = celloutsig_0_72z[6:4] % { 1'h1, celloutsig_0_6z, celloutsig_0_32z };
  assign celloutsig_1_4z = in_data[116:111] % { 1'h1, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z } % { 1'h1, in_data[175:168], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_8z[16:14] % { 1'h1, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_10z = { _00_, _01_, _04_[1], _03_ } % { 1'h1, _02_, _00_, _01_ };
  assign celloutsig_0_12z = { in_data[64:37], celloutsig_0_0z } % { 1'h1, celloutsig_0_8z[5:2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_1z = { in_data[14:11], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[74:71], in_data[0] };
  assign celloutsig_0_21z = { _04_[5], _02_, _00_, _01_, _04_[1], celloutsig_0_5z, celloutsig_0_7z } % { 1'h1, in_data[41:37], _04_[6:5], _02_, _00_, _01_, _04_[1], _03_, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_0_2z = { in_data[68:63], celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[87:76] };
  assign celloutsig_0_23z = { _02_, _00_, _01_, _04_[1] } % { 1'h1, celloutsig_0_8z[14:13], celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_8z[16:5], celloutsig_0_0z } % { 1'h1, celloutsig_0_21z[11:0] };
  always_latch
    if (!clkin_data[32]) celloutsig_0_17z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_17z = celloutsig_0_7z;
  assign { _04_[4:2], _04_[0] } = { _02_, _00_, _01_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
