{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612701003205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612701003205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 13:30:03 2021 " "Processing started: Sun Feb 07 13:30:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612701003205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612701003205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612701003205 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1612701003879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/supply_mosfets/supply_drain_adh.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/supply_mosfets/supply_drain_adh.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 supply_ADH-behaviour " "Found design unit 1: supply_ADH-behaviour" {  } { { "../Processor/Mosfets/Supply_Mosfets/supply_drain_ADH.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Supply_Mosfets/supply_drain_ADH.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004451 ""} { "Info" "ISGN_ENTITY_NAME" "1 supply_ADH " "Found entity 1: supply_ADH" {  } { { "../Processor/Mosfets/Supply_Mosfets/supply_drain_ADH.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Supply_Mosfets/supply_drain_ADH.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/program_counter/pcl_8_bit_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/program_counter/pcl_8_bit_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcl_register_8bit-behaviour " "Found design unit 1: pcl_register_8bit-behaviour" {  } { { "../Processor/Program_Counter/pcl_8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pcl_8_bit_register.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004454 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcl_register_8bit " "Found entity 1: pcl_register_8bit" {  } { { "../Processor/Program_Counter/pcl_8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pcl_8_bit_register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/program_counter/pch_8_bit_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/program_counter/pch_8_bit_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pch_register_8bit-behaviour " "Found design unit 1: pch_register_8bit-behaviour" {  } { { "../Processor/Program_Counter/pch_8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pch_8_bit_register.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004458 ""} { "Info" "ISGN_ENTITY_NAME" "1 pch_register_8bit " "Found entity 1: pch_register_8bit" {  } { { "../Processor/Program_Counter/pch_8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pch_8_bit_register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_vhdl_files/system_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fpga_vhdl_files/system_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-arch " "Found design unit 1: system-arch" {  } { { "FPGA_VHDL_FILES/system_2.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004461 ""} { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "FPGA_VHDL_FILES/system_2.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/8_bit_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/8_bit_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit-behaviour " "Found design unit 1: register_8bit-behaviour" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004465 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/pass_mosfets/pass_mosfet.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/pass_mosfets/pass_mosfet.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pass-behaviour " "Found design unit 1: pass-behaviour" {  } { { "../Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004469 ""} { "Info" "ISGN_ENTITY_NAME" "1 pass " "Found entity 1: pass" {  } { { "../Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 open_drain_ADL-behaviour " "Found design unit 1: open_drain_ADL-behaviour" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004473 ""} { "Info" "ISGN_ENTITY_NAME" "1 open_drain_ADL " "Found entity 1: open_drain_ADL" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adh.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adh.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 open_drain_ADH-behaviour " "Found design unit 1: open_drain_ADH-behaviour" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004477 ""} { "Info" "ISGN_ENTITY_NAME" "1 open_drain_ADH " "Found entity 1: open_drain_ADH" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_data_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_data_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_data_reg-arch " "Found design unit 1: mem_data_reg-arch" {  } { { "../Processor/Memory_Interface/mem_data_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_data_reg.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004480 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_data_reg " "Found entity 1: mem_data_reg" {  } { { "../Processor/Memory_Interface/mem_data_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_data_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_add_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_add_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_add_reg-arch " "Found design unit 1: mem_add_reg-arch" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004484 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_add_reg " "Found entity 1: mem_add_reg" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/instructionregister/instruction_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/instructionregister/instruction_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intruction_reg-behaviour " "Found design unit 1: intruction_reg-behaviour" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004490 ""} { "Info" "ISGN_ENTITY_NAME" "1 intruction_reg " "Found entity 1: intruction_reg" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/ready_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/ready_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ready-behaviour " "Found design unit 1: ready-behaviour" {  } { { "../Processor/Control/InterruptControl/ready_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/ready_control.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004496 ""} { "Info" "ISGN_ENTITY_NAME" "1 ready " "Found entity 1: ready" {  } { { "../Processor/Control/InterruptControl/ready_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/ready_control.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/fixed/interrupt_reset_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/fixed/interrupt_reset_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interr_res-behaviour " "Found design unit 1: interr_res-behaviour" {  } { { "../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004501 ""} { "Info" "ISGN_ENTITY_NAME" "1 interr_res " "Found entity 1: interr_res" {  } { { "../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/predecode/timing_fsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/timing_fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timing_generation-timing_logic " "Found design unit 1: timing_generation-timing_logic" {  } { { "../Processor/Control/Predecode/timing_fsm.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004508 ""} { "Info" "ISGN_ENTITY_NAME" "1 timing_generation " "Found entity 1: timing_generation" {  } { { "../Processor/Control/Predecode/timing_fsm.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode_register-behaviour " "Found design unit 1: predecode_register-behaviour" {  } { { "../Processor/Control/Predecode/predecode_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_register.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004512 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode_register " "Found entity 1: predecode_register" {  } { { "../Processor/Control/Predecode/predecode_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode_logic-behaviour " "Found design unit 1: predecode_logic-behaviour" {  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004518 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode_logic " "Found entity 1: predecode_logic" {  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/instruction_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/instruction_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decoder-arch " "Found design unit 1: instruction_decoder-arch" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004529 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/clock_generator/clock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/clock_generator/clock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-arch " "Found design unit 1: clock-arch" {  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004534 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/register_8bit_a.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/register_8bit_a.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit_A-behaviour " "Found design unit 1: register_8bit_A-behaviour" {  } { { "../Processor/ALU/register_8bit_A.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/register_8bit_A.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004538 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit_A " "Found entity 1: register_8bit_A" {  } { { "../Processor/ALU/register_8bit_A.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/register_8bit_A.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/b_input_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/b_input_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_input_register-structural " "Found design unit 1: B_input_register-structural" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004543 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_input_register " "Found entity 1: B_input_register" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/alu_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/alu_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_logic-structural " "Found design unit 1: alu_logic-structural" {  } { { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004547 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Found design unit 1: alu-structural" {  } { { "../Processor/ALU/alu.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004551 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Processor/ALU/alu.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/adder_hold_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/adder_hold_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_hold_register-arch " "Found design unit 1: adder_hold_register-arch" {  } { { "../Processor/ALU/adder_hold_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/adder_hold_register.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004555 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_hold_register " "Found entity 1: adder_hold_register" {  } { { "../Processor/ALU/adder_hold_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/adder_hold_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/a_input_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/a_input_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_input_register-structural " "Found design unit 1: A_input_register-structural" {  } { { "../Processor/ALU/A_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004560 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_input_register " "Found entity 1: A_input_register" {  } { { "../Processor/ALU/A_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_xor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_xor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_xor-behavioural " "Found design unit 1: eight_bit_xor-behavioural" {  } { { "../Processor/ALU/8_bit_xor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_xor.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004565 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_xor " "Found entity 1: eight_bit_xor" {  } { { "../Processor/ALU/8_bit_xor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_xor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_shift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_shift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_shift-behavioural " "Found design unit 1: eight_bit_shift-behavioural" {  } { { "../Processor/ALU/8_bit_shift.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_shift.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004570 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_shift " "Found entity 1: eight_bit_shift" {  } { { "../Processor/ALU/8_bit_shift.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_shift.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_pass.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_pass.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_pass-behavioural " "Found design unit 1: eight_bit_pass-behavioural" {  } { { "../Processor/ALU/8_bit_pass.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_pass.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004575 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_pass " "Found entity 1: eight_bit_pass" {  } { { "../Processor/ALU/8_bit_pass.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_pass.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_or.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_or.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_or-behavioural " "Found design unit 1: eight_bit_or-behavioural" {  } { { "../Processor/ALU/8_bit_or.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_or.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004580 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_or " "Found entity 1: eight_bit_or" {  } { { "../Processor/ALU/8_bit_or.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_or.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_and.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_and.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_and-behavioural " "Found design unit 1: eight_bit_and-behavioural" {  } { { "../Processor/ALU/8_bit_and.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_and.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004585 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_and " "Found entity 1: eight_bit_and" {  } { { "../Processor/ALU/8_bit_and.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_and.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_adder-behaviour " "Found design unit 1: eight_bit_adder-behaviour" {  } { { "../Processor/ALU/8_bit_adder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_adder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004588 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "../Processor/ALU/8_bit_adder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/accumulator/register_8bit_c.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/accumulator/register_8bit_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit_C-behaviour " "Found design unit 1: register_8bit_C-behaviour" {  } { { "../Processor/Accumulator/register_8bit_C.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/register_8bit_C.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004592 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit_C " "Found entity 1: register_8bit_C" {  } { { "../Processor/Accumulator/register_8bit_C.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/register_8bit_C.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/accumulator/accumulator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/accumulator/accumulator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-structural " "Found design unit 1: accumulator-structural" {  } { { "../Processor/Accumulator/accumulator.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004596 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../Processor/Accumulator/accumulator.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_low.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_low.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_low-arch " "Found design unit 1: pc_low-arch" {  } { { "../Processor/Program_Counter/pc_low.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_low.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004601 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_low " "Found entity 1: pc_low" {  } { { "../Processor/Program_Counter/pc_low.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_low.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_high.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_high.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_high-arch " "Found design unit 1: pc_high-arch" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004607 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_high " "Found entity 1: pc_high" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/stack_pointer/stack_pointer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/stack_pointer/stack_pointer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack_pointer-behavioural " "Found design unit 1: stack_pointer-behavioural" {  } { { "../Processor/Register/stack_pointer/stack_pointer.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/stack_pointer/stack_pointer.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004612 ""} { "Info" "ISGN_ENTITY_NAME" "1 stack_pointer " "Found entity 1: stack_pointer" {  } { { "../Processor/Register/stack_pointer/stack_pointer.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/stack_pointer/stack_pointer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/status_register/status_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/status_register/status_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_register-behaviour " "Found design unit 1: status_register-behaviour" {  } { { "../Processor/Register/status_register/status_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/status_register/status_register.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004616 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_register " "Found entity 1: status_register" {  } { { "../Processor/Register/status_register/status_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/status_register/status_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/y-index-register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/y-index-register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 y_index-behaviour " "Found design unit 1: y_index-behaviour" {  } { { "../Processor/Register/y-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/y-index-register.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004620 ""} { "Info" "ISGN_ENTITY_NAME" "1 y_index " "Found entity 1: y_index" {  } { { "../Processor/Register/y-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/y-index-register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/x-index-register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/x-index-register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 x_index-behaviour " "Found design unit 1: x_index-behaviour" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004624 ""} { "Info" "ISGN_ENTITY_NAME" "1 x_index " "Found entity 1: x_index" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-structural " "Found design unit 1: processor-structural" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004630 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612701004630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612701004630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1612701004743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:processor_m " "Elaborating entity \"processor\" for hierarchy \"processor:processor_m\"" {  } { { "FPGA_VHDL_FILES/system_2.vhdl" "processor_m" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock processor:processor_m\|clock:clo " "Elaborating entity \"clock\" for hierarchy \"processor:processor_m\|clock:clo\"" {  } { { "../Processor/processor.vhdl" "clo" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_index processor:processor_m\|x_index:x_in " "Elaborating entity \"x_index\" for hierarchy \"processor:processor_m\|x_index:x_in\"" {  } { { "../Processor/processor.vhdl" "x_in" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_index processor:processor_m\|y_index:y_in " "Elaborating entity \"y_index\" for hierarchy \"processor:processor_m\|y_index:y_in\"" {  } { { "../Processor/processor.vhdl" "y_in" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:processor_m\|alu:Algorithmic_Unit " "Elaborating entity \"alu\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\"" {  } { { "../Processor/processor.vhdl" "Algorithmic_Unit" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_logic processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap " "Elaborating entity \"alu_logic\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\"" {  } { { "../Processor/ALU/alu.vhdl" "alu_logicmap" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_adder:ADDER " "Elaborating entity \"eight_bit_adder\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_adder:ADDER\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "ADDER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_or processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_or:ORR " "Elaborating entity \"eight_bit_or\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_or:ORR\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "ORR" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_xor processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_xor:XORR " "Elaborating entity \"eight_bit_xor\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_xor:XORR\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "XORR" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_and processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_and:ANDD " "Elaborating entity \"eight_bit_and\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_and:ANDD\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "ANDD" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_shift processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_shift:SHIFT " "Elaborating entity \"eight_bit_shift\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_shift:SHIFT\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "SHIFT" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_pass processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_pass:PASS " "Elaborating entity \"eight_bit_pass\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_pass:PASS\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "PASS" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_input_register processor:processor_m\|alu:Algorithmic_Unit\|B_input_register:B_REGISTER " "Elaborating entity \"B_input_register\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|B_input_register:B_REGISTER\"" {  } { { "../Processor/ALU/alu.vhdl" "B_REGISTER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit processor:processor_m\|alu:Algorithmic_Unit\|B_input_register:B_REGISTER\|register_8bit:l1 " "Elaborating entity \"register_8bit\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|B_input_register:B_REGISTER\|register_8bit:l1\"" {  } { { "../Processor/ALU/B_input_register.vhdl" "l1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_input_register processor:processor_m\|alu:Algorithmic_Unit\|A_input_register:A_REGSISTER " "Elaborating entity \"A_input_register\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|A_input_register:A_REGSISTER\"" {  } { { "../Processor/ALU/alu.vhdl" "A_REGSISTER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit_A processor:processor_m\|alu:Algorithmic_Unit\|A_input_register:A_REGSISTER\|register_8bit_A:L1 " "Elaborating entity \"register_8bit_A\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|A_input_register:A_REGSISTER\|register_8bit_A:L1\"" {  } { { "../Processor/ALU/A_input_register.vhdl" "L1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_hold_register processor:processor_m\|alu:Algorithmic_Unit\|adder_hold_register:HOLD_REGISTER " "Elaborating entity \"adder_hold_register\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|adder_hold_register:HOLD_REGISTER\"" {  } { { "../Processor/ALU/alu.vhdl" "HOLD_REGISTER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_low processor:processor_m\|pc_low:program_counter_low " "Elaborating entity \"pc_low\" for hierarchy \"processor:processor_m\|pc_low:program_counter_low\"" {  } { { "../Processor/processor.vhdl" "program_counter_low" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcl_register_8bit processor:processor_m\|pc_low:program_counter_low\|pcl_register_8bit:l1 " "Elaborating entity \"pcl_register_8bit\" for hierarchy \"processor:processor_m\|pc_low:program_counter_low\|pcl_register_8bit:l1\"" {  } { { "../Processor/Program_Counter/pc_low.vhdl" "l1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_low.vhdl" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_high processor:processor_m\|pc_high:program_counter_high " "Elaborating entity \"pc_high\" for hierarchy \"processor:processor_m\|pc_high:program_counter_high\"" {  } { { "../Processor/processor.vhdl" "program_counter_high" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pch_register_8bit processor:processor_m\|pc_high:program_counter_high\|pch_register_8bit:l1 " "Elaborating entity \"pch_register_8bit\" for hierarchy \"processor:processor_m\|pc_high:program_counter_high\|pch_register_8bit:l1\"" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "l1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator processor:processor_m\|accumulator:accumu " "Elaborating entity \"accumulator\" for hierarchy \"processor:processor_m\|accumulator:accumu\"" {  } { { "../Processor/processor.vhdl" "accumu" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit_C processor:processor_m\|accumulator:accumu\|register_8bit_C:l1 " "Elaborating entity \"register_8bit_C\" for hierarchy \"processor:processor_m\|accumulator:accumu\|register_8bit_C:l1\"" {  } { { "../Processor/Accumulator/accumulator.vhdl" "l1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_add_reg processor:processor_m\|mem_add_reg:add_Reg " "Elaborating entity \"mem_add_reg\" for hierarchy \"processor:processor_m\|mem_add_reg:add_Reg\"" {  } { { "../Processor/processor.vhdl" "add_Reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data_reg processor:processor_m\|mem_data_reg:data_reg " "Elaborating entity \"mem_data_reg\" for hierarchy \"processor:processor_m\|mem_data_reg:data_reg\"" {  } { { "../Processor/processor.vhdl" "data_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_register processor:processor_m\|status_register:flag_reg " "Elaborating entity \"status_register\" for hierarchy \"processor:processor_m\|status_register:flag_reg\"" {  } { { "../Processor/processor.vhdl" "flag_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pass processor:processor_m\|pass:pass_sb_db " "Elaborating entity \"pass\" for hierarchy \"processor:processor_m\|pass:pass_sb_db\"" {  } { { "../Processor/processor.vhdl" "pass_sb_db" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_drain_ADH processor:processor_m\|open_drain_ADH:od_adh " "Elaborating entity \"open_drain_ADH\" for hierarchy \"processor:processor_m\|open_drain_ADH:od_adh\"" {  } { { "../Processor/processor.vhdl" "od_adh" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_pointer processor:processor_m\|stack_pointer:stk_point " "Elaborating entity \"stack_pointer\" for hierarchy \"processor:processor_m\|stack_pointer:stk_point\"" {  } { { "../Processor/processor.vhdl" "stk_point" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "predecode_register processor:processor_m\|predecode_register:pre_reg " "Elaborating entity \"predecode_register\" for hierarchy \"processor:processor_m\|predecode_register:pre_reg\"" {  } { { "../Processor/processor.vhdl" "pre_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "predecode_logic processor:processor_m\|predecode_logic:pr_logic " "Elaborating entity \"predecode_logic\" for hierarchy \"processor:processor_m\|predecode_logic:pr_logic\"" {  } { { "../Processor/processor.vhdl" "pr_logic" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intruction_reg processor:processor_m\|intruction_reg:ins_reg " "Elaborating entity \"intruction_reg\" for hierarchy \"processor:processor_m\|intruction_reg:ins_reg\"" {  } { { "../Processor/processor.vhdl" "ins_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder processor:processor_m\|instruction_decoder:instruction_dec " "Elaborating entity \"instruction_decoder\" for hierarchy \"processor:processor_m\|instruction_decoder:instruction_dec\"" {  } { { "../Processor/processor.vhdl" "instruction_dec" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701004953 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acr instruction_decoder.vhdl(1413) " "VHDL Process Statement warning at instruction_decoder.vhdl(1413): signal \"acr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1612701005021 "|system|processor:processor_m|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acr instruction_decoder.vhdl(1955) " "VHDL Process Statement warning at instruction_decoder.vhdl(1955): signal \"acr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 1955 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1612701005039 "|system|processor:processor_m|instruction_decoder:instruction_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acr instruction_decoder.vhdl(2345) " "VHDL Process Statement warning at instruction_decoder.vhdl(2345): signal \"acr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 2345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1612701005051 "|system|processor:processor_m|instruction_decoder:instruction_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing_generation processor:processor_m\|timing_generation:tim_gen " "Elaborating entity \"timing_generation\" for hierarchy \"processor:processor_m\|timing_generation:tim_gen\"" {  } { { "../Processor/processor.vhdl" "tim_gen" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701005174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready processor:processor_m\|ready:ready_map " "Elaborating entity \"ready\" for hierarchy \"processor:processor_m\|ready:ready_map\"" {  } { { "../Processor/processor.vhdl" "ready_map" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701005178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "supply_ADH processor:processor_m\|supply_ADH:sup_adh " "Elaborating entity \"supply_ADH\" for hierarchy \"processor:processor_m\|supply_ADH:sup_adh\"" {  } { { "../Processor/processor.vhdl" "sup_adh" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612701005182 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[7\]\" " "Converted tri-state node \"processor:processor_m\|sb\[7\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[6\]\" " "Converted tri-state node \"processor:processor_m\|sb\[6\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[5\]\" " "Converted tri-state node \"processor:processor_m\|sb\[5\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[4\]\" " "Converted tri-state node \"processor:processor_m\|sb\[4\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[3\]\" " "Converted tri-state node \"processor:processor_m\|sb\[3\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[2\]\" " "Converted tri-state node \"processor:processor_m\|sb\[2\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[1\]\" " "Converted tri-state node \"processor:processor_m\|sb\[1\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[0\]\" " "Converted tri-state node \"processor:processor_m\|sb\[0\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[7\]\" " "Converted tri-state node \"processor:processor_m\|db\[7\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[6\]\" " "Converted tri-state node \"processor:processor_m\|db\[6\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[5\]\" " "Converted tri-state node \"processor:processor_m\|db\[5\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[4\]\" " "Converted tri-state node \"processor:processor_m\|db\[4\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[3\]\" " "Converted tri-state node \"processor:processor_m\|db\[3\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[2\]\" " "Converted tri-state node \"processor:processor_m\|db\[2\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[1\]\" " "Converted tri-state node \"processor:processor_m\|db\[1\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[0\]\" " "Converted tri-state node \"processor:processor_m\|db\[0\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[7\]\" " "Converted tri-state node \"processor:processor_m\|adh\[7\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[6\]\" " "Converted tri-state node \"processor:processor_m\|adh\[6\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[5\]\" " "Converted tri-state node \"processor:processor_m\|adh\[5\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[4\]\" " "Converted tri-state node \"processor:processor_m\|adh\[4\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[3\]\" " "Converted tri-state node \"processor:processor_m\|adh\[3\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[2\]\" " "Converted tri-state node \"processor:processor_m\|adh\[2\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[1\]\" " "Converted tri-state node \"processor:processor_m\|adh\[1\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[0\]\" " "Converted tri-state node \"processor:processor_m\|adh\[0\]\" into a selector" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 52 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[7\]\" " "Converted tri-state node \"processor:processor_m\|adl\[7\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[6\]\" " "Converted tri-state node \"processor:processor_m\|adl\[6\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[5\]\" " "Converted tri-state node \"processor:processor_m\|adl\[5\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[4\]\" " "Converted tri-state node \"processor:processor_m\|adl\[4\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[3\]\" " "Converted tri-state node \"processor:processor_m\|adl\[3\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[2\]\" " "Converted tri-state node \"processor:processor_m\|adl\[2\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[1\]\" " "Converted tri-state node \"processor:processor_m\|adl\[1\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[0\]\" " "Converted tri-state node \"processor:processor_m\|adl\[0\]\" into a selector" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 51 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1612701005402 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1612701005402 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1612701012351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1612701012660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701012660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1488 " "Implemented 1488 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1612701012819 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1612701012819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1465 " "Implemented 1465 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1612701012819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1612701012819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612701012861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 07 13:30:12 2021 " "Processing ended: Sun Feb 07 13:30:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612701012861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612701012861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612701012861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612701012861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612701014137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612701014137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 13:30:13 2021 " "Processing started: Sun Feb 07 13:30:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612701014137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1612701014137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1612701014137 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1612701014270 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1612701014270 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1612701014270 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1612701014470 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612701014486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612701014515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612701014515 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612701014582 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1612701014597 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612701015089 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612701015089 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612701015089 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612701015089 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 1980 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612701015101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 1981 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612701015101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 1982 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612701015101 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612701015101 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 23 " "No exact pin location assignment(s) for 2 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iv " "Pin iv not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iv } } } { "FPGA_VHDL_FILES/system_2.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612701015206 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "synch " "Pin synch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { synch } } } { "FPGA_VHDL_FILES/system_2.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { synch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612701015206 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1612701015206 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1612701015463 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1612701015465 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~19\|combout " "Node \"processor_m\|db\[3\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~17\|datac " "Node \"processor_m\|sb\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~17\|combout " "Node \"processor_m\|sb\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~18\|datad " "Node \"processor_m\|sb\[3\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~18\|combout " "Node \"processor_m\|sb\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~19\|dataa " "Node \"processor_m\|sb\[3\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~19\|combout " "Node \"processor_m\|sb\[3\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~17\|datab " "Node \"processor_m\|db\[3\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~17\|combout " "Node \"processor_m\|db\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~18\|datac " "Node \"processor_m\|db\[3\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~18\|combout " "Node \"processor_m\|db\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~19\|datad " "Node \"processor_m\|db\[3\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[3\]~9\|datac " "Node \"processor_m\|adh\[3\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[3\]~9\|combout " "Node \"processor_m\|adh\[3\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[3\]~10\|dataa " "Node \"processor_m\|adh\[3\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[3\]~10\|combout " "Node \"processor_m\|adh\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~19\|datab " "Node \"processor_m\|sb\[3\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015475 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612701015475 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~23\|combout " "Node \"processor_m\|db\[4\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~23\|dataa " "Node \"processor_m\|sb\[4\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~23\|combout " "Node \"processor_m\|sb\[4\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~24\|dataa " "Node \"processor_m\|sb\[4\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~24\|combout " "Node \"processor_m\|sb\[4\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~20\|datab " "Node \"processor_m\|db\[4\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~20\|combout " "Node \"processor_m\|db\[4\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~23\|dataa " "Node \"processor_m\|db\[4\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[4\]~11\|datac " "Node \"processor_m\|adh\[4\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[4\]~11\|combout " "Node \"processor_m\|adh\[4\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[4\]~12\|dataa " "Node \"processor_m\|adh\[4\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[4\]~12\|combout " "Node \"processor_m\|adh\[4\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~24\|datab " "Node \"processor_m\|sb\[4\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015476 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612701015476 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~27\|combout " "Node \"processor_m\|db\[5\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~28\|dataa " "Node \"processor_m\|sb\[5\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~28\|combout " "Node \"processor_m\|sb\[5\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~29\|dataa " "Node \"processor_m\|sb\[5\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~29\|combout " "Node \"processor_m\|sb\[5\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~24\|datab " "Node \"processor_m\|db\[5\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~24\|combout " "Node \"processor_m\|db\[5\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~27\|dataa " "Node \"processor_m\|db\[5\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[5\]~13\|datac " "Node \"processor_m\|adh\[5\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[5\]~13\|combout " "Node \"processor_m\|adh\[5\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[5\]~14\|dataa " "Node \"processor_m\|adh\[5\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[5\]~14\|combout " "Node \"processor_m\|adh\[5\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~29\|datab " "Node \"processor_m\|sb\[5\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612701015477 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~32\|combout " "Node \"processor_m\|db\[6\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~32\|datac " "Node \"processor_m\|sb\[6\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~32\|combout " "Node \"processor_m\|sb\[6\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~33\|datad " "Node \"processor_m\|sb\[6\]~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~33\|combout " "Node \"processor_m\|sb\[6\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~34\|dataa " "Node \"processor_m\|sb\[6\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~34\|combout " "Node \"processor_m\|sb\[6\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~30\|datab " "Node \"processor_m\|db\[6\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~30\|combout " "Node \"processor_m\|db\[6\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~31\|datac " "Node \"processor_m\|db\[6\]~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~31\|combout " "Node \"processor_m\|db\[6\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~32\|datad " "Node \"processor_m\|db\[6\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[6\]~15\|datac " "Node \"processor_m\|adh\[6\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[6\]~15\|combout " "Node \"processor_m\|adh\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[6\]~16\|dataa " "Node \"processor_m\|adh\[6\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[6\]~16\|combout " "Node \"processor_m\|adh\[6\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~34\|datab " "Node \"processor_m\|sb\[6\]~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015477 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612701015477 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[1\]~6\|combout " "Node \"processor_m\|adh\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~9\|datab " "Node \"processor_m\|sb\[1\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~9\|combout " "Node \"processor_m\|sb\[1\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~7\|datab " "Node \"processor_m\|db\[1\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~7\|combout " "Node \"processor_m\|db\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~8\|datac " "Node \"processor_m\|db\[1\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~8\|combout " "Node \"processor_m\|db\[1\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~9\|datad " "Node \"processor_m\|db\[1\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~9\|combout " "Node \"processor_m\|db\[1\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~8\|dataa " "Node \"processor_m\|sb\[1\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~8\|combout " "Node \"processor_m\|sb\[1\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~9\|dataa " "Node \"processor_m\|sb\[1\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[1\]~5\|datac " "Node \"processor_m\|adh\[1\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[1\]~5\|combout " "Node \"processor_m\|adh\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[1\]~6\|dataa " "Node \"processor_m\|adh\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015478 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612701015478 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~37\|combout " "Node \"processor_m\|db\[7\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~37\|datac " "Node \"processor_m\|sb\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~37\|combout " "Node \"processor_m\|sb\[7\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~38\|datad " "Node \"processor_m\|sb\[7\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~38\|combout " "Node \"processor_m\|sb\[7\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~39\|dataa " "Node \"processor_m\|sb\[7\]~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~39\|combout " "Node \"processor_m\|sb\[7\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[7\]~17\|datac " "Node \"processor_m\|adh\[7\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[7\]~17\|combout " "Node \"processor_m\|adh\[7\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[7\]~18\|dataa " "Node \"processor_m\|adh\[7\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[7\]~18\|combout " "Node \"processor_m\|adh\[7\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~39\|datab " "Node \"processor_m\|sb\[7\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~35\|datab " "Node \"processor_m\|db\[7\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~35\|combout " "Node \"processor_m\|db\[7\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~36\|datac " "Node \"processor_m\|db\[7\]~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~36\|combout " "Node \"processor_m\|db\[7\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~37\|datad " "Node \"processor_m\|db\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015479 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612701015479 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~14\|combout " "Node \"processor_m\|db\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~12\|datac " "Node \"processor_m\|sb\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~12\|combout " "Node \"processor_m\|sb\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~13\|datad " "Node \"processor_m\|sb\[2\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~13\|combout " "Node \"processor_m\|sb\[2\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~14\|dataa " "Node \"processor_m\|sb\[2\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~14\|combout " "Node \"processor_m\|sb\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[2\]~7\|datac " "Node \"processor_m\|adh\[2\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[2\]~7\|combout " "Node \"processor_m\|adh\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[2\]~8\|dataa " "Node \"processor_m\|adh\[2\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[2\]~8\|combout " "Node \"processor_m\|adh\[2\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~14\|datab " "Node \"processor_m\|sb\[2\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~12\|datab " "Node \"processor_m\|db\[2\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~12\|combout " "Node \"processor_m\|db\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~13\|datac " "Node \"processor_m\|db\[2\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~13\|combout " "Node \"processor_m\|db\[2\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~14\|datad " "Node \"processor_m\|db\[2\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612701015480 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~4\|combout " "Node \"processor_m\|db\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|dataa " "Node \"processor_m\|sb\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|combout " "Node \"processor_m\|sb\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~4\|datab " "Node \"processor_m\|sb\[0\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~4\|combout " "Node \"processor_m\|sb\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[0\]~3\|dataa " "Node \"processor_m\|adh\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[0\]~3\|combout " "Node \"processor_m\|adh\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[0\]~4\|datab " "Node \"processor_m\|adh\[0\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[0\]~4\|combout " "Node \"processor_m\|adh\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|datab " "Node \"processor_m\|sb\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~2\|dataa " "Node \"processor_m\|db\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~2\|combout " "Node \"processor_m\|db\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~3\|datac " "Node \"processor_m\|db\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~3\|combout " "Node \"processor_m\|db\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~4\|datad " "Node \"processor_m\|db\[0\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015480 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612701015480 ""}
{ "Warning" "WSTA_SCC_LOOP" "129 " "Found combinational loop of 129 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~30\|combout " "Node \"processor_m\|instruction_dec\|control_out~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~29\|dataa " "Node \"processor_m\|instruction_dec\|Mux29~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~29\|combout " "Node \"processor_m\|instruction_dec\|Mux29~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~32\|datac " "Node \"processor_m\|instruction_dec\|Mux29~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~32\|combout " "Node \"processor_m\|instruction_dec\|Mux29~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~40\|datab " "Node \"processor_m\|instruction_dec\|Mux29~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~40\|combout " "Node \"processor_m\|instruction_dec\|Mux29~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~41\|datac " "Node \"processor_m\|instruction_dec\|Mux29~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~41\|combout " "Node \"processor_m\|instruction_dec\|Mux29~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|datac " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|datad " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|dataa " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~31\|datab " "Node \"processor_m\|instruction_dec\|control_out~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~31\|combout " "Node \"processor_m\|instruction_dec\|control_out~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~32\|datab " "Node \"processor_m\|instruction_dec\|control_out~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~32\|combout " "Node \"processor_m\|instruction_dec\|control_out~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~121\|datab " "Node \"processor_m\|instruction_dec\|Mux52~121\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~121\|combout " "Node \"processor_m\|instruction_dec\|Mux52~121\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~123\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~123\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~123\|combout " "Node \"processor_m\|instruction_dec\|Mux52~123\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~236\|datac " "Node \"processor_m\|instruction_dec\|Mux52~236\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~236\|combout " "Node \"processor_m\|instruction_dec\|Mux52~236\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~38\|dataa " "Node \"processor_m\|instruction_dec\|Mux46~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~38\|combout " "Node \"processor_m\|instruction_dec\|Mux46~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~42\|datad " "Node \"processor_m\|instruction_dec\|Mux38~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~42\|combout " "Node \"processor_m\|instruction_dec\|Mux38~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~7\|datab " "Node \"processor_m\|instruction_dec\|Mux37~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~7\|combout " "Node \"processor_m\|instruction_dec\|Mux37~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|dataa " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|dataa " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|datac " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~226\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~226\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~226\|combout " "Node \"processor_m\|instruction_dec\|Mux52~226\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~28\|dataa " "Node \"processor_m\|instruction_dec\|Mux46~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~28\|combout " "Node \"processor_m\|instruction_dec\|Mux46~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~42\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~38\|datad " "Node \"processor_m\|instruction_dec\|Mux46~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~111\|datab " "Node \"processor_m\|instruction_dec\|Mux52~111\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~111\|combout " "Node \"processor_m\|instruction_dec\|Mux52~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~226\|datac " "Node \"processor_m\|instruction_dec\|Mux52~226\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~28\|datad " "Node \"processor_m\|instruction_dec\|control_out~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~28\|combout " "Node \"processor_m\|instruction_dec\|control_out~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~30\|datab " "Node \"processor_m\|instruction_dec\|Mux29~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~30\|combout " "Node \"processor_m\|instruction_dec\|Mux29~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~31\|datab " "Node \"processor_m\|instruction_dec\|Mux29~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~31\|combout " "Node \"processor_m\|instruction_dec\|Mux29~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~32\|datad " "Node \"processor_m\|instruction_dec\|Mux29~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~30\|dataa " "Node \"processor_m\|instruction_dec\|control_out~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~224\|datab " "Node \"processor_m\|instruction_dec\|Mux52~224\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~224\|combout " "Node \"processor_m\|instruction_dec\|Mux52~224\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~345\|datac " "Node \"processor_m\|instruction_dec\|Mux52~345\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~345\|combout " "Node \"processor_m\|instruction_dec\|Mux52~345\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~229\|datac " "Node \"processor_m\|instruction_dec\|Mux52~229\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~229\|combout " "Node \"processor_m\|instruction_dec\|Mux52~229\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~28\|datab " "Node \"processor_m\|instruction_dec\|Mux46~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~37\|datab " "Node \"processor_m\|instruction_dec\|Mux46~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~37\|combout " "Node \"processor_m\|instruction_dec\|Mux46~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~38\|datac " "Node \"processor_m\|instruction_dec\|Mux46~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~1\|datab " "Node \"processor_m\|instruction_dec\|Mux37~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~1\|combout " "Node \"processor_m\|instruction_dec\|Mux37~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~2\|datab " "Node \"processor_m\|instruction_dec\|Mux37~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~2\|combout " "Node \"processor_m\|instruction_dec\|Mux37~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~5\|datac " "Node \"processor_m\|instruction_dec\|Mux37~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~5\|combout " "Node \"processor_m\|instruction_dec\|Mux37~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~6\|datac " "Node \"processor_m\|instruction_dec\|Mux37~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~6\|combout " "Node \"processor_m\|instruction_dec\|Mux37~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~7\|dataa " "Node \"processor_m\|instruction_dec\|Mux37~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~227\|datab " "Node \"processor_m\|instruction_dec\|Mux52~227\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~227\|combout " "Node \"processor_m\|instruction_dec\|Mux52~227\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~233\|datad " "Node \"processor_m\|instruction_dec\|Mux52~233\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~233\|combout " "Node \"processor_m\|instruction_dec\|Mux52~233\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~32\|dataa " "Node \"processor_m\|instruction_dec\|Mux46~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~32\|combout " "Node \"processor_m\|instruction_dec\|Mux46~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~41\|datab " "Node \"processor_m\|instruction_dec\|Mux38~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~41\|combout " "Node \"processor_m\|instruction_dec\|Mux38~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~42\|datac " "Node \"processor_m\|instruction_dec\|Mux38~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~229\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~229\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~21\|datab " "Node \"processor_m\|instruction_dec\|Mux38~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~21\|combout " "Node \"processor_m\|instruction_dec\|Mux38~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~23\|datac " "Node \"processor_m\|instruction_dec\|Mux38~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~23\|combout " "Node \"processor_m\|instruction_dec\|Mux38~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~25\|datab " "Node \"processor_m\|instruction_dec\|Mux38~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~25\|combout " "Node \"processor_m\|instruction_dec\|Mux38~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~40\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~40\|combout " "Node \"processor_m\|instruction_dec\|Mux38~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|datab " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~0\|datac " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~0\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~1\|datad " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~1\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|datad " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~1\|dataa " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~1\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~2\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~2\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~4\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~4\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~6\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~6\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~8\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~8\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~10\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~10\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~12\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~12\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~14\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~14\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~16\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~16\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~18\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~18\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|datab " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~32\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~32\|combout " "Node \"processor_m\|instruction_dec\|Mux38~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~39\|datab " "Node \"processor_m\|instruction_dec\|Mux38~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~39\|combout " "Node \"processor_m\|instruction_dec\|Mux38~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~40\|datac " "Node \"processor_m\|instruction_dec\|Mux38~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~50\|datac " "Node \"processor_m\|instruction_dec\|Mux38~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~50\|combout " "Node \"processor_m\|instruction_dec\|Mux38~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~25\|datad " "Node \"processor_m\|instruction_dec\|Mux38~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~38\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~38\|combout " "Node \"processor_m\|instruction_dec\|Mux38~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~39\|datad " "Node \"processor_m\|instruction_dec\|Mux38~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|datac " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|datab " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701015482 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 20 -1 0 } } { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 41 -1 0 } } { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 99 -1 0 } } { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 125 -1 0 } } { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 97 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612701015482 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "129 " "Design contains combinational loop of 129 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1612701015487 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datac  to: combout " "Cell: processor_m\|accumulator_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1612701015496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datad  to: combout " "Cell: processor_m\|accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1612701015496 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1612701015496 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1612701015503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:processor_m\|clock:clo\|clk_2  " "Automatically promoted node processor:processor_m\|clock:clo\|clk_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612701015586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:processor_m\|accumulator_clk " "Destination node processor:processor_m\|accumulator_clk" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 539 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|accumulator_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612701015586 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612701015586 ""}  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|clock:clo|clk_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612701015586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:processor_m\|clock:clo\|clk  " "Automatically promoted node processor:processor_m\|clock:clo\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612701015587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:processor_m\|accumulator_clk " "Destination node processor:processor_m\|accumulator_clk" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 539 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|accumulator_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612701015587 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612701015587 ""}  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|clock:clo|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612701015587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:processor_m\|accumulator_clk  " "Automatically promoted node processor:processor_m\|accumulator_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612701015587 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 539 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|accumulator_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612701015587 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612701015732 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612701015733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612701015733 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612701015735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612701015736 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1612701015737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1612701015737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612701015738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612701015814 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1612701015815 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612701015815 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1612701015818 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1612701015818 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1612701015818 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612701015819 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612701015819 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612701015819 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 24 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612701015819 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 36 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612701015819 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 33 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612701015819 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612701015819 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612701015819 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1612701015819 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1612701015819 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[0\] " "Node \"ir_out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612701015836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[1\] " "Node \"ir_out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612701015836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[2\] " "Node \"ir_out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612701015836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[3\] " "Node \"ir_out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612701015836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[4\] " "Node \"ir_out\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612701015836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[5\] " "Node \"ir_out\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612701015836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[6\] " "Node \"ir_out\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612701015836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[7\] " "Node \"ir_out\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612701015836 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1612701015836 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612701015836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612701016941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612701017538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612701017566 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612701020523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612701020523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612701020722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1612701022499 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612701022499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612701024915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1612701024917 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1612701024917 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.20 " "Total time spent on timing analysis during the Fitter is 2.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1612701024970 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612701024975 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[0\] 0 " "Pin \"addres_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025015 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[1\] 0 " "Pin \"addres_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025015 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[2\] 0 " "Pin \"addres_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025015 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[3\] 0 " "Pin \"addres_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025016 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[4\] 0 " "Pin \"addres_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025016 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[5\] 0 " "Pin \"addres_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025016 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[6\] 0 " "Pin \"addres_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025016 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[7\] 0 " "Pin \"addres_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025016 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[0\] 0 " "Pin \"control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025016 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[1\] 0 " "Pin \"control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025016 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "iv 0 " "Pin \"iv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025016 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "synch 0 " "Pin \"synch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025016 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_out 0 " "Pin \"clk_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612701025016 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1612701025015 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612701025425 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612701025494 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612701025932 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612701026137 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1612701026205 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1612701026207 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/output_files/processor.fit.smsg " "Generated suppressed messages file C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612701026370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 279 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 279 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612701026866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 07 13:30:26 2021 " "Processing ended: Sun Feb 07 13:30:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612701026866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612701026866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612701026866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612701026866 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1612701027783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612701027783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 13:30:27 2021 " "Processing started: Sun Feb 07 13:30:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612701027783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1612701027783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1612701027783 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1612701028644 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1612701028674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612701029044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 07 13:30:29 2021 " "Processing ended: Sun Feb 07 13:30:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612701029044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612701029044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612701029044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1612701029044 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1612701029785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1612701030313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 13:30:29 2021 " "Processing started: Sun Feb 07 13:30:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612701030314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612701030314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612701030314 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1612701030426 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1612701030624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1612701030657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1612701030657 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1612701030818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1612701030819 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_25mhz clk_25mhz " "create_clock -period 1.000 -name clk_25mhz clk_25mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030823 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_3 processor:processor_m\|clock:clo\|state.state_3 " "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_3 processor:processor_m\|clock:clo\|state.state_3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030823 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_1 processor:processor_m\|clock:clo\|state.state_1 " "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_1 processor:processor_m\|clock:clo\|state.state_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030823 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030823 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~19\|combout " "Node \"processor_m\|db\[3\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~17\|dataa " "Node \"processor_m\|sb\[3\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~17\|combout " "Node \"processor_m\|sb\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~18\|dataa " "Node \"processor_m\|sb\[3\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~18\|combout " "Node \"processor_m\|sb\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~19\|datac " "Node \"processor_m\|sb\[3\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~19\|combout " "Node \"processor_m\|sb\[3\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~17\|datab " "Node \"processor_m\|db\[3\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~17\|combout " "Node \"processor_m\|db\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~18\|datab " "Node \"processor_m\|db\[3\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~18\|combout " "Node \"processor_m\|db\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~19\|datab " "Node \"processor_m\|db\[3\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[3\]~9\|datac " "Node \"processor_m\|adh\[3\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[3\]~9\|combout " "Node \"processor_m\|adh\[3\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[3\]~10\|dataa " "Node \"processor_m\|adh\[3\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[3\]~10\|combout " "Node \"processor_m\|adh\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~19\|datab " "Node \"processor_m\|sb\[3\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030825 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1612701030825 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~27\|combout " "Node \"processor_m\|db\[5\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~28\|dataa " "Node \"processor_m\|sb\[5\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~28\|combout " "Node \"processor_m\|sb\[5\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~29\|dataa " "Node \"processor_m\|sb\[5\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~29\|combout " "Node \"processor_m\|sb\[5\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~24\|datab " "Node \"processor_m\|db\[5\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~24\|combout " "Node \"processor_m\|db\[5\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~27\|datac " "Node \"processor_m\|db\[5\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[5\]~13\|datac " "Node \"processor_m\|adh\[5\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[5\]~13\|combout " "Node \"processor_m\|adh\[5\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[5\]~14\|dataa " "Node \"processor_m\|adh\[5\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[5\]~14\|combout " "Node \"processor_m\|adh\[5\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~29\|datac " "Node \"processor_m\|sb\[5\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030826 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1612701030826 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~23\|combout " "Node \"processor_m\|db\[4\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~23\|dataa " "Node \"processor_m\|sb\[4\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~23\|combout " "Node \"processor_m\|sb\[4\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~24\|datab " "Node \"processor_m\|sb\[4\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~24\|combout " "Node \"processor_m\|sb\[4\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~20\|datab " "Node \"processor_m\|db\[4\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~20\|combout " "Node \"processor_m\|db\[4\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~23\|datab " "Node \"processor_m\|db\[4\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[4\]~11\|dataa " "Node \"processor_m\|adh\[4\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[4\]~11\|combout " "Node \"processor_m\|adh\[4\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[4\]~12\|datab " "Node \"processor_m\|adh\[4\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[4\]~12\|combout " "Node \"processor_m\|adh\[4\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~24\|datac " "Node \"processor_m\|sb\[4\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1612701030827 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~32\|combout " "Node \"processor_m\|db\[6\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~32\|dataa " "Node \"processor_m\|sb\[6\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~32\|combout " "Node \"processor_m\|sb\[6\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~33\|dataa " "Node \"processor_m\|sb\[6\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~33\|combout " "Node \"processor_m\|sb\[6\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~34\|datac " "Node \"processor_m\|sb\[6\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~34\|combout " "Node \"processor_m\|sb\[6\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~30\|dataa " "Node \"processor_m\|db\[6\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~30\|combout " "Node \"processor_m\|db\[6\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~31\|dataa " "Node \"processor_m\|db\[6\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~31\|combout " "Node \"processor_m\|db\[6\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~32\|dataa " "Node \"processor_m\|db\[6\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[6\]~15\|dataa " "Node \"processor_m\|adh\[6\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[6\]~15\|combout " "Node \"processor_m\|adh\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[6\]~16\|dataa " "Node \"processor_m\|adh\[6\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[6\]~16\|combout " "Node \"processor_m\|adh\[6\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~34\|dataa " "Node \"processor_m\|sb\[6\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030827 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1612701030827 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~9\|combout " "Node \"processor_m\|sb\[1\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~7\|datab " "Node \"processor_m\|db\[1\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~7\|combout " "Node \"processor_m\|db\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~8\|dataa " "Node \"processor_m\|db\[1\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~8\|combout " "Node \"processor_m\|db\[1\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~9\|datab " "Node \"processor_m\|db\[1\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~9\|combout " "Node \"processor_m\|db\[1\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~8\|dataa " "Node \"processor_m\|sb\[1\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~8\|combout " "Node \"processor_m\|sb\[1\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~9\|datac " "Node \"processor_m\|sb\[1\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[1\]~5\|datab " "Node \"processor_m\|adh\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[1\]~5\|combout " "Node \"processor_m\|adh\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[1\]~6\|dataa " "Node \"processor_m\|adh\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[1\]~6\|combout " "Node \"processor_m\|adh\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~9\|datab " "Node \"processor_m\|sb\[1\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030828 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1612701030828 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~37\|combout " "Node \"processor_m\|db\[7\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~37\|dataa " "Node \"processor_m\|sb\[7\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~37\|combout " "Node \"processor_m\|sb\[7\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~38\|dataa " "Node \"processor_m\|sb\[7\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~38\|combout " "Node \"processor_m\|sb\[7\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~39\|datad " "Node \"processor_m\|sb\[7\]~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~39\|combout " "Node \"processor_m\|sb\[7\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~35\|dataa " "Node \"processor_m\|db\[7\]~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~35\|combout " "Node \"processor_m\|db\[7\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~36\|datab " "Node \"processor_m\|db\[7\]~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~36\|combout " "Node \"processor_m\|db\[7\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~37\|datab " "Node \"processor_m\|db\[7\]~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[7\]~17\|dataa " "Node \"processor_m\|adh\[7\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[7\]~17\|combout " "Node \"processor_m\|adh\[7\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[7\]~18\|dataa " "Node \"processor_m\|adh\[7\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[7\]~18\|combout " "Node \"processor_m\|adh\[7\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~39\|datab " "Node \"processor_m\|sb\[7\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030829 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1612701030829 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~14\|combout " "Node \"processor_m\|db\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~12\|dataa " "Node \"processor_m\|sb\[2\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~12\|combout " "Node \"processor_m\|sb\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~13\|datab " "Node \"processor_m\|sb\[2\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~13\|combout " "Node \"processor_m\|sb\[2\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~14\|dataa " "Node \"processor_m\|sb\[2\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~14\|combout " "Node \"processor_m\|sb\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~12\|datab " "Node \"processor_m\|db\[2\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~12\|combout " "Node \"processor_m\|db\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~13\|dataa " "Node \"processor_m\|db\[2\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~13\|combout " "Node \"processor_m\|db\[2\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~14\|datab " "Node \"processor_m\|db\[2\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[2\]~7\|datab " "Node \"processor_m\|adh\[2\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[2\]~7\|combout " "Node \"processor_m\|adh\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[2\]~8\|dataa " "Node \"processor_m\|adh\[2\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[2\]~8\|combout " "Node \"processor_m\|adh\[2\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~14\|datab " "Node \"processor_m\|sb\[2\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030830 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1612701030830 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~4\|combout " "Node \"processor_m\|db\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|datab " "Node \"processor_m\|sb\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|combout " "Node \"processor_m\|sb\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~4\|datab " "Node \"processor_m\|sb\[0\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~4\|combout " "Node \"processor_m\|sb\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~2\|dataa " "Node \"processor_m\|db\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~2\|combout " "Node \"processor_m\|db\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~3\|dataa " "Node \"processor_m\|db\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~3\|combout " "Node \"processor_m\|db\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~4\|datab " "Node \"processor_m\|db\[0\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[0\]~3\|dataa " "Node \"processor_m\|adh\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[0\]~3\|combout " "Node \"processor_m\|adh\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[0\]~4\|datab " "Node \"processor_m\|adh\[0\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[0\]~4\|combout " "Node \"processor_m\|adh\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|dataa " "Node \"processor_m\|sb\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030831 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 518 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1612701030831 ""}
{ "Warning" "WSTA_SCC_LOOP" "129 " "Found combinational loop of 129 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~30\|combout " "Node \"processor_m\|instruction_dec\|control_out~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~29\|datab " "Node \"processor_m\|instruction_dec\|Mux29~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~29\|combout " "Node \"processor_m\|instruction_dec\|Mux29~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~32\|datab " "Node \"processor_m\|instruction_dec\|Mux29~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~32\|combout " "Node \"processor_m\|instruction_dec\|Mux29~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~40\|datab " "Node \"processor_m\|instruction_dec\|Mux29~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~40\|combout " "Node \"processor_m\|instruction_dec\|Mux29~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~41\|datab " "Node \"processor_m\|instruction_dec\|Mux29~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~41\|combout " "Node \"processor_m\|instruction_dec\|Mux29~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|dataa " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|dataa " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~32\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~32\|combout " "Node \"processor_m\|instruction_dec\|Mux38~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~39\|datac " "Node \"processor_m\|instruction_dec\|Mux38~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~39\|combout " "Node \"processor_m\|instruction_dec\|Mux38~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~40\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~40\|combout " "Node \"processor_m\|instruction_dec\|Mux38~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|dataa " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|datab " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~0\|dataa " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~0\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~1\|datab " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~1\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|datac " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|datac " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~1\|datab " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~1\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~2\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~2\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~4\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~4\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~6\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~6\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~8\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~8\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~10\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~10\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~12\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~12\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~14\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~14\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~16\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~16\|cout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~18\|cin " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~18\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|ADDER\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|datad " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~21\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~21\|combout " "Node \"processor_m\|instruction_dec\|Mux38~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~23\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~23\|combout " "Node \"processor_m\|instruction_dec\|Mux38~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~25\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~25\|combout " "Node \"processor_m\|instruction_dec\|Mux38~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~40\|datab " "Node \"processor_m\|instruction_dec\|Mux38~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~50\|datab " "Node \"processor_m\|instruction_dec\|Mux38~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~50\|combout " "Node \"processor_m\|instruction_dec\|Mux38~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~25\|datab " "Node \"processor_m\|instruction_dec\|Mux38~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~38\|datab " "Node \"processor_m\|instruction_dec\|Mux38~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~38\|combout " "Node \"processor_m\|instruction_dec\|Mux38~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~39\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~28\|dataa " "Node \"processor_m\|instruction_dec\|control_out~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~28\|combout " "Node \"processor_m\|instruction_dec\|control_out~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~30\|dataa " "Node \"processor_m\|instruction_dec\|control_out~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~30\|dataa " "Node \"processor_m\|instruction_dec\|Mux29~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~30\|combout " "Node \"processor_m\|instruction_dec\|Mux29~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~31\|dataa " "Node \"processor_m\|instruction_dec\|Mux29~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~31\|combout " "Node \"processor_m\|instruction_dec\|Mux29~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~32\|dataa " "Node \"processor_m\|instruction_dec\|Mux29~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~31\|dataa " "Node \"processor_m\|instruction_dec\|control_out~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~31\|combout " "Node \"processor_m\|instruction_dec\|control_out~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~32\|datab " "Node \"processor_m\|instruction_dec\|control_out~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~32\|combout " "Node \"processor_m\|instruction_dec\|control_out~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~111\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~111\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~111\|combout " "Node \"processor_m\|instruction_dec\|Mux52~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~226\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~226\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~226\|combout " "Node \"processor_m\|instruction_dec\|Mux52~226\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~38\|datad " "Node \"processor_m\|instruction_dec\|Mux46~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~38\|combout " "Node \"processor_m\|instruction_dec\|Mux46~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~42\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~42\|combout " "Node \"processor_m\|instruction_dec\|Mux38~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~7\|datac " "Node \"processor_m\|instruction_dec\|Mux37~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~7\|combout " "Node \"processor_m\|instruction_dec\|Mux37~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|datab " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|datab " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~28\|datab " "Node \"processor_m\|instruction_dec\|Mux46~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~28\|combout " "Node \"processor_m\|instruction_dec\|Mux46~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~42\|datad " "Node \"processor_m\|instruction_dec\|Mux38~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~121\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~121\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~121\|combout " "Node \"processor_m\|instruction_dec\|Mux52~121\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~123\|datab " "Node \"processor_m\|instruction_dec\|Mux52~123\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~123\|combout " "Node \"processor_m\|instruction_dec\|Mux52~123\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~236\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~236\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~236\|combout " "Node \"processor_m\|instruction_dec\|Mux52~236\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~38\|dataa " "Node \"processor_m\|instruction_dec\|Mux46~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~226\|datab " "Node \"processor_m\|instruction_dec\|Mux52~226\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~224\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~224\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~224\|combout " "Node \"processor_m\|instruction_dec\|Mux52~224\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~227\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~227\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~227\|combout " "Node \"processor_m\|instruction_dec\|Mux52~227\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~233\|datab " "Node \"processor_m\|instruction_dec\|Mux52~233\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~233\|combout " "Node \"processor_m\|instruction_dec\|Mux52~233\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~32\|datab " "Node \"processor_m\|instruction_dec\|Mux46~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~32\|combout " "Node \"processor_m\|instruction_dec\|Mux46~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~41\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~41\|combout " "Node \"processor_m\|instruction_dec\|Mux38~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~42\|datab " "Node \"processor_m\|instruction_dec\|Mux38~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~229\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~229\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~229\|combout " "Node \"processor_m\|instruction_dec\|Mux52~229\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~37\|datab " "Node \"processor_m\|instruction_dec\|Mux46~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~37\|combout " "Node \"processor_m\|instruction_dec\|Mux46~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~38\|datab " "Node \"processor_m\|instruction_dec\|Mux46~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~28\|dataa " "Node \"processor_m\|instruction_dec\|Mux46~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~345\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~345\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~345\|combout " "Node \"processor_m\|instruction_dec\|Mux52~345\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~229\|datab " "Node \"processor_m\|instruction_dec\|Mux52~229\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~1\|datab " "Node \"processor_m\|instruction_dec\|Mux37~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~1\|combout " "Node \"processor_m\|instruction_dec\|Mux37~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~2\|dataa " "Node \"processor_m\|instruction_dec\|Mux37~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~2\|combout " "Node \"processor_m\|instruction_dec\|Mux37~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~5\|dataa " "Node \"processor_m\|instruction_dec\|Mux37~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~5\|combout " "Node \"processor_m\|instruction_dec\|Mux37~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~6\|datab " "Node \"processor_m\|instruction_dec\|Mux37~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~6\|combout " "Node \"processor_m\|instruction_dec\|Mux37~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~7\|dataa " "Node \"processor_m\|instruction_dec\|Mux37~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|datab " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|dataa " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612701030833 ""}  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 20 -1 0 } } { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 41 -1 0 } } { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 99 -1 0 } } { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 125 -1 0 } } { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 97 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1612701030833 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "129 " "Design contains combinational loop of 129 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Quartus II" 0 -1 1612701030838 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datac  to: combout " "Cell: processor_m\|accumulator_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030846 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datad  to: combout " "Cell: processor_m\|accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030846 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1612701030846 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1612701030850 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1612701030862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1612701030896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.460 " "Worst-case setup slack is -31.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.460      -956.949 processor:processor_m\|clock:clo\|state.state_3  " "  -31.460      -956.949 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.370     -1234.364 processor:processor_m\|clock:clo\|state.state_1  " "  -30.370     -1234.364 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.725      -580.692 clk_25mhz  " "  -25.725      -580.692 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612701030899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.180 " "Worst-case hold slack is -3.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.180       -51.734 clk_25mhz  " "   -3.180       -51.734 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 processor:processor_m\|clock:clo\|state.state_3  " "    0.445         0.000 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.635         0.000 processor:processor_m\|clock:clo\|state.state_1  " "    1.635         0.000 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612701030915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1612701030919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1612701030922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -49.127 clk_25mhz  " "   -1.469       -49.127 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -95.316 processor:processor_m\|clock:clo\|state.state_3  " "   -0.611       -95.316 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -68.432 processor:processor_m\|clock:clo\|state.state_1  " "   -0.611       -68.432 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701030926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612701030926 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1612701031111 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1612701031113 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datac  to: combout " "Cell: processor_m\|accumulator_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datad  to: combout " "Cell: processor_m\|accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031162 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1612701031162 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1612701031172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.442 " "Worst-case setup slack is -11.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.442      -322.544 processor:processor_m\|clock:clo\|state.state_3  " "  -11.442      -322.544 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.065      -441.806 processor:processor_m\|clock:clo\|state.state_1  " "  -11.065      -441.806 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.505      -212.901 clk_25mhz  " "   -9.505      -212.901 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612701031176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.626 " "Worst-case hold slack is -1.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.626       -17.802 clk_25mhz  " "   -1.626       -17.802 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 processor:processor_m\|clock:clo\|state.state_3  " "    0.215         0.000 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 processor:processor_m\|clock:clo\|state.state_1  " "    0.392         0.000 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612701031194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1612701031198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1612701031203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -40.222 clk_25mhz  " "   -1.222       -40.222 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -78.000 processor:processor_m\|clock:clo\|state.state_3  " "   -0.500       -78.000 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -56.000 processor:processor_m\|clock:clo\|state.state_1  " "   -0.500       -56.000 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612701031207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612701031207 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1612701031356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1612701031391 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1612701031392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 267 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 267 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612701031512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 07 13:30:31 2021 " "Processing ended: Sun Feb 07 13:30:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612701031512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612701031512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612701031512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612701031512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612701032430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612701032430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 13:30:32 2021 " "Processing started: Sun Feb 07 13:30:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612701032430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612701032430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612701032430 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "processor.vho\", \"processor_fast.vho processor_vhd.sdo processor_vhd_fast.sdo C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/ simulation " "Generated files \"processor.vho\", \"processor_fast.vho\", \"processor_vhd.sdo\" and \"processor_vhd_fast.sdo\" in directory \"C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1612701033350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612701033407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 07 13:30:33 2021 " "Processing ended: Sun Feb 07 13:30:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612701033407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612701033407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612701033407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612701033407 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 583 s " "Quartus II Full Compilation was successful. 0 errors, 583 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612701034027 ""}
