$date
	Mon Sep 23 11:16:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_flipflop_tb $end
$var wire 4 ! q_tb [3:0] $end
$var reg 1 " clk_tb $end
$var reg 4 # d_tb [3:0] $end
$var reg 1 $ rst_tb $end
$scope module u_d_flipflop $end
$var wire 1 " clk $end
$var wire 4 % d [3:0] $end
$var wire 1 $ rst $end
$var reg 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b10 %
0$
b10 #
0"
bx !
$end
#5
b10 !
b10 &
1"
#10
0"
#15
1"
#20
0"
b11 #
b11 %
#25
b11 !
b11 &
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
1$
#75
b0 !
b0 &
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
