==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'iiccomm.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:32 ; elapsed = 00:00:31 . Memory (MB): peak = 359.938 ; gain = 13.379 ; free physical = 70820 ; free virtual = 460259
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:33 ; elapsed = 00:00:32 . Memory (MB): peak = 359.938 ; gain = 13.379 ; free physical = 70774 ; free virtual = 460213
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<1000ull, 50000000ull>' into 'iiccomm' (iiccomm.cpp:113).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:35 ; elapsed = 00:00:34 . Memory (MB): peak = 360.211 ; gain = 13.652 ; free physical = 70789 ; free virtual = 460228
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:35 ; elapsed = 00:00:34 . Memory (MB): peak = 360.211 ; gain = 13.652 ; free physical = 70775 ; free virtual = 460214
INFO: [XFORM 203-102] Automatically partitioning small array 'sensorData' (iiccomm.cpp:68) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sensorData' (iiccomm.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (iiccomm.cpp:146:4) to (iiccomm.cpp:145:33) in function 'iiccomm'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 487.930 ; gain = 141.371 ; free physical = 70759 ; free virtual = 460198
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:00:35 . Memory (MB): peak = 487.930 ; gain = 141.371 ; free physical = 70757 ; free virtual = 460196
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'iiccomm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iiccomm'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.55 seconds; current allocated memory: 83.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 84.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iiccomm'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/iic' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/stat_reg_outValue1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/empty_pirq_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/full_pirq_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/stat_reg_outValue2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/stat_reg_outValue3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/stat_reg_outValue4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/tx_fifo_outValue' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/rx_fifo_outValue' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/ctrl_reg_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/pressure_msb' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/pressure_lsb' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm/pressure_xlsb' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'iiccomm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'stat_reg_outValue1', 'empty_pirq_outValue', 'full_pirq_outValue', 'stat_reg_outValue2', 'stat_reg_outValue3', 'stat_reg_outValue4', 'tx_fifo_outValue', 'rx_fifo_outValue' and 'ctrl_reg_outValue' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'iiccomm_mux_42_32_1_1' to 'iiccomm_mux_42_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'iiccomm_mux_42_32bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iiccomm'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 86.433 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:37 ; elapsed = 00:00:37 . Memory (MB): peak = 487.930 ; gain = 141.371 ; free physical = 70731 ; free virtual = 460169
INFO: [SYSC 207-301] Generating SystemC RTL for iiccomm.
INFO: [VHDL 208-304] Generating VHDL RTL for iiccomm.
INFO: [VLOG 209-307] Generating Verilog RTL for iiccomm.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 84.17 seconds; peak allocated memory: 86.433 MB.
