Analysis & Synthesis report for lab_design_tq
Wed Mar 11 15:50:59 2009
Quartus II 64-Bit Version 8.1 Build 163 10/28/2008 Service Pack 0.07,0.26,0.32 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|rd_state
 11. State Machine - |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|wr_state
 12. State Machine - |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state
 13. State Machine - |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state
 14. State Machine - |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur
 15. State Machine - |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur
 16. State Machine - |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet
 17. State Machine - |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k_state
 18. State Machine - |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|rd_state
 19. State Machine - |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|wr_state
 20. State Machine - |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr|state
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for Top-level Entity: |LAB_DESIGN
 28. Source assignments for spi3_rx:iSPI3_RX
 29. Source assignments for spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst
 30. Source assignments for spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo
 31. Source assignments for spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated
 32. Source assignments for PACKET_CHECK:iPACKET_CHECK
 33. Source assignments for fft:iFFT
 34. Source assignments for fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst
 35. Source assignments for fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1al3:auto_generated
 36. Source assignments for fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft
 37. Source assignments for fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_7g62:auto_generated
 38. Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component
 39. Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated
 40. Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p
 41. Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_41c:wrptr_gp
 42. Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram
 43. Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5
 44. Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr
 45. Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp
 46. Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe8
 47. Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp
 48. Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe11
 49. Source assignments for EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL
 50. Source assignments for EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL
 51. Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component
 52. Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated
 53. Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p
 54. Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_41c:wrptr_gp
 55. Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram
 56. Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5
 57. Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr
 58. Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp
 59. Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe8
 60. Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp
 61. Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe11
 62. Source assignments for spi3_tx:iSPI3_TX
 63. Source assignments for spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst
 64. Source assignments for spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo
 65. Source assignments for spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated
 66. Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst
 67. Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx
 68. Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_p3mrx:\IOA_P3MRX:p3mrx
 69. Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_muxwr:\MUXA_WR:muxwr
 70. Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr
 71. Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo
 72. Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component
 73. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst
 74. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl
 75. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit_rst:delay_swd
 76. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer
 77. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_soe:delay_swd
 78. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc
 79. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A
 80. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A
 81. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component
 82. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen
 83. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen
 84. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft
 85. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0
 86. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
 87. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1
 88. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
 89. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect
 90. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass
 91. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3
 92. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale
 93. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1
 94. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_ac:m_ac
 95. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_bd:m_bd
 96. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d
 97. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0
 98. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
 99. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1
100. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
101. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc
102. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit_rst:\gen_so_crtl:gen_se_so:delay_next_pass
103. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2
104. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors
105. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom
106. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n
107. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component
108. Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit:\no_del_input_blk:delay_next_block
109. Parameter Settings for User Entity Instance: ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component
110. Parameter Settings for User Entity Instance: ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component
111. Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst
112. Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx
113. Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx
114. Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_poll:poll
115. Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_portsel:portsel
116. Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_muxrd:\MUXA_RD:muxrd
117. Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd
118. Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo
119. Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component
120. Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convio:\IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio
121. lpm_mult Parameter Settings by Entity Instance
122. dcfifo Parameter Settings by Entity Instance
123. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                    ;
+------------------------------------+------------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 11 15:50:59 2009                      ;
; Quartus II 64-Bit Version          ; 8.1 Build 163 10/28/2008 SP 0.07,0.26,0.32 SJ Full Version ;
; Revision Name                      ; lab_design_tq                                              ;
; Top-level Entity Name              ; LAB_DESIGN                                                 ;
; Family                             ; Cyclone II                                                 ;
; Total logic elements               ; 2,425                                                      ;
;     Total combinational functions  ; 1,839                                                      ;
;     Dedicated logic registers      ; 2,425                                                      ;
; Total registers                    ; 2425                                                       ;
; Total pins                         ; 168                                                        ;
; Total virtual pins                 ; 0                                                          ;
; Total memory bits                  ; 65,024                                                     ;
; Embedded Multiplier 9-bit elements ; 6                                                          ;
; Total PLLs                         ; 0                                                          ;
+------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C15AF484C7      ;                    ;
; Top-level entity name                                          ; LAB_DESIGN         ; lab_design_tq      ;
; Family name                                                    ; Cyclone II         ; Stratix            ;
; Use smart compilation                                          ; On                 ; Off                ;
; Power-Up Don't Care                                            ; Off                ; On                 ;
; Auto RAM Replacement                                           ; Off                ; On                 ;
; Auto Shift Register Replacement                                ; Off                ; Auto               ;
; Maximum processors allowed for parallel compilation            ; 1                  ; 1                  ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+
; auk_pac_gen_if.vhd               ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_gen_if.vhd                           ;
; auk_pac_functions.vhd            ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_functions.vhd                        ;
; auk_pac_components.vhd           ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_components.vhd                       ;
; fft_pack.vhd                     ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/fft_pack.vhd                   ;
; ip/dc_fifo/dc_fifo.v             ; yes             ; User Wizard-Generated File   ; /home/rzhou/work/workshop/OPT/ip/dc_fifo/dc_fifo.v                             ;
; ip/fft/fft.v                     ; yes             ; User Wizard-Generated File   ; /home/rzhou/work/workshop/OPT/ip/fft/fft.v                                     ;
; ip/spi3_rx/spi3_rx.v             ; yes             ; User Wizard-Generated File   ; /home/rzhou/work/workshop/OPT/ip/spi3_rx/spi3_rx.v                             ;
; ip/spi3_tx/spi3_tx.v             ; yes             ; User Wizard-Generated File   ; /home/rzhou/work/workshop/OPT/ip/spi3_tx/spi3_tx.v                             ;
; src/packet_check.v               ; yes             ; User Verilog HDL File        ; /home/rzhou/work/workshop/OPT/src/packet_check.v                               ;
; src/async_fifo.v                 ; yes             ; User Verilog HDL File        ; /home/rzhou/work/workshop/OPT/src/async_fifo.v                                 ;
; src/ext_fifo_wr_ctrl.v           ; yes             ; User Verilog HDL File        ; /home/rzhou/work/workshop/OPT/src/ext_fifo_wr_ctrl.v                           ;
; src/ext_fifo_rd_ctrl.v           ; yes             ; User Verilog HDL File        ; /home/rzhou/work/workshop/OPT/src/ext_fifo_rd_ctrl.v                           ;
; src/lab_design.v                 ; yes             ; User Verilog HDL File        ; /home/rzhou/work/workshop/OPT/src/lab_design.v                                 ;
; auk_pac_mrx_mw.vhd               ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_mrx_mw.vhd                           ;
; auk_pac_mrx.vhd                  ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_mrx.vhd                              ;
; auk_pac_p3mrx.vhd                ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_p3mrx.vhd                            ;
; auk_pac_muxwr.vhd                ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_muxwr.vhd                            ;
; auk_pac_convwr.vhd               ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_convwr.vhd                           ;
; auk_pac_fifo.vhd                 ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_fifo.vhd                             ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/altsyncram.tdf                   ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/stratix_ram_block.inc            ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/lpm_mux.inc                      ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/lpm_decode.inc                   ;
; aglobal81.inc                    ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/aglobal81.inc                    ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/a_rdenreg.inc                    ;
; altrom.inc                       ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/altrom.inc                       ;
; altram.inc                       ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/altram.inc                       ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/altdpram.inc                     ;
; altqpram.inc                     ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/altqpram.inc                     ;
; db/altsyncram_vpk1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/altsyncram_vpk1.tdf                           ;
; asj_fft_si_sose_so_b.vhd         ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_si_sose_so_b.vhd       ;
; asj_fft_m_k_counter.vhd          ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_m_k_counter.vhd        ;
; asj_fft_tdl_bit_rst.vhd          ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_tdl_bit_rst.vhd        ;
; asj_fft_in_write_sgl.vhd         ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_in_write_sgl.vhd       ;
; asj_fft_unbburst_sose_ctrl.vhd   ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_unbburst_sose_ctrl.vhd ;
; asj_fft_1dp_ram.vhd              ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_1dp_ram.vhd            ;
; asj_fft_data_ram.vhd             ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_data_ram.vhd           ;
; db/altsyncram_1al3.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/altsyncram_1al3.tdf                           ;
; asj_fft_dataadgen.vhd            ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_dataadgen.vhd          ;
; asj_fft_dft_bfp_sgl.vhd          ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_dft_bfp_sgl.vhd        ;
; asj_fft_pround.vhd               ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_pround.vhd             ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/lpm_add_sub.tdf                  ;
; addcore.inc                      ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/addcore.inc                      ;
; look_add.inc                     ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/look_add.inc                     ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/bypassff.inc                     ;
; altshift.inc                     ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/altshift.inc                     ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/alt_stratix_add_sub.inc          ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/alt_mercury_add_sub.inc          ;
; db/add_sub_p1j.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/add_sub_p1j.tdf                               ;
; asj_fft_bfp_o.vhd                ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_bfp_o.vhd              ;
; asj_fft_tdl_bit.vhd              ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_tdl_bit.vhd            ;
; asj_fft_bfp_i.vhd                ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_bfp_i.vhd              ;
; asj_fft_cmult_can.vhd            ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_cmult_can.vhd          ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/lpm_mult.tdf                     ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/lpm_add_sub.inc                  ;
; multcore.inc                     ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/multcore.inc                     ;
; db/mult_6701.tdf                 ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/mult_6701.tdf                                 ;
; db/mult_a701.tdf                 ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/mult_a701.tdf                                 ;
; db/add_sub_l1j.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/add_sub_l1j.tdf                               ;
; asj_fft_bfp_ctrl.vhd             ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_bfp_ctrl.vhd           ;
; asj_fft_twadsogen_q.vhd          ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_twadsogen_q.vhd        ;
; asj_fft_1tdp_rom.vhd             ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_1tdp_rom.vhd           ;
; asj_fft_twid_rom_tdp.vhd         ; yes             ; Encrypted Altera IP File     ; /home/rzhou/work/workshop/OPT/ip/fft-v2.2.1/lib/asj_fft_twid_rom_tdp.vhd       ;
; db/altsyncram_7g62.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/altsyncram_7g62.tdf                           ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/dcfifo.tdf                       ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/lpm_counter.inc                  ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/a_graycounter.inc                ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/a_fefifo.inc                     ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/a_gray2bin.inc                   ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/dffpipe.inc                      ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/alt_sync_fifo.inc                ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/lpm_compare.inc                  ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; /opt/altera81/quartus/libraries/megafunctions/altsyncram_fifo.inc              ;
; db/dcfifo_idl1.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/dcfifo_idl1.tdf                               ;
; db/a_graycounter_g86.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/a_graycounter_g86.tdf                         ;
; db/a_graycounter_51c.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/a_graycounter_51c.tdf                         ;
; db/a_graycounter_41c.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/a_graycounter_41c.tdf                         ;
; db/altsyncram_7j01.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/altsyncram_7j01.tdf                           ;
; db/altsyncram_i7e1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/altsyncram_i7e1.tdf                           ;
; db/dffpipe_c2e.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/dffpipe_c2e.tdf                               ;
; db/alt_synch_pipe_8u7.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/alt_synch_pipe_8u7.tdf                        ;
; db/dffpipe_2v8.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/dffpipe_2v8.tdf                               ;
; db/alt_synch_pipe_9u7.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/alt_synch_pipe_9u7.tdf                        ;
; db/dffpipe_3v8.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/dffpipe_3v8.tdf                               ;
; db/cmpr_t16.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/rzhou/work/workshop/OPT/db/cmpr_t16.tdf                                  ;
; auk_pac_mtx_mw.vhd               ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_mtx_mw.vhd                           ;
; auk_pac_mtx.vhd                  ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_mtx.vhd                              ;
; auk_pac_p3mtx.vhd                ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_p3mtx.vhd                            ;
; auk_pac_poll.vhd                 ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_poll.vhd                             ;
; auk_pac_portsel.vhd              ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_portsel.vhd                          ;
; auk_pac_muxrd.vhd                ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_muxrd.vhd                            ;
; auk_pac_convrd.vhd               ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_convrd.vhd                           ;
; auk_pac_convio.vhd               ; yes             ; Encrypted Altera IP File     ; /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_convio.vhd                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,425 ;
;                                             ;       ;
; Total combinational functions               ; 1839  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 463   ;
;     -- 3 input functions                    ; 535   ;
;     -- <=2 input functions                  ; 841   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1236  ;
;     -- arithmetic mode                      ; 603   ;
;                                             ;       ;
; Total registers                             ; 2425  ;
;     -- Dedicated logic registers            ; 2425  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 168   ;
; Total memory bits                           ; 65024 ;
; Embedded Multiplier 9-bit elements          ; 6     ;
; Maximum fan-out node                        ; SCLK  ;
; Maximum fan-out                             ; 1987  ;
; Total fan-out                               ; 16059 ;
; Average fan-out                             ; 3.47  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                              ; Library Name ;
+------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LAB_DESIGN                                                                        ; 1839 (4)          ; 2425 (8)     ; 65024       ; 6            ; 0       ; 3         ; 168  ; 0            ; |LAB_DESIGN                                                                                                                                                                                                                                      ; work         ;
;    |ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|                                                 ; 39 (1)            ; 153 (77)     ; 9472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK                                                                                                                                                                                                        ; work         ;
;       |dc_fifo:iDC_FIFO|                                                           ; 38 (0)            ; 76 (0)       ; 9472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO                                                                                                                                                                                       ; work         ;
;          |dcfifo:dcfifo_component|                                                 ; 38 (0)            ; 76 (0)       ; 9472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component                                                                                                                                                               ; work         ;
;             |dcfifo_idl1:auto_generated|                                           ; 38 (5)            ; 76 (19)      ; 9472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated                                                                                                                                    ; work         ;
;                |a_graycounter_41c:wrptr_gp|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_41c:wrptr_gp                                                                                                         ; work         ;
;                |a_graycounter_g86:rdptr_g1p|                                       ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_g86:rdptr_g1p                                                                                                        ; work         ;
;                |alt_synch_pipe_8u7:rs_dgwp|                                        ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp                                                                                                         ; work         ;
;                   |dffpipe_2v8:dffpipe8|                                           ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe8                                                                                    ; work         ;
;                |alt_synch_pipe_9u7:ws_dgrp|                                        ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp                                                                                                         ; work         ;
;                   |dffpipe_3v8:dffpipe11|                                          ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe11                                                                                   ; work         ;
;                |altsyncram_7j01:fifo_ram|                                          ; 0 (0)             ; 0 (0)        ; 9472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram                                                                                                           ; work         ;
;                   |altsyncram_i7e1:altsyncram5|                                    ; 0 (0)             ; 0 (0)        ; 9472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5                                                                               ; work         ;
;                |cmpr_t16:rdempty_eq_comp|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:rdempty_eq_comp                                                                                                           ; work         ;
;                |cmpr_t16:wrfull_eq_comp|                                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:wrfull_eq_comp                                                                                                            ; work         ;
;                |dffpipe_c2e:rdaclr|                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr                                                                                                                 ; work         ;
;    |ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|                                                 ; 39 (1)            ; 151 (75)     ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK                                                                                                                                                                                                        ; work         ;
;       |dc_fifo:iDC_FIFO|                                                           ; 38 (0)            ; 76 (0)       ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO                                                                                                                                                                                       ; work         ;
;          |dcfifo:dcfifo_component|                                                 ; 38 (0)            ; 76 (0)       ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component                                                                                                                                                               ; work         ;
;             |dcfifo_idl1:auto_generated|                                           ; 38 (5)            ; 76 (19)      ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated                                                                                                                                    ; work         ;
;                |a_graycounter_41c:wrptr_gp|                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_41c:wrptr_gp                                                                                                         ; work         ;
;                |a_graycounter_g86:rdptr_g1p|                                       ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_g86:rdptr_g1p                                                                                                        ; work         ;
;                |alt_synch_pipe_8u7:rs_dgwp|                                        ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp                                                                                                         ; work         ;
;                   |dffpipe_2v8:dffpipe8|                                           ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe8                                                                                    ; work         ;
;                |alt_synch_pipe_9u7:ws_dgrp|                                        ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp                                                                                                         ; work         ;
;                   |dffpipe_3v8:dffpipe11|                                          ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe11                                                                                   ; work         ;
;                |altsyncram_7j01:fifo_ram|                                          ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram                                                                                                           ; work         ;
;                   |altsyncram_i7e1:altsyncram5|                                    ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5                                                                               ; work         ;
;                |cmpr_t16:rdempty_eq_comp|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:rdempty_eq_comp                                                                                                           ; work         ;
;                |cmpr_t16:wrfull_eq_comp|                                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:wrfull_eq_comp                                                                                                            ; work         ;
;                |dffpipe_c2e:rdaclr|                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr                                                                                                                 ; work         ;
;    |EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|                                            ; 4 (4)             ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL                                                                                                                                                                                                   ; work         ;
;    |EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|                                            ; 5 (5)             ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL                                                                                                                                                                                                   ; work         ;
;    |PACKET_CHECK:iPACKET_CHECK|                                                    ; 42 (42)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|PACKET_CHECK:iPACKET_CHECK                                                                                                                                                                                                           ; work         ;
;    |fft:iFFT|                                                                      ; 1348 (0)          ; 1420 (0)     ; 36864       ; 6            ; 0       ; 3         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT                                                                                                                                                                                                                             ; work         ;
;       |asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|                             ; 1348 (373)        ; 1420 (290)   ; 36864       ; 6            ; 0       ; 3         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst                                                                                                                                                                              ; work         ;
;          |asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|                                ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A                                                                                                                                     ; work         ;
;             |asj_fft_data_ram:dat_A|                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A                                                                                                              ; work         ;
;                |altsyncram:\gen_M4K:altsyncram_component|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                     ; work         ;
;                   |altsyncram_1al3:auto_generated|                                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1al3:auto_generated                                      ; work         ;
;          |asj_fft_1tdp_rom:\gen_se:gen_new:twrom|                                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom                                                                                                                                       ; work         ;
;             |asj_fft_twid_rom_tdp:\gen_auto:sin_1n|                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n                                                                                                 ; work         ;
;                |altsyncram:altsyncram_component|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component                                                                 ; work         ;
;                   |altsyncram_7g62:auto_generated|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_7g62:auto_generated                                  ; work         ;
;          |asj_fft_bfp_ctrl:\gen_se:bfpc|                                           ; 19 (6)            ; 17 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc                                                                                                                                                ; work         ;
;             |asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2                                                                                       ; work         ;
;             |asj_fft_tdl_bit_rst:\gen_so_crtl:gen_se_so:delay_next_pass|           ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit_rst:\gen_so_crtl:gen_se_so:delay_next_pass                                                                                     ; work         ;
;          |asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|                               ; 24 (24)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen                                                                                                                                    ; work         ;
;          |asj_fft_dataadgen:rd_adgen|                                              ; 24 (24)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                   ; work         ;
;          |asj_fft_dft_bfp_sgl:\gen_se:bfpdft|                                      ; 671 (338)         ; 853 (387)    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft                                                                                                                                           ; work         ;
;             |asj_fft_bfp_i:bfp_scale|                                              ; 66 (66)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale                                                                                                                   ; work         ;
;             |asj_fft_bfp_o:bfp_detect|                                             ; 33 (33)           ; 33 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect                                                                                                                  ; work         ;
;                |asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3| ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3                                                ; work         ;
;                |asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass                                                 ; work         ;
;             |asj_fft_cmult_can:\gen_canonic:cm1|                                   ; 196 (130)         ; 369 (241)    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1                                                                                                        ; work         ;
;                |asj_fft_pround:\gen_unsc:u0|                                       ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0                                                                            ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                            ; work         ;
;                      |add_sub_l1j:auto_generated|                                  ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_l1j:auto_generated ; work         ;
;                |asj_fft_pround:\gen_unsc:u1|                                       ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1                                                                            ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                            ; work         ;
;                      |add_sub_l1j:auto_generated|                                  ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_l1j:auto_generated ; work         ;
;                |lpm_mult:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d|                ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d                                                     ; work         ;
;                   |mult_a701:auto_generated|                                       ; 0 (0)             ; 32 (32)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d|mult_a701:auto_generated                            ; work         ;
;                |lpm_mult:\gen_ded_m1:gen_unext_m_ac:m_ac|                          ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_ac:m_ac                                                               ; work         ;
;                   |mult_6701:auto_generated|                                       ; 0 (0)             ; 32 (32)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_ac:m_ac|mult_6701:auto_generated                                      ; work         ;
;                |lpm_mult:\gen_ded_m1:gen_unext_m_bd:m_bd|                          ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_bd:m_bd                                                               ; work         ;
;                   |mult_6701:auto_generated|                                       ; 0 (0)             ; 32 (32)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_bd:m_bd|mult_6701:auto_generated                                      ; work         ;
;             |asj_fft_pround:\gen_full_rnd:u0|                                      ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0                                                                                                           ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                   ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                           ; work         ;
;                   |add_sub_p1j:auto_generated|                                     ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_p1j:auto_generated                                ; work         ;
;             |asj_fft_pround:\gen_full_rnd:u1|                                      ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1                                                                                                           ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                   ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                           ; work         ;
;                   |add_sub_p1j:auto_generated|                                     ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_p1j:auto_generated                                ; work         ;
;          |asj_fft_in_write_sgl:writer|                                             ; 70 (70)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer                                                                                                                                                  ; work         ;
;          |asj_fft_m_k_counter:ctrl|                                                ; 32 (32)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl                                                                                                                                                     ; work         ;
;          |asj_fft_tdl_bit:\no_del_input_blk:delay_next_block|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit:\no_del_input_blk:delay_next_block                                                                                                                           ; work         ;
;          |asj_fft_tdl_bit_rst:delay_swd|                                           ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit_rst:delay_swd                                                                                                                                                ; work         ;
;          |asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|                        ; 84 (84)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors                                                                                                                             ; work         ;
;          |asj_fft_unbburst_sose_ctrl:ccc|                                          ; 42 (42)           ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc                                                                                                                                               ; work         ;
;    |spi3_rx:iSPI3_RX|                                                              ; 146 (0)           ; 285 (0)      ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_rx:iSPI3_RX                                                                                                                                                                                                                     ; work         ;
;       |auk_pac_mrx_mw:auk_pac_mrx_mw_inst|                                         ; 146 (0)           ; 285 (0)      ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst                                                                                                                                                                                  ; work         ;
;          |auk_pac_mrx:mrx|                                                         ; 146 (0)           ; 285 (0)      ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx                                                                                                                                                                  ; work         ;
;             |auk_pac_convwr:\CONVA:1:CONVA_WR:convwr|                              ; 12 (12)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr                                                                                                                          ; work         ;
;             |auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|                                  ; 108 (108)         ; 144 (144)    ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo                                                                                                                              ; work         ;
;                |altsyncram:\LPMINST:g4:altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component                                                                                  ; work         ;
;                   |altsyncram_vpk1:auto_generated|                                 ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated                                                   ; work         ;
;             |auk_pac_p3mrx:\IOA_P3MRX:p3mrx|                                       ; 26 (26)           ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_p3mrx:\IOA_P3MRX:p3mrx                                                                                                                                   ; work         ;
;    |spi3_tx:iSPI3_TX|                                                              ; 212 (0)           ; 273 (0)      ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_tx:iSPI3_TX                                                                                                                                                                                                                     ; work         ;
;       |auk_pac_mtx_mw:auk_pac_mtx_mw_inst|                                         ; 212 (0)           ; 273 (0)      ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst                                                                                                                                                                                  ; work         ;
;          |auk_pac_mtx:mtx|                                                         ; 212 (0)           ; 273 (0)      ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx                                                                                                                                                                  ; work         ;
;             |auk_pac_convio:\IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio|        ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convio:\IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio                                                                                                    ; work         ;
;             |auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|                              ; 24 (24)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd                                                                                                                          ; work         ;
;             |auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|                                  ; 111 (111)         ; 144 (144)    ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo                                                                                                                              ; work         ;
;                |altsyncram:\LPMINST:g4:altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component                                                                                  ; work         ;
;                   |altsyncram_vpk1:auto_generated|                                 ; 0 (0)             ; 0 (0)        ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated                                                   ; work         ;
;             |auk_pac_p3mtx:\IOA_P3MTX:p3mtx|                                       ; 47 (39)           ; 66 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx                                                                                                                                   ; work         ;
;                |auk_pac_poll:poll|                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_poll:poll                                                                                                                 ; work         ;
;                |auk_pac_portsel:portsel|                                           ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_portsel:portsel                                                                                                           ; work         ;
+------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5|ALTSYNCRAM                                              ; M4K  ; True Dual Port   ; 256          ; 37           ; 256          ; 37           ; 9472  ; None ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5|ALTSYNCRAM                                              ; M4K  ; True Dual Port   ; 256          ; 37           ; 256          ; 37           ; 9472  ; None ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1al3:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_7g62:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 16           ; 256          ; 16           ; 4096  ; None ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 128          ; 37           ; 128          ; 37           ; 4736  ; None ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 128          ; 37           ; 128          ; 37           ; 4736  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                               ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------+----------------------------------------------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File                                    ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------+----------------------------------------------------+
; Altera ; FFT                            ; 2.2.1   ; Apr 2006     ; Licensed     ; |LAB_DESIGN|fft:iFFT         ; /home/rzhou/work/workshop/OPT/ip/fft/fft.v         ;
; Altera ; POS-PHY Level 2 and 3 Compiler ; 1.4.1   ; Apr 2008     ; Licensed     ; |LAB_DESIGN|spi3_rx:iSPI3_RX ; /home/rzhou/work/workshop/OPT/ip/spi3_rx/spi3_rx.v ;
; Altera ; POS-PHY Level 2 and 3 Compiler ; 1.4.1   ; Apr 2008     ; Licensed     ; |LAB_DESIGN|spi3_tx:iSPI3_TX ; /home/rzhou/work/workshop/OPT/ip/spi3_tx/spi3_tx.v ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|rd_state ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------+
; Name              ; rd_state.set_flag ; rd_state.set_data ; rd_state.waiting                                                                 ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------+
; rd_state.waiting  ; 0                 ; 0                 ; 0                                                                                ;
; rd_state.set_data ; 0                 ; 1                 ; 1                                                                                ;
; rd_state.set_flag ; 1                 ; 0                 ; 1                                                                                ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|wr_state ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------+
; Name              ; wr_state.set_flag ; wr_state.set_data ; wr_state.waiting                                                                 ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------+
; wr_state.waiting  ; 0                 ; 0                 ; 0                                                                                ;
; wr_state.set_data ; 0                 ; 1                 ; 1                                                                                ;
; wr_state.set_flag ; 1                 ; 0                 ; 1                                                                                ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state              ;
+---------------+----------+----------+----------+----------+----------+----------+----------+---------------+---------------+---------------+---------------+
; Name          ; state.s8 ; state.s7 ; state.s6 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1_busy ; state.s1_idle ; state.s0_busy ; state.s0_idle ;
+---------------+----------+----------+----------+----------+----------+----------+----------+---------------+---------------+---------------+---------------+
; state.s0_idle ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0             ; 0             ; 0             ; 0             ;
; state.s0_busy ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0             ; 0             ; 1             ; 1             ;
; state.s1_idle ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0             ; 1             ; 0             ; 1             ;
; state.s1_busy ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1             ; 0             ; 0             ; 1             ;
; state.s2      ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0             ; 0             ; 0             ; 1             ;
; state.s3      ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0             ; 0             ; 0             ; 1             ;
; state.s4      ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0             ; 0             ; 0             ; 1             ;
; state.s5      ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0             ; 0             ; 0             ; 1             ;
; state.s6      ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0             ; 0             ; 0             ; 1             ;
; state.s7      ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0             ; 0             ; 0             ; 1             ;
; state.s8      ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0             ; 0             ; 0             ; 1             ;
+---------------+----------+----------+----------+----------+----------+----------+----------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state                                      ;
+-------------------+-----------------+--------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+
; Name              ; state.ST_packet ; state.ST_ack ; state.ST_pending1 ; state.ST_pending2 ; state.ST_pending3 ; state.ST_pending4 ; state.ST_pending5 ; state.ST_pending ;
+-------------------+-----------------+--------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+
; state.ST_pending  ; 0               ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ;
; state.ST_pending5 ; 0               ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                ;
; state.ST_pending4 ; 0               ; 0            ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                ;
; state.ST_pending3 ; 0               ; 0            ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                ;
; state.ST_pending2 ; 0               ; 0            ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.ST_pending1 ; 0               ; 0            ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.ST_ack      ; 0               ; 1            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; state.ST_packet   ; 1               ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
+-------------------+-----------------+--------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur                                                                                                      ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; Name                      ; fft_s1_cur.FFT_PROCESS_A ; fft_s1_cur.NO_WRITE ; fft_s1_cur.DONE_WRITING ; fft_s1_cur.EARLY_DONE ; fft_s1_cur.WRITE_INPUT ; fft_s1_cur.WAIT_FOR_INPUT ; fft_s1_cur.IDLE ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; fft_s1_cur.IDLE           ; 0                        ; 0                   ; 0                       ; 0                     ; 0                      ; 0                         ; 0               ;
; fft_s1_cur.WAIT_FOR_INPUT ; 0                        ; 0                   ; 0                       ; 0                     ; 0                      ; 1                         ; 1               ;
; fft_s1_cur.WRITE_INPUT    ; 0                        ; 0                   ; 0                       ; 0                     ; 1                      ; 0                         ; 1               ;
; fft_s1_cur.EARLY_DONE     ; 0                        ; 0                   ; 0                       ; 1                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.DONE_WRITING   ; 0                        ; 0                   ; 1                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.NO_WRITE       ; 0                        ; 1                   ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.FFT_PROCESS_A  ; 1                        ; 0                   ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur                                                                                  ;
+-------------------------------+---------------------+---------------------------+----------------------+----------------------+-------------------------------+-----------------+
; Name                          ; fft_s2_cur.LPP_DONE ; fft_s2_cur.LPP_OUTPUT_RDY ; fft_s2_cur.FIRST_LPP ; fft_s2_cur.START_LPP ; fft_s2_cur.WAIT_FOR_LPP_INPUT ; fft_s2_cur.IDLE ;
+-------------------------------+---------------------+---------------------------+----------------------+----------------------+-------------------------------+-----------------+
; fft_s2_cur.IDLE               ; 0                   ; 0                         ; 0                    ; 0                    ; 0                             ; 0               ;
; fft_s2_cur.WAIT_FOR_LPP_INPUT ; 0                   ; 0                         ; 0                    ; 0                    ; 1                             ; 1               ;
; fft_s2_cur.START_LPP          ; 0                   ; 0                         ; 0                    ; 1                    ; 0                             ; 1               ;
; fft_s2_cur.FIRST_LPP          ; 0                   ; 0                         ; 1                    ; 0                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_OUTPUT_RDY     ; 0                   ; 1                         ; 0                    ; 0                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_DONE           ; 1                   ; 0                         ; 0                    ; 0                    ; 0                             ; 1               ;
+-------------------------------+---------------------+---------------------------+----------------------+----------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet ;
+------------------+--------------+-------------+------------------+-----------------------------------------------------------------------------------+
; Name             ; sdet.DISABLE ; sdet.ENABLE ; sdet.BLOCK_READY ; sdet.IDLE                                                                         ;
+------------------+--------------+-------------+------------------+-----------------------------------------------------------------------------------+
; sdet.IDLE        ; 0            ; 0           ; 0                ; 0                                                                                 ;
; sdet.BLOCK_READY ; 0            ; 0           ; 1                ; 1                                                                                 ;
; sdet.ENABLE      ; 0            ; 1           ; 0                ; 1                                                                                 ;
; sdet.DISABLE     ; 1            ; 0           ; 0                ; 1                                                                                 ;
+------------------+--------------+-------------+------------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k_state ;
+-----------------------+--------------+-----------------------+-----------------+-------------------------------------+
; Name                  ; k_state.HOLD ; k_state.NEXT_PASS_UPD ; k_state.RUN_CNT ; k_state.IDLE                        ;
+-----------------------+--------------+-----------------------+-----------------+-------------------------------------+
; k_state.IDLE          ; 0            ; 0                     ; 0               ; 0                                   ;
; k_state.RUN_CNT       ; 0            ; 0                     ; 1               ; 1                                   ;
; k_state.NEXT_PASS_UPD ; 0            ; 1                     ; 0               ; 1                                   ;
; k_state.HOLD          ; 1            ; 0                     ; 0               ; 1                                   ;
+-----------------------+--------------+-----------------------+-----------------+-------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|rd_state ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------+
; Name              ; rd_state.set_flag ; rd_state.set_data ; rd_state.waiting                                                                 ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------+
; rd_state.waiting  ; 0                 ; 0                 ; 0                                                                                ;
; rd_state.set_data ; 0                 ; 1                 ; 1                                                                                ;
; rd_state.set_flag ; 1                 ; 0                 ; 1                                                                                ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|wr_state ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------+
; Name              ; wr_state.set_flag ; wr_state.set_data ; wr_state.waiting                                                                 ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------+
; wr_state.waiting  ; 0                 ; 0                 ; 0                                                                                ;
; wr_state.set_data ; 0                 ; 1                 ; 1                                                                                ;
; wr_state.set_flag ; 1                 ; 0                 ; 1                                                                                ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr|state ;
+---------------+----------+----------+----------+----------+----------+----------+----------+---------------+---------------+------------------+
; Name          ; state.s8 ; state.s7 ; state.s6 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1_busy ; state.s1_idle ; state.s0_idle    ;
+---------------+----------+----------+----------+----------+----------+----------+----------+---------------+---------------+------------------+
; state.s0_idle ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0             ; 0             ; 0                ;
; state.s1_idle ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0             ; 1             ; 1                ;
; state.s1_busy ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1             ; 0             ; 1                ;
; state.s2      ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0             ; 0             ; 1                ;
; state.s3      ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0             ; 0             ; 1                ;
; state.s4      ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0             ; 0             ; 1                ;
; state.s5      ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0             ; 0             ; 1                ;
; state.s6      ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0             ; 0             ; 1                ;
; state.s7      ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0             ; 0             ; 1                ;
; state.s8      ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0             ; 0             ; 1                ;
+---------------+----------+----------+----------+----------+----------+----------+----------+---------------+---------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_rst_n                                                                              ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_cs_n                                                                               ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_en                                                                                 ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_wr                                                                                 ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[0]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[1]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[2]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[3]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[4]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[5]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[6]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[7]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[8]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[9]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[10]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[11]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[12]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[13]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[14]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[15]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[16]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[17]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[18]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[19]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[20]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[21]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[22]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[23]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[24]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[25]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[26]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[27]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[28]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[29]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[30]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[31]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[32]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[33]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[34]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_data[35]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_rst_n                                                                              ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_cs_n                                                                               ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_en                                                                                 ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_rd_n                                                                               ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_rst_n_dup                                                                          ; yes                                                              ; yes                                        ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_rst_n_dup                                                                          ; yes                                                              ; yes                                        ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr|dffe7a[0] ; yes                                                              ; yes                                        ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr|dffe7a[0] ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[32]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[0]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[1]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[2]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[3]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[4]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[5]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[6]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[7]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[8]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[9]                                                                            ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[10]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[11]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[12]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[13]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[14]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[15]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[16]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[17]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[18]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[19]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[20]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[21]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[22]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[23]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[24]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[25]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[26]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[27]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[28]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[29]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[30]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[31]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[33]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[34]                                                                           ; yes                                                              ; yes                                        ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_data[35]                                                                           ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|wr_data[34]                                                                                                                                                                            ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|wr_data[34]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|wr_data[35..36]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_dirn                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa0                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa1                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa2                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa3                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa4                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa5                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa6                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa7                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa8                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|parity_ff                                                                              ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa0                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa1                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa2                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa3                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa4                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa5                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa6                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa7                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa8                                                                           ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|parity_ff                                                                              ; Lost fanout                                                                                                                                                           ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|addresult_ac_bd[32]                                                                    ; Lost fanout                                                                                                                                                           ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|result_a_b_c_d_se[32..33]                                                              ; Lost fanout                                                                                                                                                           ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d|mult_a701:auto_generated|dffe3a[32] ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_portsel:portsel|poll_address[0]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|result_b_d_se[32]                                                                      ; Lost fanout                                                                                                                                                           ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|result_a_c_se[32]                                                                      ; Lost fanout                                                                                                                                                           ;
; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|reg_rd_ena                                                                                                                                                                             ; Merged with spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convio:\IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio|state                   ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|dav_hold                                                                                                 ; Merged with spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|dav_out                                       ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|oe                                                                                                                                                           ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|val_out                                                                                           ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|exp_en                                                                                                                                                       ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop_d                                                                                             ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[0]                      ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2|tdl_arr[0] ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|sr[1..2]                                                                                                                  ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|si[1]                                                          ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|si[2]                                                                                                                     ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|si[1]                                                          ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_soe:delay_swd|tdl_arr[0]                                                                                ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|wren[0]                                                               ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_p3mrx:\IOA_P3MRX:p3mrx|rd_out1                                                                                                           ; Merged with spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_p3mrx:\IOA_P3MRX:p3mrx|state                                                  ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[0]                                                                                               ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[0]                                    ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[16]                                                                                                         ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[15]                                              ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[16]                                                                                                         ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[15]                                              ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[16]                                                                                                         ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[15]                                              ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[16]                                                                                                         ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[15]                                              ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|addresult_ac_bd[0]                                                                     ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|result_real_1_tmp[0]        ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s2                                                                                                 ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s3                                                                                                 ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s4                                                                                                 ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s5                                                                                                 ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s6                                                                                                 ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s7                                                                                                 ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s8                                                                                                 ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state.ST_pending5                                                                                                 ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state.ST_pending4                                                                                                 ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state.ST_pending3                                                                                                 ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state.ST_pending2                                                                                                 ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state.ST_pending1                                                                                                 ; Lost fanout                                                                                                                                                           ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state.ST_ack                                                                                                      ; Lost fanout                                                                                                                                                           ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr|state.s2                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr|state.s3                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr|state.s4                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr|state.s5                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr|state.s6                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr|state.s7                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr|state.s8                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|wren[0]                                                                                                                          ; Merged with fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.IDLE                                                                                   ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k[10..11]                                                                                                                           ; Lost fanout                                                                                                                                                           ;
; Total Number of Removed Registers = 71                                                                                                                                                                               ;                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal ; Registers Removed due to This Register                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|addresult_ac_bd[32]   ; Lost Fanouts       ; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|result_b_d_se[32]                                                                      ;
; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|result_a_b_c_d_se[32] ; Lost Fanouts       ; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d|mult_a701:auto_generated|dffe3a[32] ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2425  ;
; Number of registers using Synchronous Clear  ; 113   ;
; Number of registers using Synchronous Load   ; 77    ;
; Number of registers using Asynchronous Clear ; 1100  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 568   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_p3mrx:\IOA_P3MRX:p3mrx|rd_out                     ; 1       ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|wr_out                     ; 1       ;
; EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reg_fifo_cs_n                                                                              ; 1       ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_cs_n                                                                              ; 1       ;
; EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reg_fifo_rd_n                                                                              ; 1       ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|int_dav_wr            ; 1       ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|wr_addr_plus1[0]      ; 4       ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|rd_empty              ; 11      ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|rd_empty              ; 11      ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|rd_addr_plus1[0]      ; 5       ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|int_dav_wr            ; 5       ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|wr_addr_plus1[0]      ; 4       ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|reg_rd_empty          ; 1       ;
; spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|rd_pckt_addr_plus1[0] ; 4       ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|rd_addr_plus1[0]      ; 5       ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|reg_rd_empty          ; 1       ;
; spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|rd_pckt_addr_plus1[0] ; 4       ;
; Total number of inverted registers = 17                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LAB_DESIGN|PACKET_CHECK:iPACKET_CHECK|count[0]                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[9]                                       ;
; 3:1                ; 34 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_imag_out[9]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[8]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|slb_i[2]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[0]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_8pts[1]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[3][1][0]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[1][0][10]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[2][1][12]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][0][10]                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|perm_addr[7]                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[0]                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[4]                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[2]                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[4]                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[0]                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[2]                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[6]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale|r_array_out[0][0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale|i_array_out[0][3]  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale|i_array_out[0][4]  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|eop_out                                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|slb_last[2]                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[6]                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[2]                                       ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|twiddle_data_real[5]                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale|r_array_out[0][15] ;
; 8:1                ; 15 bits   ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; Yes        ; |LAB_DESIGN|fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|twiddle_data_imag[2]                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|rd_state~4                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LAB_DESIGN|spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|wr_state~5                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|rd_state~5                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|wr_state~4                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |LAB_DESIGN|spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr|Selector1                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for Top-level Entity: |LAB_DESIGN     ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reset_sclk ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reset_sclk ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wr_rst_n   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wr_rst_n   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd_rst_n   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd_rst_n   ;
+------------------------------+-------+------+------------+


+-----------------------------------------------+
; Source assignments for spi3_rx:iSPI3_RX       ;
+---------------------------+-------+------+----+
; Assignment                ; Value ; From ; To ;
+---------------------------+-------+------+----+
; SUPPRESS_DA_RULE_INTERNAL ; z100  ; -    ; -  ;
+---------------------------+-------+------+----+


+----------------------------------------------------------------------------+
; Source assignments for spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst ;
+-----------------+--------------------------+------+------------------------+
; Assignment      ; Value                    ; From ; To                     ;
+-----------------+--------------------------+------+------------------------+
; DISABLE_DA_RULE ; d101,r101,d102,r102,d103 ; -    ; -                      ;
+-----------------+--------------------------+------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_wrside_flag_meta                                                                     ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[6]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[5]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[4]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[3]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[2]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[1]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[0]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_flag_meta                                                                     ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_flag_meta2                                                                    ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_rdside_flag_meta                                                                     ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[6]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[5]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[4]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[3]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[2]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[1]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[0]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_flag_meta                                                                     ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_flag_meta2                                                                    ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[6]                                                             ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[5]                                                             ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[4]                                                             ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[3]                                                             ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[2]                                                             ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[1]                                                             ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[0]                                                             ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for PACKET_CHECK:iPACKET_CHECK      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; parity0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; parity0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; parity1  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; parity1  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; parity2  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; parity2  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; parity3  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; parity3  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; parity4  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; parity4  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; parity5  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; parity5  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; parity6  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; parity6  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; parity7  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; parity7  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; parity8  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; parity8  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; parity9  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; parity9  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; parity10 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; parity10 ;
+------------------------------+-------+------+----------+


+-----------------------------------------------+
; Source assignments for fft:iFFT               ;
+---------------------------+-------+------+----+
; Assignment                ; Value ; From ; To ;
+---------------------------+-------+------+----+
; SUPPRESS_DA_RULE_INTERNAL ; z100  ; -    ; -  ;
+---------------------------+-------+------+----+


+--------------------------------------------------------------------------------+
; Source assignments for fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1al3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_7g62:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated                                          ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                             ; From            ; To                        ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                               ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                              ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                              ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                              ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                               ; -               ; p0addr                    ;
; CUT                             ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe11|dffe12a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe11|dffe12a*        ; -               ; -                         ;
; CUT                             ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe8|dffe9a   ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe8|dffe9a*  ; -               ; -                         ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                         ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                              ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                 ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_41c:wrptr_gp ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                       ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                        ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                           ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                            ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe8 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                           ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                            ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe11 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL        ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; PRESERVE_REGISTER            ; on    ; -    ; reg_fifo_rst_n_dup ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reset_delay        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reset_delay        ;
+------------------------------+-------+------+--------------------+


+------------------------------------------------------------------+
; Source assignments for EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL        ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; PRESERVE_REGISTER            ; on    ; -    ; reg_fifo_rst_n_dup ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reset_delay        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reset_delay        ;
+------------------------------+-------+------+--------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------+
; Assignment                      ; Value ; From ; To                                           ;
+---------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                            ;
+---------------------------------+-------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated                                          ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                             ; From            ; To                        ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                               ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                              ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                              ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                              ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                               ; -               ; p0addr                    ;
; CUT                             ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe11|dffe12a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe11|dffe12a*        ; -               ; -                         ;
; CUT                             ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe8|dffe9a   ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe8|dffe9a*  ; -               ; -                         ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                         ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                              ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                 ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_41c:wrptr_gp ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                       ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                        ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                           ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                            ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe8 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                           ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                            ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe11 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Source assignments for spi3_tx:iSPI3_TX       ;
+---------------------------+-------+------+----+
; Assignment                ; Value ; From ; To ;
+---------------------------+-------+------+----+
; SUPPRESS_DA_RULE_INTERNAL ; z100  ; -    ; -  ;
+---------------------------+-------+------+----+


+----------------------------------------------------------------------------+
; Source assignments for spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst ;
+-----------------+--------------------------+------+------------------------+
; Assignment      ; Value                    ; From ; To                     ;
+-----------------+--------------------------+------+------------------------+
; DISABLE_DA_RULE ; d101,r101,d102,r102,d103 ; -    ; -                      ;
+-----------------+--------------------------+------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_wrside_flag_meta                                                                     ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[6]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[5]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[4]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[3]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[2]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[1]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_addr_meta[0]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_flag_meta                                                                     ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_wrside_flag_meta2                                                                    ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; rd_rdside_flag_meta                                                                     ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[6]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[5]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[4]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[3]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[2]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[1]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_addr_meta[0]                                                                  ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_flag_meta                                                                     ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_rdside_flag_meta2                                                                    ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[6]                                                             ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[5]                                                             ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[4]                                                             ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[3]                                                             ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[2]                                                             ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[1]                                                             ;
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; wr_pckt_rdside_addr_meta[0]                                                             ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst ;
+------------------------------+-------+-----------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                      ;
+------------------------------+-------+-----------------------------------------------------------+
; gdata_width0                 ; 32    ; Signed Integer                                            ;
; gdpav_width_in0              ; 8     ; Signed Integer                                            ;
; gaddr_width_in0              ; 8     ; Signed Integer                                            ;
; gdpav_width_out0             ; 1     ; Signed Integer                                            ;
; gaddr_width_out0             ; 1     ; Signed Integer                                            ;
; gmod_width0                  ; 2     ; Signed Integer                                            ;
; gdata_width1                 ; 32    ; Signed Integer                                            ;
; gdpav_width_in1              ; 8     ; Signed Integer                                            ;
; gaddr_width_in1              ; 8     ; Signed Integer                                            ;
; gdpav_width_out1             ; 1     ; Signed Integer                                            ;
; gaddr_width_out1             ; 1     ; Signed Integer                                            ;
; gmod_width1                  ; 2     ; Signed Integer                                            ;
; gdata_width2                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in2              ; 8     ; Signed Integer                                            ;
; gaddr_width_in2              ; 8     ; Signed Integer                                            ;
; gdpav_width_out2             ; 8     ; Signed Integer                                            ;
; gaddr_width_out2             ; 8     ; Signed Integer                                            ;
; gmod_width2                  ; 4     ; Signed Integer                                            ;
; gdata_width3                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in3              ; 8     ; Signed Integer                                            ;
; gaddr_width_in3              ; 8     ; Signed Integer                                            ;
; gdpav_width_out3             ; 8     ; Signed Integer                                            ;
; gaddr_width_out3             ; 8     ; Signed Integer                                            ;
; gmod_width3                  ; 4     ; Signed Integer                                            ;
; gdata_width4                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in4              ; 8     ; Signed Integer                                            ;
; gaddr_width_in4              ; 8     ; Signed Integer                                            ;
; gdpav_width_out4             ; 8     ; Signed Integer                                            ;
; gaddr_width_out4             ; 8     ; Signed Integer                                            ;
; gmod_width4                  ; 4     ; Signed Integer                                            ;
; gdata_width5                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in5              ; 8     ; Signed Integer                                            ;
; gaddr_width_in5              ; 8     ; Signed Integer                                            ;
; gdpav_width_out5             ; 8     ; Signed Integer                                            ;
; gaddr_width_out5             ; 8     ; Signed Integer                                            ;
; gmod_width5                  ; 4     ; Signed Integer                                            ;
; gdata_width6                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in6              ; 8     ; Signed Integer                                            ;
; gaddr_width_in6              ; 8     ; Signed Integer                                            ;
; gdpav_width_out6             ; 8     ; Signed Integer                                            ;
; gaddr_width_out6             ; 8     ; Signed Integer                                            ;
; gmod_width6                  ; 4     ; Signed Integer                                            ;
; gdata_width7                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in7              ; 8     ; Signed Integer                                            ;
; gaddr_width_in7              ; 8     ; Signed Integer                                            ;
; gdpav_width_out7             ; 8     ; Signed Integer                                            ;
; gaddr_width_out7             ; 8     ; Signed Integer                                            ;
; gmod_width7                  ; 4     ; Signed Integer                                            ;
; gdata_width8                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in8              ; 8     ; Signed Integer                                            ;
; gaddr_width_in8              ; 8     ; Signed Integer                                            ;
; gdpav_width_out8             ; 8     ; Signed Integer                                            ;
; gaddr_width_out8             ; 8     ; Signed Integer                                            ;
; gmod_width8                  ; 4     ; Signed Integer                                            ;
; gio_usesignals               ; 0     ; Signed Integer                                            ;
; gio_number_of_interface_a    ; 1     ; Signed Integer                                            ;
; gio_number_of_interface_b    ; 1     ; Signed Integer                                            ;
; gio_number_of_fifo           ; 1     ; Signed Integer                                            ;
; gdevice                      ; 7     ; Signed Integer                                            ;
; gio_bus_mode                 ; 1 2   ; String                                                    ;
; gio_bus_level                ; 2 2   ; String                                                    ;
; gio_bus_type                 ; 0 1   ; String                                                    ;
; gio_bus_direction            ; 1 0   ; String                                                    ;
; gio_reset                    ; 0 0   ; String                                                    ;
; gio_address_channels         ; 1 1   ; String                                                    ;
; gio_address_range            ; 0 1   ; String                                                    ;
; gio_address_width            ; 0 0   ; String                                                    ;
; gio_address_style            ; 0 0   ; String                                                    ;
; gio_base_address             ; 0 0   ; String                                                    ;
; gio_address_mask             ; 0 0   ; String                                                    ;
; gio_transfer_mode            ; 0 0   ; String                                                    ;
; gio_dpav_range               ; 1 0   ; String                                                    ;
; gio_spav_present             ; 0 0   ; String                                                    ;
; gio_ppav_present             ; 0 0   ; String                                                    ;
; gio_ddav_range               ; 1 1   ; String                                                    ;
; gio_sx_present               ; 0 0   ; String                                                    ;
; gio_val_present              ; 1 1   ; String                                                    ;
; gio_sop_present              ; 1 1   ; String                                                    ;
; gio_eop_present              ; 1 1   ; String                                                    ;
; gio_err_present              ; 1 1   ; String                                                    ;
; gio_prty_present             ; 0 0   ; String                                                    ;
; gio_mod_present              ; 1 1   ; String                                                    ;
; gio_data_width               ; 32 32 ; String                                                    ;
; gfifo_addr_range             ; 0 0   ; String                                                    ;
; gio_prty_error_mode          ; 1 1   ; String                                                    ;
; gio_prty_mode                ; 0 0   ; String                                                    ;
; gio_fifo_burst               ; 8 8   ; String                                                    ;
; gio_remote_burst             ; 8 8   ; String                                                    ;
; gio_full_on_thresh           ; 0 16  ; String                                                    ;
; gio_full_off_thresh          ; 0 16  ; String                                                    ;
; gio_empty_on_thresh          ; 0 8   ; String                                                    ;
; gio_empty_off_thresh         ; 0 14  ; String                                                    ;
; gio_mux_present              ; 1 0   ; String                                                    ;
; gio_conva_present            ; 0 1   ; String                                                    ;
; gio_convb_present            ; 0 0   ; String                                                    ;
; gio_master_empty_thresh      ; 0 0   ; String                                                    ;
; gio_master_full_thresh       ; 0 7   ; String                                                    ;
; gio_master_rd_dav_present    ; 1 1   ; String                                                    ;
; gio_master_val_in_present    ; 1 1   ; String                                                    ;
; gio_master_halt_on_val       ; 1 1   ; String                                                    ;
; gio_data_out_zero            ; 0 0   ; String                                                    ;
; gio_dumb_mode                ; 0 0   ; String                                                    ;
; gio_speculative_read         ; 1 1   ; String                                                    ;
; gio_custom_mode              ; 0 0   ; String                                                    ;
; gio_cell_length              ; 0 0   ; String                                                    ;
; gio_hec_type                 ; 0 0   ; String                                                    ;
; gio_cells_to_packets         ; 0 0   ; String                                                    ;
; gio_packets_to_cells         ; 0 0   ; String                                                    ;
; gpoll_mode                   ; 0 0   ; String                                                    ;
; gpoll_priority_range         ; 0 0   ; String                                                    ;
; gpoll_address_translation    ; 0 0   ; String                                                    ;
; gportsel_mode                ; 0 0   ; String                                                    ;
; gportsel_priority_range      ; 0 0   ; String                                                    ;
; gportsel_portspercycle_width ; 2 2   ; String                                                    ;
; gfifo_sync                   ; 0 0   ; String                                                    ;
; gfifo_present                ; 0 1   ; String                                                    ;
; gfifo_depth                  ; 0 128 ; String                                                    ;
+------------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx ;
+------------------------------+-----------------------------------------------------------------+-----------------+
; Parameter Name               ; Value                                                           ; Type            ;
+------------------------------+-----------------------------------------------------------------+-----------------+
; gio_number_of_interface_a    ; 1                                                               ; Signed Integer  ;
; gio_number_of_interface_b    ; 1                                                               ; Signed Integer  ;
; gio_number_of_fifo           ; 1                                                               ; Signed Integer  ;
; gdevice                      ; 7                                                               ; Signed Integer  ;
; gio_bus_mode                 ; A(D"1",D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2")                 ; Array/Record    ;
; gio_bus_level                ; A(D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2")                 ; Array/Record    ;
; gio_bus_type                 ; A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_bus_direction            ; A(D"1",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_reset                    ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_address_channels         ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_address_range            ; A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_address_width            ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_address_style            ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_base_address             ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_address_mask             ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_transfer_mode            ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_dpav_range               ; A(D"1",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_spav_present             ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_ppav_present             ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_ddav_range               ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_sx_present               ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_val_present              ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_sop_present              ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_eop_present              ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_err_present              ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_prty_present             ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_mod_present              ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_data_width               ; A(D"32",D"32",D"32",D"32",D"32",D"32",D"32",D"32",D"32")        ; Array/Record    ;
; gfifo_addr_range             ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gfifo_sync                   ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_prty_error_mode          ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_prty_mode                ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_mux_present              ; A(D"1",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_conva_present            ; A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_convb_present            ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_master_empty_thresh      ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_master_rd_dav_present    ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_master_val_in_present    ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_master_halt_on_val       ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_data_out_zero            ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_dumb_mode                ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_speculative_read         ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_custom_mode              ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_cell_length              ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_hec_type                 ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_cells_to_packets         ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_packets_to_cells         ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gpoll_mode                   ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gpoll_priority_range         ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gpoll_address_translation    ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gportsel_mode                ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gportsel_priority_range      ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gportsel_portspercycle_width ; A(D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2")                 ; Array/Record    ;
; gfifo_present                ; A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gfifo_depth                  ; A(D"0",D"128",D"128",D"128",D"128",D"128",D"128",D"128",D"128") ; Array/Record    ;
+------------------------------+-----------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_p3mrx:\IOA_P3MRX:p3mrx ;
+------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                                                                     ;
+------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; gio_bus_mode                 ; 1     ; Signed Integer                                                                                           ;
; gio_bus_level                ; 2     ; Signed Integer                                                                                           ;
; gio_bus_type                 ; 0     ; Signed Integer                                                                                           ;
; gio_bus_direction            ; 1     ; Signed Integer                                                                                           ;
; gio_address_channels         ; 1     ; Signed Integer                                                                                           ;
; gio_address_range            ; 0     ; Signed Integer                                                                                           ;
; gio_address_width            ; 0     ; Signed Integer                                                                                           ;
; gio_address_style            ; 0     ; Signed Integer                                                                                           ;
; gio_base_address             ; 0     ; Signed Integer                                                                                           ;
; gio_address_mask             ; 0     ; Signed Integer                                                                                           ;
; gio_transfer_mode            ; 0     ; Signed Integer                                                                                           ;
; gio_dpav_range               ; 1     ; Signed Integer                                                                                           ;
; gio_ppav_present             ; 0     ; Signed Integer                                                                                           ;
; gio_spav_present             ; 0     ; Signed Integer                                                                                           ;
; gio_ddav_range               ; 1     ; Signed Integer                                                                                           ;
; gio_sx_present               ; 0     ; Signed Integer                                                                                           ;
; gio_val_present              ; 1     ; Signed Integer                                                                                           ;
; gio_data_width               ; 32    ; Signed Integer                                                                                           ;
; gio_sop_present              ; 1     ; Signed Integer                                                                                           ;
; gio_eop_present              ; 1     ; Signed Integer                                                                                           ;
; gio_err_present              ; 1     ; Signed Integer                                                                                           ;
; gio_prty_present             ; 0     ; Signed Integer                                                                                           ;
; gio_prty_mode                ; 0     ; Signed Integer                                                                                           ;
; gio_mod_present              ; 1     ; Signed Integer                                                                                           ;
; gio_mod_activelow            ; 0     ; Signed Integer                                                                                           ;
; gio_fifoaddr_range           ; 0     ; Signed Integer                                                                                           ;
; gio_cell_length              ; 0     ; Signed Integer                                                                                           ;
; gio_speculative_read         ; 1     ; Signed Integer                                                                                           ;
; gio_custom_mode              ; 0     ; Signed Integer                                                                                           ;
; gpoll_mode                   ; 0     ; Signed Integer                                                                                           ;
; gpoll_priority_range         ; 0     ; Signed Integer                                                                                           ;
; gpoll_address_translation    ; 0     ; Signed Integer                                                                                           ;
; gportsel_mode                ; 0     ; Signed Integer                                                                                           ;
; gportsel_priority_range      ; 0     ; Signed Integer                                                                                           ;
; gportsel_portspercycle_width ; 2     ; Signed Integer                                                                                           ;
+------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_muxwr:\MUXA_WR:muxwr ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; gmux_type           ; 1     ; Signed Integer                                                                                                  ;
; gmux_data_width     ; 32    ; Signed Integer                                                                                                  ;
; gmux_address_width  ; 0     ; Signed Integer                                                                                                  ;
; gmux_address_range  ; 1     ; Signed Integer                                                                                                  ;
; gmux_fifoaddr_width ; 0     ; Signed Integer                                                                                                  ;
; gmux_sop_present    ; 1     ; Signed Integer                                                                                                  ;
; gmux_eop_present    ; 1     ; Signed Integer                                                                                                  ;
; gmux_err_present    ; 1     ; Signed Integer                                                                                                  ;
; gmux_prty_present   ; 0     ; Signed Integer                                                                                                  ;
; gmux_mod_present    ; 1     ; Signed Integer                                                                                                  ;
; gmux_pipeline       ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                    ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; gconv_bus_mode         ; 1     ; Signed Integer                                                                                                          ;
; gconv_bus_level        ; 2     ; Signed Integer                                                                                                          ;
; gconv_data_in_width    ; 32    ; Signed Integer                                                                                                          ;
; gconv_data_out_width   ; 32    ; Signed Integer                                                                                                          ;
; gconv_address_width    ; 0     ; Signed Integer                                                                                                          ;
; gconv_cell_length_in   ; 0     ; Signed Integer                                                                                                          ;
; gconv_cell_length_out  ; 0     ; Signed Integer                                                                                                          ;
; gconv_hec_type         ; 0     ; Signed Integer                                                                                                          ;
; gconv_sop_present      ; 1     ; Signed Integer                                                                                                          ;
; gconv_sop_detect       ; 0     ; Signed Integer                                                                                                          ;
; gconv_sop_generate     ; 0     ; Signed Integer                                                                                                          ;
; gconv_eop_present      ; 1     ; Signed Integer                                                                                                          ;
; gconv_eop_generate     ; 0     ; Signed Integer                                                                                                          ;
; gconv_err_present      ; 1     ; Signed Integer                                                                                                          ;
; gconv_prty_in_present  ; 0     ; Signed Integer                                                                                                          ;
; gconv_prty_out_present ; 0     ; Signed Integer                                                                                                          ;
; gconv_prty_mode        ; 0     ; Signed Integer                                                                                                          ;
; gconv_mod_in_present   ; 1     ; Signed Integer                                                                                                          ;
; gconv_mod_out_present  ; 1     ; Signed Integer                                                                                                          ;
; gconv_cells_to_packets ; 0     ; Signed Integer                                                                                                          ;
; gconv_packets_to_cells ; 0     ; Signed Integer                                                                                                          ;
; gconv_pipeline         ; 0     ; Signed Integer                                                                                                          ;
; gconv_data_out_zero    ; 0     ; Signed Integer                                                                                                          ;
; gconv_dumb_mode        ; 0     ; Signed Integer                                                                                                          ;
; gconv_custom_mode      ; 0     ; Signed Integer                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                               ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; gdevice                 ; 7     ; Signed Integer                                                                                                     ;
; gfifo_bus_mode          ; 2     ; Signed Integer                                                                                                     ;
; gfifo_bus_level         ; 2     ; Signed Integer                                                                                                     ;
; gfifo_data_width        ; 32    ; Signed Integer                                                                                                     ;
; gfifo_cell_length       ; 0     ; Signed Integer                                                                                                     ;
; gfifo_sop_present       ; 1     ; Signed Integer                                                                                                     ;
; gfifo_eop_present       ; 1     ; Signed Integer                                                                                                     ;
; gfifo_err_present       ; 1     ; Signed Integer                                                                                                     ;
; gfifo_prty_present      ; 0     ; Signed Integer                                                                                                     ;
; gfifo_mod_present       ; 1     ; Signed Integer                                                                                                     ;
; gfifo_val_present       ; 1     ; Signed Integer                                                                                                     ;
; gfifo_depth             ; 128   ; Signed Integer                                                                                                     ;
; gfifo_eop_detect        ; 1     ; Signed Integer                                                                                                     ;
; gfifo_output_registered ; 0     ; Signed Integer                                                                                                     ;
; gfifo_address_width     ; 0     ; Signed Integer                                                                                                     ;
; gfifo_custom_mode       ; 0     ; Signed Integer                                                                                                     ;
; gfifo_custom_in_width   ; 0     ; Signed Integer                                                                                                     ;
; gfifo_custom_out_width  ; 1     ; Signed Integer                                                                                                     ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                              ;
; WIDTH_A                            ; 37                   ; Signed Integer                                                                                                                       ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                       ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; WIDTH_B                            ; 37                   ; Signed Integer                                                                                                                       ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                       ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 4736                 ; Signed Integer                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_vpk1      ; Untyped                                                                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst ;
+----------------+-------------------------------------+-----------------------------------------------+
; Parameter Name ; Value                               ; Type                                          ;
+----------------+-------------------------------------+-----------------------------------------------+
; nps            ; 1024                                ; Signed Integer                                ;
; nume           ; 1                                   ; Signed Integer                                ;
; bfp            ; 1                                   ; Signed Integer                                ;
; mpr            ; 16                                  ; Signed Integer                                ;
; twr            ; 16                                  ; Signed Integer                                ;
; fpr            ; 4                                   ; Signed Integer                                ;
; mram           ; 0                                   ; Signed Integer                                ;
; m512           ; 0                                   ; Signed Integer                                ;
; bpr            ; 16                                  ; Signed Integer                                ;
; bpb            ; 4                                   ; Signed Integer                                ;
; mult_type      ; 0                                   ; Signed Integer                                ;
; mult_imp       ; 0                                   ; Signed Integer                                ;
; rfs1           ; fft_1n1024sin.hex                   ; String                                        ;
; rfs2           ; fft_2n1024sin.hex                   ; String                                        ;
; rfs3           ; fft_3n1024sin.hex                   ; String                                        ;
; rfc1           ; fft_1n1024cos.hex                   ; String                                        ;
; rfc2           ; fft_2n1024cos.hex                   ; String                                        ;
; rfc3           ; fft_3n1024cos.hex                   ; String                                        ;
; srr            ; AUTO_SHIFT_REGISTER_RECOGNITION=OFF ; String                                        ;
+----------------+-------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; nps            ; 1024  ; Signed Integer                                                                                       ;
; arch           ; 3     ; Signed Integer                                                                                       ;
; nume           ; 1     ; Signed Integer                                                                                       ;
; n_passes       ; 5     ; Signed Integer                                                                                       ;
; log2_n_passes  ; 3     ; Signed Integer                                                                                       ;
; apr            ; 10    ; Signed Integer                                                                                       ;
; cont           ; 0     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit_rst:delay_swd ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; del            ; 10    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; nps            ; 1024  ; Signed Integer                                                                                          ;
; mram           ; 0     ; Signed Integer                                                                                          ;
; arch           ; 3     ; Signed Integer                                                                                          ;
; nume           ; 1     ; Signed Integer                                                                                          ;
; mpr            ; 16    ; Signed Integer                                                                                          ;
; apr            ; 10    ; Signed Integer                                                                                          ;
; bpr            ; 16    ; Signed Integer                                                                                          ;
; bpb            ; 4     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_soe:delay_swd ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; del            ; 1     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; nps            ; 1024  ; Signed Integer                                                                                             ;
; mpr            ; 16    ; Signed Integer                                                                                             ;
; apr            ; 10    ; Signed Integer                                                                                             ;
; nume           ; 1     ; Signed Integer                                                                                             ;
; abuspr         ; 40    ; Signed Integer                                                                                             ;
; rbuspr         ; 64    ; Signed Integer                                                                                             ;
; cbuspr         ; 128   ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; apr            ; 10    ; Signed Integer                                                                                                       ;
; mpr            ; 16    ; Signed Integer                                                                                                       ;
; rfd            ; AUTO  ; String                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; dpr            ; 32    ; Signed Integer                                                                                                                              ;
; apr            ; 10    ; Signed Integer                                                                                                                              ;
; rfd            ; AUTO  ; String                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_1al3      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; nps            ; 1024  ; Signed Integer                                                                                         ;
; nume           ; 1     ; Signed Integer                                                                                         ;
; arch           ; 3     ; Signed Integer                                                                                         ;
; n_passes       ; 4     ; Signed Integer                                                                                         ;
; log2_n_passes  ; 3     ; Signed Integer                                                                                         ;
; apr            ; 10    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; nps            ; 1024  ; Signed Integer                                                                                                        ;
; nume           ; 1     ; Signed Integer                                                                                                        ;
; arch           ; 3     ; Signed Integer                                                                                                        ;
; n_passes       ; 4     ; Signed Integer                                                                                                        ;
; log2_n_passes  ; 3     ; Signed Integer                                                                                                        ;
; apr            ; 10    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; nps            ; 1024  ; Signed Integer                                                                                                 ;
; bfp            ; 1     ; Signed Integer                                                                                                 ;
; nume           ; 1     ; Signed Integer                                                                                                 ;
; mpr            ; 16    ; Signed Integer                                                                                                 ;
; fpr            ; 4     ; Signed Integer                                                                                                 ;
; mult_type      ; 0     ; Signed Integer                                                                                                 ;
; mult_imp       ; 0     ; Signed Integer                                                                                                 ;
; rbuspr         ; 64    ; Signed Integer                                                                                                 ;
; twr            ; 16    ; Signed Integer                                                                                                 ;
; nstages        ; 7     ; Signed Integer                                                                                                 ;
; pipe           ; 1     ; Signed Integer                                                                                                 ;
; rev            ; 0     ; Signed Integer                                                                                                 ;
; cont           ; 0     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; widthin        ; 18    ; Signed Integer                                                                                                                                 ;
; widthout       ; 16    ; Signed Integer                                                                                                                                 ;
; pipe           ; 1     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 19          ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_p1j ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; widthin        ; 18    ; Signed Integer                                                                                                                                 ;
; widthout       ; 16    ; Signed Integer                                                                                                                                 ;
; pipe           ; 1     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 19          ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_p1j ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; nps            ; 1024  ; Signed Integer                                                                                                                          ;
; bfp            ; 1     ; Signed Integer                                                                                                                          ;
; nume           ; 1     ; Signed Integer                                                                                                                          ;
; arch           ; 3     ; Signed Integer                                                                                                                          ;
; mpr            ; 16    ; Signed Integer                                                                                                                          ;
; fpr            ; 4     ; Signed Integer                                                                                                                          ;
; rbuspr         ; 64    ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; del            ; 9     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; del            ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; mpr            ; 16    ; Signed Integer                                                                                                                         ;
; fpr            ; 4     ; Signed Integer                                                                                                                         ;
; arch           ; 3     ; Signed Integer                                                                                                                         ;
; rbuspr         ; 64    ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; mpr            ; 16    ; Signed Integer                                                                                                                                    ;
; twr            ; 16    ; Signed Integer                                                                                                                                    ;
; opr            ; 32    ; Signed Integer                                                                                                                                    ;
; oprp1          ; 33    ; Signed Integer                                                                                                                                    ;
; oprp2          ; 34    ; Signed Integer                                                                                                                                    ;
; pipe           ; 1     ; Signed Integer                                                                                                                                    ;
; mult_imp       ; 0     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_ac:m_ac ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                  ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                        ;
; LPM_WIDTHA                                     ; 16         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHB                                     ; 16         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHP                                     ; 32         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                               ;
; LPM_WIDTHS                                     ; 1          ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                                               ;
; LPM_PIPELINE                                   ; 3          ; Signed Integer                                                                                                                                        ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                               ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_6701  ; Untyped                                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                               ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_bd:m_bd ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                  ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                        ;
; LPM_WIDTHA                                     ; 16         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHB                                     ; 16         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHP                                     ; 32         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                               ;
; LPM_WIDTHS                                     ; 1          ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                                               ;
; LPM_PIPELINE                                   ; 3          ; Signed Integer                                                                                                                                        ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                               ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_6701  ; Untyped                                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                               ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                                                            ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                                                                  ;
; LPM_WIDTHA                                     ; 17         ; Signed Integer                                                                                                                                                  ;
; LPM_WIDTHB                                     ; 17         ; Signed Integer                                                                                                                                                  ;
; LPM_WIDTHP                                     ; 34         ; Signed Integer                                                                                                                                                  ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                                                         ;
; LPM_WIDTHS                                     ; 1          ; Signed Integer                                                                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                                                                                                         ;
; LPM_PIPELINE                                   ; 3          ; Signed Integer                                                                                                                                                  ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                                                         ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                                                         ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                                                         ;
; CBXI_PARAMETER                                 ; mult_a701  ; Untyped                                                                                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                                                         ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; widthin        ; 32    ; Signed Integer                                                                                                                                                                ;
; widthout       ; 16    ; Signed Integer                                                                                                                                                                ;
; pipe           ; 1     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 33          ; Signed Integer                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_l1j ; Untyped                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; widthin        ; 32    ; Signed Integer                                                                                                                                                                ;
; widthout       ; 16    ; Signed Integer                                                                                                                                                                ;
; pipe           ; 1     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 33          ; Signed Integer                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_l1j ; Untyped                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; nps            ; 1024  ; Signed Integer                                                                                            ;
; nume           ; 1     ; Signed Integer                                                                                            ;
; fpr            ; 4     ; Signed Integer                                                                                            ;
; cont           ; 0     ; Signed Integer                                                                                            ;
; arch           ; 3     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit_rst:\gen_so_crtl:gen_se_so:delay_next_pass ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; del            ; 13    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; del            ; 1     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; nps            ; 1024  ; Signed Integer                                                                                                               ;
; nume           ; 1     ; Signed Integer                                                                                                               ;
; n_passes       ; 4     ; Signed Integer                                                                                                               ;
; log2_n_passes  ; 3     ; Signed Integer                                                                                                               ;
; apr            ; 10    ; Signed Integer                                                                                                               ;
; tw_delay       ; 1     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                   ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------+
; twr            ; 16                ; Signed Integer                                                                                         ;
; twa            ; 8                 ; Signed Integer                                                                                         ;
; m512           ; 0                 ; Signed Integer                                                                                         ;
; rfc1           ; fft_1n1024cos.hex ; String                                                                                                 ;
; rfc2           ; fft_2n1024cos.hex ; String                                                                                                 ;
; rfc3           ; fft_3n1024cos.hex ; String                                                                                                 ;
; rfs1           ; fft_1n1024sin.hex ; String                                                                                                 ;
; rfs2           ; fft_2n1024sin.hex ; String                                                                                                 ;
; rfs3           ; fft_3n1024sin.hex ; String                                                                                                 ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                         ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; twr            ; 16                ; Signed Integer                                                                                                                               ;
; twa            ; 8                 ; Signed Integer                                                                                                                               ;
; m512           ; 0                 ; Signed Integer                                                                                                                               ;
; rf             ; fft_1n1024sin.hex ; String                                                                                                                                       ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                               ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                               ;
; INIT_FILE                          ; fft_1n1024sin.hex    ; Untyped                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_7g62      ; Untyped                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit:\no_del_input_blk:delay_next_block ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; del            ; 1     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH               ; 37          ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                     ;
; CBXI_PARAMETER          ; dcfifo_idl1 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH               ; 37          ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                     ;
; CBXI_PARAMETER          ; dcfifo_idl1 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst ;
+------------------------------+-------+-----------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                      ;
+------------------------------+-------+-----------------------------------------------------------+
; gdata_width0                 ; 32    ; Signed Integer                                            ;
; gdpav_width_in0              ; 1     ; Signed Integer                                            ;
; gaddr_width_in0              ; 8     ; Signed Integer                                            ;
; gdpav_width_out0             ; 1     ; Signed Integer                                            ;
; gaddr_width_out0             ; 1     ; Signed Integer                                            ;
; gmod_width0                  ; 2     ; Signed Integer                                            ;
; gdata_width1                 ; 32    ; Signed Integer                                            ;
; gdpav_width_in1              ; 8     ; Signed Integer                                            ;
; gaddr_width_in1              ; 8     ; Signed Integer                                            ;
; gdpav_width_out1             ; 1     ; Signed Integer                                            ;
; gaddr_width_out1             ; 1     ; Signed Integer                                            ;
; gmod_width1                  ; 2     ; Signed Integer                                            ;
; gdata_width2                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in2              ; 8     ; Signed Integer                                            ;
; gaddr_width_in2              ; 8     ; Signed Integer                                            ;
; gdpav_width_out2             ; 8     ; Signed Integer                                            ;
; gaddr_width_out2             ; 8     ; Signed Integer                                            ;
; gmod_width2                  ; 4     ; Signed Integer                                            ;
; gdata_width3                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in3              ; 8     ; Signed Integer                                            ;
; gaddr_width_in3              ; 8     ; Signed Integer                                            ;
; gdpav_width_out3             ; 8     ; Signed Integer                                            ;
; gaddr_width_out3             ; 8     ; Signed Integer                                            ;
; gmod_width3                  ; 4     ; Signed Integer                                            ;
; gdata_width4                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in4              ; 8     ; Signed Integer                                            ;
; gaddr_width_in4              ; 8     ; Signed Integer                                            ;
; gdpav_width_out4             ; 8     ; Signed Integer                                            ;
; gaddr_width_out4             ; 8     ; Signed Integer                                            ;
; gmod_width4                  ; 4     ; Signed Integer                                            ;
; gdata_width5                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in5              ; 8     ; Signed Integer                                            ;
; gaddr_width_in5              ; 8     ; Signed Integer                                            ;
; gdpav_width_out5             ; 8     ; Signed Integer                                            ;
; gaddr_width_out5             ; 8     ; Signed Integer                                            ;
; gmod_width5                  ; 4     ; Signed Integer                                            ;
; gdata_width6                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in6              ; 8     ; Signed Integer                                            ;
; gaddr_width_in6              ; 8     ; Signed Integer                                            ;
; gdpav_width_out6             ; 8     ; Signed Integer                                            ;
; gaddr_width_out6             ; 8     ; Signed Integer                                            ;
; gmod_width6                  ; 4     ; Signed Integer                                            ;
; gdata_width7                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in7              ; 8     ; Signed Integer                                            ;
; gaddr_width_in7              ; 8     ; Signed Integer                                            ;
; gdpav_width_out7             ; 8     ; Signed Integer                                            ;
; gaddr_width_out7             ; 8     ; Signed Integer                                            ;
; gmod_width7                  ; 4     ; Signed Integer                                            ;
; gdata_width8                 ; 64    ; Signed Integer                                            ;
; gdpav_width_in8              ; 8     ; Signed Integer                                            ;
; gaddr_width_in8              ; 8     ; Signed Integer                                            ;
; gdpav_width_out8             ; 8     ; Signed Integer                                            ;
; gaddr_width_out8             ; 8     ; Signed Integer                                            ;
; gmod_width8                  ; 4     ; Signed Integer                                            ;
; gio_usesignals               ; 0     ; Signed Integer                                            ;
; gio_number_of_interface_a    ; 1     ; Signed Integer                                            ;
; gio_number_of_interface_b    ; 1     ; Signed Integer                                            ;
; gio_number_of_fifo           ; 1     ; Signed Integer                                            ;
; gdevice                      ; 7     ; Signed Integer                                            ;
; gio_bus_mode                 ; 1 2   ; String                                                    ;
; gio_bus_level                ; 2 2   ; String                                                    ;
; gio_bus_type                 ; 0 0   ; String                                                    ;
; gio_bus_direction            ; 0 1   ; String                                                    ;
; gio_reset                    ; 0 0   ; String                                                    ;
; gio_address_channels         ; 1 1   ; String                                                    ;
; gio_address_range            ; 0 1   ; String                                                    ;
; gio_address_width            ; 0 0   ; String                                                    ;
; gio_address_style            ; 0 0   ; String                                                    ;
; gio_base_address             ; 0 0   ; String                                                    ;
; gio_address_mask             ; 0 0   ; String                                                    ;
; gio_transfer_mode            ; 0 0   ; String                                                    ;
; gio_dpav_range               ; 1 0   ; String                                                    ;
; gio_spav_present             ; 1 0   ; String                                                    ;
; gio_ppav_present             ; 0 0   ; String                                                    ;
; gio_ddav_range               ; 1 1   ; String                                                    ;
; gio_sx_present               ; 0 0   ; String                                                    ;
; gio_val_present              ; 1 1   ; String                                                    ;
; gio_sop_present              ; 1 1   ; String                                                    ;
; gio_eop_present              ; 1 1   ; String                                                    ;
; gio_err_present              ; 1 1   ; String                                                    ;
; gio_prty_present             ; 0 0   ; String                                                    ;
; gio_mod_present              ; 1 1   ; String                                                    ;
; gio_data_width               ; 32 32 ; String                                                    ;
; gfifo_addr_range             ; 0 0   ; String                                                    ;
; gio_prty_error_mode          ; 1 1   ; String                                                    ;
; gio_prty_mode                ; 0 0   ; String                                                    ;
; gio_fifo_burst               ; 8 8   ; String                                                    ;
; gio_remote_burst             ; 8 8   ; String                                                    ;
; gio_full_on_thresh           ; 0 8   ; String                                                    ;
; gio_full_off_thresh          ; 0 18  ; String                                                    ;
; gio_empty_on_thresh          ; 0 0   ; String                                                    ;
; gio_empty_off_thresh         ; 0 13  ; String                                                    ;
; gio_mux_present              ; 1 0   ; String                                                    ;
; gio_conva_present            ; 0 1   ; String                                                    ;
; gio_convb_present            ; 0 0   ; String                                                    ;
; gio_master_empty_thresh      ; 0 4   ; String                                                    ;
; gio_master_full_thresh       ; 0 4   ; String                                                    ;
; gio_master_rd_dav_present    ; 1 1   ; String                                                    ;
; gio_master_val_in_present    ; 1 1   ; String                                                    ;
; gio_master_halt_on_val       ; 1 1   ; String                                                    ;
; gio_data_out_zero            ; 0 0   ; String                                                    ;
; gio_dumb_mode                ; 0 0   ; String                                                    ;
; gio_speculative_read         ; 1 1   ; String                                                    ;
; gio_custom_mode              ; 0 0   ; String                                                    ;
; gio_cell_length              ; 0 0   ; String                                                    ;
; gio_hec_type                 ; 0 0   ; String                                                    ;
; gio_cells_to_packets         ; 0 0   ; String                                                    ;
; gio_packets_to_cells         ; 0 0   ; String                                                    ;
; gpoll_mode                   ; 0 0   ; String                                                    ;
; gpoll_priority_range         ; 0 0   ; String                                                    ;
; gpoll_address_translation    ; 0 0   ; String                                                    ;
; gportsel_mode                ; 0 0   ; String                                                    ;
; gportsel_priority_range      ; 0 0   ; String                                                    ;
; gportsel_portspercycle_width ; 2 2   ; String                                                    ;
; gfifo_sync                   ; 0 0   ; String                                                    ;
; gfifo_present                ; 0 1   ; String                                                    ;
; gfifo_depth                  ; 0 128 ; String                                                    ;
+------------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx ;
+------------------------------+-----------------------------------------------------------------+-----------------+
; Parameter Name               ; Value                                                           ; Type            ;
+------------------------------+-----------------------------------------------------------------+-----------------+
; gio_number_of_interface_a    ; 1                                                               ; Signed Integer  ;
; gio_number_of_interface_b    ; 1                                                               ; Signed Integer  ;
; gio_number_of_fifo           ; 1                                                               ; Signed Integer  ;
; gdevice                      ; 7                                                               ; Signed Integer  ;
; gio_bus_mode                 ; A(D"1",D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2")                 ; Array/Record    ;
; gio_bus_level                ; A(D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2")                 ; Array/Record    ;
; gio_bus_type                 ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_bus_direction            ; A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_reset                    ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_address_channels         ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_address_range            ; A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_address_width            ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_address_style            ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_base_address             ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_address_mask             ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_transfer_mode            ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_dpav_range               ; A(D"1",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_spav_present             ; A(D"1",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_ppav_present             ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_ddav_range               ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_sx_present               ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_val_present              ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_sop_present              ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_eop_present              ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_err_present              ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_prty_present             ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_mod_present              ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_data_width               ; A(D"32",D"32",D"32",D"32",D"32",D"32",D"32",D"32",D"32")        ; Array/Record    ;
; gfifo_addr_range             ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gfifo_sync                   ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_prty_error_mode          ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_prty_mode                ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_mux_present              ; A(D"1",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_conva_present            ; A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_convb_present            ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_master_empty_thresh      ; A(D"0",D"4",D"4",D"4",D"4",D"4",D"4",D"4",D"4")                 ; Array/Record    ;
; gio_master_rd_dav_present    ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_master_val_in_present    ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_master_halt_on_val       ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_data_out_zero            ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_dumb_mode                ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_speculative_read         ; A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gio_custom_mode              ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_cell_length              ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_hec_type                 ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_cells_to_packets         ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gio_packets_to_cells         ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gpoll_mode                   ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gpoll_priority_range         ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gpoll_address_translation    ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gportsel_mode                ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gportsel_priority_range      ; A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")                 ; Array/Record    ;
; gportsel_portspercycle_width ; A(D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2")                 ; Array/Record    ;
; gfifo_present                ; A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")                 ; Array/Record    ;
; gfifo_depth                  ; A(D"0",D"128",D"128",D"128",D"128",D"128",D"128",D"128",D"128") ; Array/Record    ;
+------------------------------+-----------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx ;
+------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                                                                     ;
+------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; gio_bus_mode                 ; 1     ; Signed Integer                                                                                           ;
; gio_bus_level                ; 2     ; Signed Integer                                                                                           ;
; gio_bus_type                 ; 0     ; Signed Integer                                                                                           ;
; gio_bus_direction            ; 0     ; Signed Integer                                                                                           ;
; gio_address_channels         ; 1     ; Signed Integer                                                                                           ;
; gio_address_range            ; 0     ; Signed Integer                                                                                           ;
; gio_address_width            ; 0     ; Signed Integer                                                                                           ;
; gio_address_style            ; 0     ; Signed Integer                                                                                           ;
; gio_base_address             ; 0     ; Signed Integer                                                                                           ;
; gio_address_mask             ; 0     ; Signed Integer                                                                                           ;
; gio_transfer_mode            ; 0     ; Signed Integer                                                                                           ;
; gio_dpav_range               ; 1     ; Signed Integer                                                                                           ;
; gio_ppav_present             ; 0     ; Signed Integer                                                                                           ;
; gio_spav_present             ; 1     ; Signed Integer                                                                                           ;
; gio_ddav_range               ; 1     ; Signed Integer                                                                                           ;
; gio_sx_present               ; 0     ; Signed Integer                                                                                           ;
; gio_val_present              ; 1     ; Signed Integer                                                                                           ;
; gio_data_width               ; 32    ; Signed Integer                                                                                           ;
; gio_sop_present              ; 1     ; Signed Integer                                                                                           ;
; gio_eop_present              ; 1     ; Signed Integer                                                                                           ;
; gio_err_present              ; 1     ; Signed Integer                                                                                           ;
; gio_prty_present             ; 0     ; Signed Integer                                                                                           ;
; gio_prty_mode                ; 0     ; Signed Integer                                                                                           ;
; gio_mod_present              ; 1     ; Signed Integer                                                                                           ;
; gio_mod_activelow            ; 0     ; Signed Integer                                                                                           ;
; gio_fifoaddr_range           ; 0     ; Signed Integer                                                                                           ;
; gio_cell_length              ; 0     ; Signed Integer                                                                                           ;
; gio_speculative_read         ; 1     ; Signed Integer                                                                                           ;
; gio_custom_mode              ; 0     ; Signed Integer                                                                                           ;
; gpoll_mode                   ; 0     ; Signed Integer                                                                                           ;
; gpoll_priority_range         ; 0     ; Signed Integer                                                                                           ;
; gpoll_address_translation    ; 0     ; Signed Integer                                                                                           ;
; gportsel_mode                ; 0     ; Signed Integer                                                                                           ;
; gportsel_priority_range      ; 0     ; Signed Integer                                                                                           ;
; gportsel_portspercycle_width ; 2     ; Signed Integer                                                                                           ;
+------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_poll:poll ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; gpoll_bus_mode            ; 1     ; Signed Integer                                                                                                                ;
; gpoll_bus_level           ; 2     ; Signed Integer                                                                                                                ;
; gpoll_address_range       ; 0     ; Signed Integer                                                                                                                ;
; gpoll_address_width       ; 0     ; Signed Integer                                                                                                                ;
; gpoll_status_mode         ; 0     ; Signed Integer                                                                                                                ;
; gpoll_ppav_present        ; 0     ; Signed Integer                                                                                                                ;
; gpoll_spav_present        ; 1     ; Signed Integer                                                                                                                ;
; gpoll_dpav_range          ; 1     ; Signed Integer                                                                                                                ;
; gpoll_pav_range           ; 1     ; Signed Integer                                                                                                                ;
; gpoll_mode                ; 0     ; Signed Integer                                                                                                                ;
; gpoll_priority_range      ; 0     ; Signed Integer                                                                                                                ;
; gpoll_address_translation ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_portsel:portsel ;
+------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                                                                                             ;
+------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; gportsel_address_range       ; 0     ; Signed Integer                                                                                                                   ;
; gportsel_address_width       ; 0     ; Signed Integer                                                                                                                   ;
; gportsel_fifoaddr_width      ; 0     ; Signed Integer                                                                                                                   ;
; gportsel_pav_range           ; 1     ; Signed Integer                                                                                                                   ;
; gportsel_ddav_range          ; 1     ; Signed Integer                                                                                                                   ;
; gportsel_mode                ; 0     ; Signed Integer                                                                                                                   ;
; gportsel_priority_range      ; 0     ; Signed Integer                                                                                                                   ;
; gportsel_portspercycle_width ; 2     ; Signed Integer                                                                                                                   ;
; gportsel_custom_mode         ; 0     ; Signed Integer                                                                                                                   ;
+------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_muxrd:\MUXA_RD:muxrd ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
; gmux_type          ; 0     ; Signed Integer                                                                                                   ;
; gmux_data_width    ; 32    ; Signed Integer                                                                                                   ;
; gmux_address_width ; 0     ; Signed Integer                                                                                                   ;
; gmux_address_range ; 1     ; Signed Integer                                                                                                   ;
; gmux_sop_present   ; 1     ; Signed Integer                                                                                                   ;
; gmux_eop_present   ; 1     ; Signed Integer                                                                                                   ;
; gmux_err_present   ; 1     ; Signed Integer                                                                                                   ;
; gmux_prty_present  ; 0     ; Signed Integer                                                                                                   ;
; gmux_mod_present   ; 1     ; Signed Integer                                                                                                   ;
; gmux_pipeline      ; 0     ; Signed Integer                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                    ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; gconv_bus_mode         ; 1     ; Signed Integer                                                                                                          ;
; gconv_bus_level        ; 2     ; Signed Integer                                                                                                          ;
; gconv_data_in_width    ; 32    ; Signed Integer                                                                                                          ;
; gconv_data_out_width   ; 32    ; Signed Integer                                                                                                          ;
; gconv_address_width    ; 0     ; Signed Integer                                                                                                          ;
; gconv_sop_present      ; 1     ; Signed Integer                                                                                                          ;
; gconv_sop_detect       ; 0     ; Signed Integer                                                                                                          ;
; gconv_sop_generate     ; 0     ; Signed Integer                                                                                                          ;
; gconv_eop_present      ; 1     ; Signed Integer                                                                                                          ;
; gconv_eop_generate     ; 0     ; Signed Integer                                                                                                          ;
; gconv_err_present      ; 1     ; Signed Integer                                                                                                          ;
; gconv_prty_in_present  ; 0     ; Signed Integer                                                                                                          ;
; gconv_prty_out_present ; 0     ; Signed Integer                                                                                                          ;
; gconv_prty_error_mode  ; 1     ; Signed Integer                                                                                                          ;
; gconv_prty_mode        ; 0     ; Signed Integer                                                                                                          ;
; gconv_mod_in_present   ; 1     ; Signed Integer                                                                                                          ;
; gconv_mod_out_present  ; 1     ; Signed Integer                                                                                                          ;
; gconv_cell_length_in   ; 0     ; Signed Integer                                                                                                          ;
; gconv_cell_length_out  ; 0     ; Signed Integer                                                                                                          ;
; gconv_hec_type         ; 0     ; Signed Integer                                                                                                          ;
; gconv_cells_to_packets ; 0     ; Signed Integer                                                                                                          ;
; gconv_packets_to_cells ; 0     ; Signed Integer                                                                                                          ;
; gconv_pipeline         ; 0     ; Signed Integer                                                                                                          ;
; gconv_dumb_mode        ; 0     ; Signed Integer                                                                                                          ;
; gconv_fifo_mode        ; 0     ; Signed Integer                                                                                                          ;
; gconv_custom_mode      ; 0     ; Signed Integer                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                               ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; gdevice                 ; 7     ; Signed Integer                                                                                                     ;
; gfifo_bus_mode          ; 2     ; Signed Integer                                                                                                     ;
; gfifo_bus_level         ; 2     ; Signed Integer                                                                                                     ;
; gfifo_data_width        ; 32    ; Signed Integer                                                                                                     ;
; gfifo_cell_length       ; 0     ; Signed Integer                                                                                                     ;
; gfifo_sop_present       ; 1     ; Signed Integer                                                                                                     ;
; gfifo_eop_present       ; 1     ; Signed Integer                                                                                                     ;
; gfifo_err_present       ; 1     ; Signed Integer                                                                                                     ;
; gfifo_prty_present      ; 0     ; Signed Integer                                                                                                     ;
; gfifo_mod_present       ; 1     ; Signed Integer                                                                                                     ;
; gfifo_val_present       ; 1     ; Signed Integer                                                                                                     ;
; gfifo_depth             ; 128   ; Signed Integer                                                                                                     ;
; gfifo_eop_detect        ; 1     ; Signed Integer                                                                                                     ;
; gfifo_output_registered ; 0     ; Signed Integer                                                                                                     ;
; gfifo_address_width     ; 0     ; Signed Integer                                                                                                     ;
; gfifo_custom_mode       ; 0     ; Signed Integer                                                                                                     ;
; gfifo_custom_in_width   ; 0     ; Signed Integer                                                                                                     ;
; gfifo_custom_out_width  ; 1     ; Signed Integer                                                                                                     ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                              ;
; WIDTH_A                            ; 37                   ; Signed Integer                                                                                                                       ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                       ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; WIDTH_B                            ; 37                   ; Signed Integer                                                                                                                       ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                       ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 4736                 ; Signed Integer                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_vpk1      ; Untyped                                                                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convio:\IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; gconv_empty_thresh   ; 4     ; Signed Integer                                                                                                                                  ;
; gconv_rd_dav_present ; 1     ; Signed Integer                                                                                                                                  ;
; gconv_val_in_present ; 1     ; Signed Integer                                                                                                                                  ;
; gconv_halt_on_val    ; 1     ; Signed Integer                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                           ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                            ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                                                                                                ;
; Entity Instance                       ; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_ac:m_ac           ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_bd:m_bd           ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                        ;
+----------------------------+------------------------------------------------------------------------+
; Name                       ; Value                                                                  ;
+----------------------------+------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                      ;
; Entity Instance            ; ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                             ;
;     -- LPM_WIDTH           ; 37                                                                     ;
;     -- LPM_NUMWORDS        ; 256                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                             ;
;     -- LPM_WIDTH           ; 37                                                                     ;
;     -- LPM_NUMWORDS        ; 256                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
+----------------------------+------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 Service Pack 0.07,0.26,0.32 SJ Full Version
    Info: Processing started: Wed Mar 11 15:48:56 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_design -c lab_design_tq
Info: Found 2 design units, including 0 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_gen_if.vhd
    Info: Found design unit 1: auk_pac_gen_if
    Info: Found design unit 2: auk_pac_gen_if-body
Info: Found 2 design units, including 0 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_functions.vhd
    Info: Found design unit 1: auk_pac_functions
    Info: Found design unit 2: auk_pac_functions-body
Info: Found 2 design units, including 0 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_components.vhd
    Info: Found design unit 1: auk_pac_components
    Info: Found design unit 2: auk_pac_components-body
Info: Found 2 design units, including 0 entities, in source file ip/fft-v2.2.1/lib/fft_pack.vhd
    Info: Found design unit 1: fft_pack
    Info: Found design unit 2: fft_pack-body
Info: Found 1 design units, including 1 entities, in source file ip/dc_fifo/dc_fifo.v
    Info: Found entity 1: dc_fifo
Info: Found 1 design units, including 1 entities, in source file ip/fft/fft.v
    Info: Found entity 1: fft
Info: Found 1 design units, including 1 entities, in source file ip/spi3_rx/spi3_rx.v
    Info: Found entity 1: spi3_rx
Info: Found 1 design units, including 1 entities, in source file ip/spi3_tx/spi3_tx.v
    Info: Found entity 1: spi3_tx
Info: Found 1 design units, including 1 entities, in source file src/packet_check.v
    Info: Found entity 1: PACKET_CHECK
Info: Found 1 design units, including 1 entities, in source file src/async_fifo.v
    Info: Found entity 1: ASYNC_FIFO
Info: Found 1 design units, including 1 entities, in source file src/ext_fifo_wr_ctrl.v
    Info: Found entity 1: EXT_FIFO_WR_CTRL
Info: Found 1 design units, including 1 entities, in source file src/ext_fifo_rd_ctrl.v
    Info: Found entity 1: EXT_FIFO_RD_CTRL
Info: Found 1 design units, including 1 entities, in source file src/lab_design.v
    Info: Found entity 1: LAB_DESIGN
Info: Elaborating entity "LAB_DESIGN" for the top level hierarchy
Info: Elaborating entity "spi3_rx" for hierarchy "spi3_rx:iSPI3_RX"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_mrx_mw.vhd
    Info: Found design unit 1: auk_pac_mrx_mw-rtl
    Info: Found entity 1: auk_pac_mrx_mw
Info: Elaborating entity "auk_pac_mrx_mw" for hierarchy "spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_mrx.vhd
    Info: Found design unit 1: auk_pac_mrx-rtl
    Info: Found entity 1: auk_pac_mrx
Info: Elaborating entity "auk_pac_mrx" for hierarchy "spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_p3mrx.vhd
    Info: Found design unit 1: auk_pac_p3mrx-rtl
    Info: Found entity 1: auk_pac_p3mrx
Info: Elaborating entity "auk_pac_p3mrx" for hierarchy "spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_p3mrx:\IOA_P3MRX:p3mrx"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_muxwr.vhd
    Info: Found design unit 1: auk_pac_muxwr-rtl
    Info: Found entity 1: auk_pac_muxwr
Info: Elaborating entity "auk_pac_muxwr" for hierarchy "spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_muxwr:\MUXA_WR:muxwr"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_convwr.vhd
    Info: Found design unit 1: auk_pac_convwr-rtl
    Info: Found entity 1: auk_pac_convwr
Info: Elaborating entity "auk_pac_convwr" for hierarchy "spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_fifo.vhd
    Info: Found design unit 1: auk_pac_fifo-rtl
    Info: Found entity 1: auk_pac_fifo
Info: Elaborating entity "auk_pac_fifo" for hierarchy "spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo"
Info: Elaborating entity "altsyncram" for hierarchy "spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component"
Info: Elaborated megafunction instantiation "spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component"
Info: Instantiated megafunction "spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component" with the following parameter:
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "37"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_b" = "37"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "maximum_depth" = "4736"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vpk1.tdf
    Info: Found entity 1: altsyncram_vpk1
Info: Elaborating entity "altsyncram_vpk1" for hierarchy "spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated"
Info: Elaborating entity "PACKET_CHECK" for hierarchy "PACKET_CHECK:iPACKET_CHECK"
Info: Elaborating entity "fft" for hierarchy "fft:iFFT"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_si_sose_so_b.vhd
    Info: Found design unit 1: asj_fft_si_sose_so_b-transform
    Info: Found entity 1: asj_fft_si_sose_so_b
Info: Elaborating entity "asj_fft_si_sose_so_b" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_m_k_counter.vhd
    Info: Found design unit 1: asj_fft_m_k_counter-gen_all
    Info: Found entity 1: asj_fft_m_k_counter
Info: Elaborating entity "asj_fft_m_k_counter" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_tdl_bit_rst.vhd
    Info: Found design unit 1: asj_fft_tdl_bit_rst-syn
    Info: Found entity 1: asj_fft_tdl_bit_rst
Info: Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit_rst:delay_swd"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_in_write_sgl.vhd
    Info: Found design unit 1: asj_fft_in_write_sgl-writer
    Info: Found entity 1: asj_fft_in_write_sgl
Info: Elaborating entity "asj_fft_in_write_sgl" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer"
Info: Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_soe:delay_swd"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_unbburst_sose_ctrl.vhd
    Info: Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw
    Info: Found entity 1: asj_fft_unbburst_sose_ctrl
Info: Elaborating entity "asj_fft_unbburst_sose_ctrl" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_1dp_ram.vhd
    Info: Found design unit 1: asj_fft_1dp_ram-syn
    Info: Found entity 1: asj_fft_1dp_ram
Info: Elaborating entity "asj_fft_1dp_ram" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_data_ram.vhd
    Info: Found design unit 1: asj_fft_data_ram-SYN
    Info: Found entity 1: asj_fft_data_ram
Info: Elaborating entity "asj_fft_data_ram" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A"
Info: Elaborating entity "altsyncram" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component"
Info: Elaborated megafunction instantiation "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component"
Info: Instantiated megafunction "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1al3.tdf
    Info: Found entity 1: altsyncram_1al3
Info: Elaborating entity "altsyncram_1al3" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1al3:auto_generated"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_dataadgen.vhd
    Info: Found design unit 1: asj_fft_dataadgen-gen_all
    Info: Found entity 1: asj_fft_dataadgen
Info: Elaborating entity "asj_fft_dataadgen" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_dft_bfp_sgl.vhd
    Info: Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4
    Info: Found entity 1: asj_fft_dft_bfp_sgl
Info: Elaborating entity "asj_fft_dft_bfp_sgl" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_pround.vhd
    Info: Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH
    Info: Found entity 1: asj_fft_pround
Info: Elaborating entity "asj_fft_pround" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0"
Info: Elaborating entity "LPM_ADD_SUB" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info: Instantiated megafunction "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "19"
    Info: Parameter "LPM_DIRECTION" = "UNUSED"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_PIPELINE" = "1"
    Info: Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info: Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_p1j.tdf
    Info: Found entity 1: add_sub_p1j
Info: Elaborating entity "add_sub_p1j" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_p1j:auto_generated"
Warning: Variable or input pin "add_sub" is defined but never used
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_bfp_o.vhd
    Info: Found design unit 1: asj_fft_bfp_o-output_bfp
    Info: Found entity 1: asj_fft_bfp_o
Info: Elaborating entity "asj_fft_bfp_o" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_tdl_bit.vhd
    Info: Found design unit 1: asj_fft_tdl_bit-syn
    Info: Found entity 1: asj_fft_tdl_bit
Info: Elaborating entity "asj_fft_tdl_bit" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass"
Info: Elaborating entity "asj_fft_tdl_bit" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_bfp_i.vhd
    Info: Found design unit 1: asj_fft_bfp_i-input_bfp
    Info: Found entity 1: asj_fft_bfp_i
Info: Elaborating entity "asj_fft_bfp_i" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_cmult_can.vhd
    Info: Found design unit 1: asj_fft_cmult_can-model
    Info: Found entity 1: asj_fft_cmult_can
Info: Elaborating entity "asj_fft_cmult_can" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1"
Info: Elaborating entity "LPM_MULT" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_ac:m_ac"
Info: Elaborated megafunction instantiation "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_ac:m_ac"
Info: Instantiated megafunction "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_ac:m_ac" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "16"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_WIDTHP" = "32"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_PIPELINE" = "3"
    Info: Parameter "LPM_TYPE" = "LPM_MULT"
    Info: Parameter "LPM_HINT" = "INPUT_B_IS_CONSTANT=NO,DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=6"
Info: Found 1 design units, including 1 entities, in source file db/mult_6701.tdf
    Info: Found entity 1: mult_6701
Info: Elaborating entity "mult_6701" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_ac:m_ac|mult_6701:auto_generated"
Info: Elaborating entity "LPM_MULT" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d"
Info: Elaborated megafunction instantiation "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d"
Info: Instantiated megafunction "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "17"
    Info: Parameter "LPM_WIDTHB" = "17"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_WIDTHP" = "34"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_PIPELINE" = "3"
    Info: Parameter "LPM_TYPE" = "LPM_MULT"
    Info: Parameter "LPM_HINT" = "INPUT_B_IS_CONSTANT=NO,DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=6"
Info: Found 1 design units, including 1 entities, in source file db/mult_a701.tdf
    Info: Found entity 1: mult_a701
Info: Elaborating entity "mult_a701" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|LPM_MULT:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d|mult_a701:auto_generated"
Info: Elaborating entity "asj_fft_pround" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0"
Info: Elaborating entity "LPM_ADD_SUB" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info: Instantiated megafunction "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "33"
    Info: Parameter "LPM_DIRECTION" = "UNUSED"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_PIPELINE" = "1"
    Info: Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info: Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_l1j.tdf
    Info: Found entity 1: add_sub_l1j
Info: Elaborating entity "add_sub_l1j" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_l1j:auto_generated"
Warning: Variable or input pin "add_sub" is defined but never used
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_bfp_ctrl.vhd
    Info: Found design unit 1: asj_fft_bfp_ctrl-syn
    Info: Found entity 1: asj_fft_bfp_ctrl
Info: Elaborating entity "asj_fft_bfp_ctrl" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc"
Info: Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit_rst:\gen_so_crtl:gen_se_so:delay_next_pass"
Info: Elaborating entity "asj_fft_tdl_bit" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_twadsogen_q.vhd
    Info: Found design unit 1: asj_fft_twadsogen_q-gen_all
    Info: Found entity 1: asj_fft_twadsogen_q
Info: Elaborating entity "asj_fft_twadsogen_q" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_1tdp_rom.vhd
    Info: Found design unit 1: asj_fft_1tdp_rom-syn
    Info: Found entity 1: asj_fft_1tdp_rom
Info: Elaborating entity "asj_fft_1tdp_rom" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom"
Info: Found 2 design units, including 1 entities, in source file ip/fft-v2.2.1/lib/asj_fft_twid_rom_tdp.vhd
    Info: Found design unit 1: asj_fft_twid_rom_tdp-SYN
    Info: Found entity 1: asj_fft_twid_rom_tdp
Info: Elaborating entity "asj_fft_twid_rom_tdp" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n"
Info: Elaborating entity "altsyncram" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component"
Info: Instantiated megafunction "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "init_file" = "fft_1n1024sin.hex"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "width_a" = "16"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "width_b" = "16"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7g62.tdf
    Info: Found entity 1: altsyncram_7g62
Info: Elaborating entity "altsyncram_7g62" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_7g62:auto_generated"
Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/rzhou/work/workshop/OPT/fft_1n1024sin.hex -- setting all initial values to 0
Info: Elaborating entity "asj_fft_tdl_bit" for hierarchy "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit:\no_del_input_blk:delay_next_block"
Info: Elaborating entity "ASYNC_FIFO" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK"
Info: Elaborating entity "dc_fifo" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO"
Info: Elaborating entity "dcfifo" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component"
Info: Instantiated megafunction "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "37"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_idl1.tdf
    Info: Found entity 1: dcfifo_idl1
Info: Elaborating entity "dcfifo_idl1" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf
    Info: Found entity 1: a_graycounter_g86
Info: Elaborating entity "a_graycounter_g86" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_g86:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_51c.tdf
    Info: Found entity 1: a_graycounter_51c
Info: Elaborating entity "a_graycounter_51c" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf
    Info: Found entity 1: a_graycounter_41c
Info: Elaborating entity "a_graycounter_41c" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_41c:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7j01.tdf
    Info: Found entity 1: altsyncram_7j01
Info: Elaborating entity "altsyncram_7j01" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i7e1.tdf
    Info: Found entity 1: altsyncram_i7e1
Info: Elaborating entity "altsyncram_i7e1" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf
    Info: Found entity 1: dffpipe_c2e
Info: Elaborating entity "dffpipe_c2e" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf
    Info: Found entity 1: alt_synch_pipe_8u7
Info: Elaborating entity "alt_synch_pipe_8u7" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info: Found entity 1: dffpipe_2v8
Info: Elaborating entity "dffpipe_2v8" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe8"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9u7.tdf
    Info: Found entity 1: alt_synch_pipe_9u7
Info: Elaborating entity "alt_synch_pipe_9u7" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info: Found entity 1: dffpipe_3v8
Info: Elaborating entity "dffpipe_3v8" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe11"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf
    Info: Found entity 1: cmpr_t16
Info: Elaborating entity "cmpr_t16" for hierarchy "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:rdempty_eq_comp"
Info: Elaborating entity "EXT_FIFO_WR_CTRL" for hierarchy "EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL"
Info: Elaborating entity "EXT_FIFO_RD_CTRL" for hierarchy "EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL"
Info: Elaborating entity "spi3_tx" for hierarchy "spi3_tx:iSPI3_TX"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_mtx_mw.vhd
    Info: Found design unit 1: auk_pac_mtx_mw-rtl
    Info: Found entity 1: auk_pac_mtx_mw
Info: Elaborating entity "auk_pac_mtx_mw" for hierarchy "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_mtx.vhd
    Info: Found design unit 1: auk_pac_mtx-rtl
    Info: Found entity 1: auk_pac_mtx
Info: Elaborating entity "auk_pac_mtx" for hierarchy "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_p3mtx.vhd
    Info: Found design unit 1: auk_pac_p3mtx-rtl
    Info: Found entity 1: auk_pac_p3mtx
Info: Elaborating entity "auk_pac_p3mtx" for hierarchy "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_poll.vhd
    Info: Found design unit 1: auk_pac_poll-rtl
    Info: Found entity 1: auk_pac_poll
Info: Elaborating entity "auk_pac_poll" for hierarchy "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_poll:poll"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_portsel.vhd
    Info: Found design unit 1: auk_pac_portsel-rtl
    Info: Found entity 1: auk_pac_portsel
Info: Elaborating entity "auk_pac_portsel" for hierarchy "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_portsel:portsel"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_muxrd.vhd
    Info: Found design unit 1: auk_pac_muxrd-rtl
    Info: Found entity 1: auk_pac_muxrd
Info: Elaborating entity "auk_pac_muxrd" for hierarchy "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_muxrd:\MUXA_RD:muxrd"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_convrd.vhd
    Info: Found design unit 1: auk_pac_convrd-rtl
    Info: Found entity 1: auk_pac_convrd
Info: Elaborating entity "auk_pac_convrd" for hierarchy "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd"
Info: Elaborating entity "auk_pac_fifo" for hierarchy "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo"
Info: Found 2 design units, including 1 entities, in source file /opt/altera80/ip/posphy_l2_l3/lib/auk_pac_convio.vhd
    Info: Found design unit 1: auk_pac_convio-rtl
    Info: Found entity 1: auk_pac_convio
Info: Elaborating entity "auk_pac_convio" for hierarchy "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convio:\IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5|q_a[34]"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 42 registers lost all their fanouts during netlist optimizations. The first 42 are displayed below.
    Info: Register "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|wr_data[34]" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|addresult_ac_bd[32]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|result_a_b_c_d_se[32]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|result_a_b_c_d_se[33]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d|mult_a701:auto_generated|dffe3a[32]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|result_b_d_se[32]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|result_a_c_se[32]" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s2" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s3" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s4" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s5" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s6" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s7" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd|state.s8" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state.ST_pending5" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state.ST_pending4" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state.ST_pending3" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state.ST_pending2" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state.ST_pending1" lost all its fanouts during netlist optimizations.
    Info: Register "spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|state.ST_ack" lost all its fanouts during netlist optimizations.
    Info: Register "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k[10]" lost all its fanouts during netlist optimizations.
    Info: Register "fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k[11]" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "rd_rst_n"
    Info (17048): Logic cell "wr_rst_n"
    Info (17048): Logic cell "reset_sclk"
    Info (17048): Logic cell "EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL|reset_delay"
    Info (17048): Logic cell "EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL|reset_delay"
Info: Implemented 3466 device resources after synthesis - the final resource count might be different
    Info: Implemented 84 input pins
    Info: Implemented 84 output pins
    Info: Implemented 3097 logic cells
    Info: Implemented 195 RAM segments
    Info: Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 648 megabytes
    Info: Processing ended: Wed Mar 11 15:50:59 2009
    Info: Elapsed time: 00:02:03
    Info: Total CPU time (on all processors): 00:00:35


