# Synopsys Constraint Checker(syntax only), version maplat, Build 1682R, built Mar 10 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Jul 12 20:48:43 2017


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                               Requested     Requested     Clock                                       Clock                   Clock
Clock                               Frequency     Period        Type                                        Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------
System                              1.0 MHz       1000.000      system                                      system_clkgroup         0    
pll|CLKOP_inferred_clock            1.0 MHz       1000.000      inferred                                    Inferred_clkgroup_1     10   
pll|CLKOS_inferred_clock            1.0 MHz       1000.000      inferred                                    Inferred_clkgroup_0     1    
top|clock_00_0096_derived_clock     1.0 MHz       1000.000      derived (from pll|CLKOS_inferred_clock)     Inferred_clkgroup_0     36   
=========================================================================================================================================
