

================================================================
== Vitis HLS Report for 'v_mix_yuv2rgb_false_4'
================================================================
* Date:           Thu Jul 18 12:04:20 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  8303041|  10.000 ns|  83.030 ms|    1|  8303041|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |                                                           |                                                 |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                          Instance                         |                      Module                     |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82  |v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2  |       66|     3842|  0.660 us|  38.420 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_895_1  |     4352|  8303040|  68 ~ 3844|          -|          -|  64 ~ 2160|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      15|     82|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     62|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      33|    169|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+
    |grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82  |v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2  |        0|   0|  15|  82|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+
    |Total                                                      |                                                 |        0|   0|  15|  82|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |y_4_fu_104_p2        |         +|   0|  0|  12|          12|           1|
    |icmp_ln895_fu_99_p2  |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1      |        or|   0|  0|   1|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          25|          14|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  17|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |layerEnableFlag_blk_n  |   9|          2|    1|          2|
    |outLayer0_write        |   9|          2|    1|          2|
    |srcLayer0Yuv_read      |   9|          2|    1|          2|
    |y_fu_60                |   9|          2|   12|         24|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  62|         14|   17|         36|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |   3|   0|    3|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |layerEnableFlag_1_reg_125                                               |   1|   0|    1|          0|
    |y_fu_60                                                                 |  12|   0|   12|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |  18|   0|   18|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|srcLayer0Yuv_dout               |   in|   24|     ap_fifo|            srcLayer0Yuv|       pointer|
|srcLayer0Yuv_num_data_valid     |   in|    3|     ap_fifo|            srcLayer0Yuv|       pointer|
|srcLayer0Yuv_fifo_cap           |   in|    3|     ap_fifo|            srcLayer0Yuv|       pointer|
|srcLayer0Yuv_empty_n            |   in|    1|     ap_fifo|            srcLayer0Yuv|       pointer|
|srcLayer0Yuv_read               |  out|    1|     ap_fifo|            srcLayer0Yuv|       pointer|
|height                          |   in|   12|   ap_stable|                  height|        scalar|
|width                           |   in|   12|   ap_stable|                   width|        scalar|
|layerEnableFlag_dout            |   in|    1|     ap_fifo|         layerEnableFlag|       pointer|
|layerEnableFlag_num_data_valid  |   in|    3|     ap_fifo|         layerEnableFlag|       pointer|
|layerEnableFlag_fifo_cap        |   in|    3|     ap_fifo|         layerEnableFlag|       pointer|
|layerEnableFlag_empty_n         |   in|    1|     ap_fifo|         layerEnableFlag|       pointer|
|layerEnableFlag_read            |  out|    1|     ap_fifo|         layerEnableFlag|       pointer|
|outLayer0_din                   |  out|   24|     ap_fifo|               outLayer0|       pointer|
|outLayer0_num_data_valid        |   in|    3|     ap_fifo|               outLayer0|       pointer|
|outLayer0_fifo_cap              |   in|    3|     ap_fifo|               outLayer0|       pointer|
|outLayer0_full_n                |   in|    1|     ap_fifo|               outLayer0|       pointer|
|outLayer0_write                 |  out|    1|     ap_fifo|               outLayer0|       pointer|
+--------------------------------+-----+-----+------------+------------------------+--------------+

