Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/CAProject/pineapple/strawberry/blk_mem_gen_v7_3.vhd" in Library work.
Architecture blk_mem_gen_v7_3_a of Entity blk_mem_gen_v7_3 is up to date.
Compiling verilog file "../toplevel.v" in library work
Compiling verilog include file "../shiftRegister.v"
Compiling verilog include file "../memory.v"
Module <shiftRegister> compiled
Compiling verilog include file "../finiteStateMachine.v"
Module <memory> compiled
Compiling verilog include file "../programCounter.v"
Module <finiteStateMachine> compiled
Compiling verilog include file "../serialClock.v"
Module <programCounter> compiled
Compiling verilog include file "../mosiFF.v"
Module <serialClock> compiled
Compiling verilog include file "../delayCounter.v"
Module <mosiFF> compiled
WARNING:HDLCompilers:217 - "../delayCounter.v" line 14 Integer constant '5000000000' is too large to represent in 32 bits
Module <delayCounter> compiled
Module <toplevel> compiled
No errors in compilation
Analysis of file <"toplevel.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <toplevel> in library <work> with parameters.
	dataBits = "00000000000000000000000000001000"
	memAddrWidth = "00000000000000000000000000010000"
	memBits = "00000000000000000000000000001010"

Analyzing hierarchy for module <serialClock> in library <work> with parameters.
	bits = "00000000000000000000000000010011"
	counttime = "00000000000001111111111111111111"

Analyzing hierarchy for module <memory> in library <work> with parameters.
	addrWidth = "00000000000000000000000000010000"
	depth = "00000000000000001010011111111000"
	width = "00000000000000000000000000001010"

Analyzing hierarchy for module <programCounter> in library <work> with parameters.
	addrWidth = "00000000000000000000000000010000"
	depth = "00000000000000001010000001101001"

Analyzing hierarchy for module <shiftRegister> in library <work> with parameters.
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <finiteStateMachine> in library <work>.

Analyzing hierarchy for module <mosiFF> in library <work>.

Analyzing hierarchy for module <delayCounter> in library <work> with parameters.
	delayCycles = "00000000000000000000000000000100"
	maxDelay = "00000000000000000000000000001111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <toplevel>.
	dataBits = 32'sb00000000000000000000000000001000
	memAddrWidth = 32'sb00000000000000000000000000010000
	memBits = 32'sb00000000000000000000000000001010
Module <toplevel> is correct for synthesis.
 
Analyzing module <serialClock> in library <work>.
	bits = 32'sb00000000000000000000000000010011
	counttime = 32'sb00000000000001111111111111111111
Module <serialClock> is correct for synthesis.
 
Analyzing module <memory> in library <work>.
	addrWidth = 32'sb00000000000000000000000000010000
	depth = 32'sb00000000000000001010011111111000
	width = 32'sb00000000000000000000000000001010
Module <memory> is correct for synthesis.
 
Analyzing module <programCounter> in library <work>.
	addrWidth = 32'sb00000000000000000000000000010000
	depth = 32'sb00000000000000001010000001101001
Module <programCounter> is correct for synthesis.
 
Analyzing module <shiftRegister> in library <work>.
	width = 32'sb00000000000000000000000000001000
WARNING:Xst:916 - "../shiftRegister.v" line 19: Delay is ignored for synthesis.
Module <shiftRegister> is correct for synthesis.
 
Analyzing module <finiteStateMachine> in library <work>.
"../finiteStateMachine.v" line 14: $display : writing data
"../finiteStateMachine.v" line 20: $display : writing command
"../finiteStateMachine.v" line 26: $display : beginning delay
Module <finiteStateMachine> is correct for synthesis.
 
Analyzing module <mosiFF> in library <work>.
Module <mosiFF> is correct for synthesis.
 
Analyzing module <delayCounter> in library <work>.
	delayCycles = 32'sb00000000000000000000000000000100
	maxDelay = 32'sb00000000000000000000000000001111
WARNING:Xst:916 - "../delayCounter.v" line 14: Delay is ignored for synthesis.
Module <delayCounter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <serialClock>.
    Related source file is "../serialClock.v".
    Found 1-bit register for signal <sclk8PosEdge>.
    Found 1-bit register for signal <sclkPosEdge>.
    Found 1-bit register for signal <sclk>.
    Found 1-bit register for signal <sclkNegEdge>.
    Found 19-bit up counter for signal <count>.
    Found 3-bit up counter for signal <count8>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <serialClock> synthesized.


Synthesizing Unit <programCounter>.
    Related source file is "../programCounter.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sclkPosEdge> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit up counter for signal <memAddr>.
    Summary:
	inferred   1 Counter(s).
Unit <programCounter> synthesized.


Synthesizing Unit <shiftRegister>.
    Related source file is "../shiftRegister.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <peripheralClk8Edge> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <shiftRegisterMem>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <shiftRegister> synthesized.


Synthesizing Unit <finiteStateMachine>.
    Related source file is "../finiteStateMachine.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sclkPosEdge> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <delayEn> equivalent to <cs> has been removed
WARNING:Xst:737 - Found 1-bit latch for signal <cs>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit 3-to-1 multiplexer for signal <cs$mux0000>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <finiteStateMachine> synthesized.


Synthesizing Unit <mosiFF>.
    Related source file is "../mosiFF.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mosiFF> synthesized.


Synthesizing Unit <delayCounter>.
    Related source file is "../delayCounter.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <delayEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <delayCount> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <delayCounter> synthesized.


Synthesizing Unit <memory>.
    Related source file is "../memory.v".
WARNING:Xst:647 - Input <writeEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dataIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <mem> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <memory> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "../toplevel.v".
WARNING:Xst:647 - Input <btn<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <writeEnable> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <serialDataIn> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <parallelDataOut> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parallelData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dataIn> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
Unit <toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 19-bit adder                                          : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 8
 1-bit register                                        : 7
 8-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Multiplexers                                         : 1
 1-bit 3-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <blk_mem_gen_v7_3.ngc>.
Loading core <blk_mem_gen_v7_3> for timing and area information for instance <memory>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 19-bit adder                                          : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 15
 Flip-Flops                                            : 15
# Latches                                              : 2
 1-bit latch                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16

Optimizing unit <toplevel> ...

Optimizing unit <serialClock> ...

Optimizing unit <shiftRegister> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 1.
FlipFlop mff/q has been replicated 1 time(s) to handle iob=true attribute.
Latch fsm/dc has been replicated 1 time(s) to handle iob=true attribute.
Latch fsm/cs has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : toplevel.ngr
Top Level Output File Name         : toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 460
#      GND                         : 26
#      INV                         : 8
#      LUT1                        : 51
#      LUT2                        : 27
#      LUT3                        : 110
#      LUT4                        : 46
#      LUT4_L                      : 1
#      MUXCY                       : 61
#      MUXF5                       : 47
#      MUXF6                       : 18
#      MUXF7                       : 9
#      VCC                         : 2
#      XORCY                       : 54
# FlipFlops/Latches                : 63
#      FD                          : 12
#      FDE                         : 9
#      FDR                         : 19
#      FDRE                        : 19
#      LD                          : 2
#      LD_1                        : 2
# RAMS                             : 24
#      RAMB16                      : 24
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                      132  out of   7680     1%  
 Number of Slice Flip Flops:             57  out of  15360     0%  
 Number of 4 input LUTs:                243  out of  15360     1%  
 Number of IOs:                          29
 Number of bonded IOBs:                  19  out of    173    10%  
    IOB Flip Flops:                       6
 Number of BRAMs:                        24  out of     24   100%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                              | Clock buffer(FF name)                                                                                                                                                                                                                         | Load  |
--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fsm/cs_cmp_eq0000(fsm/cs_cmp_eq00001:O)                                                                                   | NONE(*)(fsm/cs)                                                                                                                                                                                                                               | 2     |
m/memory/douta<9>(m/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<4>820:O)| NONE(*)(fsm/dc)                                                                                                                                                                                                                               | 2     |
sc/sclkNegEdge                                                                                                            | NONE(dcff/q)                                                                                                                                                                                                                                  | 4     |
clk                                                                                                                       | BUFGP                                                                                                                                                                                                                                         | 55    |
m/memory/N1                                                                                                               | NONE(m/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s3_init.ram/dpram.dp9x9.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s3_init.ram/dpram.dp9x9.ram)| 24    |
sc/sclk8PosEdge                                                                                                           | NONE(pc/memAddr_0)                                                                                                                                                                                                                            | 16    |
sc/sclkPosEdge                                                                                                            | NONE(sr/shiftRegisterMem_7)                                                                                                                                                                                                                   | 8     |
--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.373ns (Maximum Frequency: 119.427MHz)
   Minimum input arrival time before clock: 2.658ns
   Maximum output required time after clock: 7.086ns
   Maximum combinational path delay: 7.563ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sc/sclk8PosEdge'
  Clock period: 6.399ns (frequency: 156.271MHz)
  Total number of paths / destination ports: 392 / 16
-------------------------------------------------------------------------
Delay:               6.399ns (Levels of Logic = 17)
  Source:            pc/memAddr_1 (FF)
  Destination:       pc/memAddr_15 (FF)
  Source Clock:      sc/sclk8PosEdge rising
  Destination Clock: sc/sclk8PosEdge rising

  Data Path: pc/memAddr_1 to pc/memAddr_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            27   0.626   1.846  pc/memAddr_1 (pc/memAddr_1)
     LUT1:I0->O            1   0.479   0.000  pc/Mcount_memAddr_cy<1>_rt (pc/Mcount_memAddr_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  pc/Mcount_memAddr_cy<1> (pc/Mcount_memAddr_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  pc/Mcount_memAddr_cy<2> (pc/Mcount_memAddr_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  pc/Mcount_memAddr_cy<3> (pc/Mcount_memAddr_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  pc/Mcount_memAddr_cy<4> (pc/Mcount_memAddr_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  pc/Mcount_memAddr_cy<5> (pc/Mcount_memAddr_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  pc/Mcount_memAddr_cy<6> (pc/Mcount_memAddr_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  pc/Mcount_memAddr_cy<7> (pc/Mcount_memAddr_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  pc/Mcount_memAddr_cy<8> (pc/Mcount_memAddr_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  pc/Mcount_memAddr_cy<9> (pc/Mcount_memAddr_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  pc/Mcount_memAddr_cy<10> (pc/Mcount_memAddr_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  pc/Mcount_memAddr_cy<11> (pc/Mcount_memAddr_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  pc/Mcount_memAddr_cy<12> (pc/Mcount_memAddr_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  pc/Mcount_memAddr_cy<13> (pc/Mcount_memAddr_cy<13>)
     MUXCY:CI->O           0   0.056   0.000  pc/Mcount_memAddr_cy<14> (pc/Mcount_memAddr_cy<14>)
     XORCY:CI->O           1   0.786   0.851  pc/Mcount_memAddr_xor<15> (Result<15>)
     LUT2:I1->O            1   0.479   0.000  pc/Mcount_memAddr_eqn_151 (pc/Mcount_memAddr_eqn_15)
     FDRE:D                    0.176          pc/memAddr_15
    ----------------------------------------
    Total                      6.399ns (3.703ns logic, 2.697ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.373ns (frequency: 119.427MHz)
  Total number of paths / destination ports: 3949 / 52
-------------------------------------------------------------------------
Delay:               8.373ns (Levels of Logic = 19)
  Source:            sc/count_1 (FF)
  Destination:       sc/count_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sc/count_1 to sc/count_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.626   1.066  sc/count_1 (sc/count_1)
     LUT1:I0->O            1   0.479   0.000  sc/Madd__old_count_1_cy<1>_rt (sc/Madd__old_count_1_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  sc/Madd__old_count_1_cy<1> (sc/Madd__old_count_1_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  sc/Madd__old_count_1_cy<2> (sc/Madd__old_count_1_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  sc/Madd__old_count_1_cy<3> (sc/Madd__old_count_1_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  sc/Madd__old_count_1_cy<4> (sc/Madd__old_count_1_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  sc/Madd__old_count_1_cy<5> (sc/Madd__old_count_1_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  sc/Madd__old_count_1_cy<6> (sc/Madd__old_count_1_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  sc/Madd__old_count_1_cy<7> (sc/Madd__old_count_1_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  sc/Madd__old_count_1_cy<8> (sc/Madd__old_count_1_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  sc/Madd__old_count_1_cy<9> (sc/Madd__old_count_1_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  sc/Madd__old_count_1_cy<10> (sc/Madd__old_count_1_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  sc/Madd__old_count_1_cy<11> (sc/Madd__old_count_1_cy<11>)
     XORCY:CI->O           1   0.786   0.976  sc/Madd__old_count_1_xor<12> (sc/_old_count_1<12>)
     LUT3:I0->O            1   0.479   0.000  sc/count_cmp_eq0000_wg_lut<0> (sc/count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  sc/count_cmp_eq0000_wg_cy<0> (sc/count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  sc/count_cmp_eq0000_wg_cy<1> (sc/count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  sc/count_cmp_eq0000_wg_cy<2> (sc/count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  sc/count_cmp_eq0000_wg_cy<3> (sc/count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O          19   0.246   1.233  sc/count_cmp_eq0000_wg_cy<4> (sc/count_cmp_eq0000)
     FDR:R                     0.892          sc/count_0
    ----------------------------------------
    Total                      8.373ns (5.099ns logic, 3.274ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sc/sclkPosEdge'
  Clock period: 2.132ns (frequency: 469.076MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               2.132ns (Levels of Logic = 1)
  Source:            sr/shiftRegisterMem_6 (FF)
  Destination:       sr/shiftRegisterMem_7 (FF)
  Source Clock:      sc/sclkPosEdge rising
  Destination Clock: sc/sclkPosEdge rising

  Data Path: sr/shiftRegisterMem_6 to sr/shiftRegisterMem_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.626   0.851  sr/shiftRegisterMem_6 (sr/shiftRegisterMem_6)
     LUT3:I1->O            1   0.479   0.000  sr/shiftRegisterMem_mux0000<7>1 (sr/shiftRegisterMem_mux0000<7>)
     FD:D                      0.176          sr/shiftRegisterMem_7
    ----------------------------------------
    Total                      2.132ns (1.281ns logic, 0.851ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sc/sclk8PosEdge'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.658ns (Levels of Logic = 1)
  Source:            sw<0> (PAD)
  Destination:       pc/memAddr_0 (FF)
  Destination Clock: sc/sclk8PosEdge rising

  Data Path: sw<0> to pc/memAddr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.715   1.051  sw_0_IBUF (sw_0_IBUF)
     FDRE:R                    0.892          pc/memAddr_0
    ----------------------------------------
    Total                      2.658ns (1.607ns logic, 1.051ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.490ns (Levels of Logic = 1)
  Source:            sc/sclkPosEdge (FF)
  Destination:       gpioBank1<3> (PAD)
  Source Clock:      clk rising

  Data Path: sc/sclkPosEdge to gpioBank1<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.626   0.955  sc/sclkPosEdge (sc/sclkPosEdge)
     OBUF:I->O                 4.909          gpioBank1_3_OBUF (gpioBank1<3>)
    ----------------------------------------
    Total                      6.490ns (5.535ns logic, 0.955ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sc/sclkNegEdge'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            dcff/q (FF)
  Destination:       gpioBank1<2> (PAD)
  Source Clock:      sc/sclkNegEdge rising

  Data Path: dcff/q to gpioBank1<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.626   0.681  dcff/q (dcff/q)
     OBUF:I->O                 4.909          gpioBank1_2_OBUF (gpioBank1<2>)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm/memory/douta<9>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            fsm/dc_1 (LATCH)
  Destination:       led<7> (PAD)
  Source Clock:      m/memory/douta<9> rising

  Data Path: fsm/dc_1 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  fsm/dc_1 (fsm/dc_1)
     OBUF:I->O                 4.909          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fsm/cs_cmp_eq0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            fsm/cs_1 (LATCH)
  Destination:       led<6> (PAD)
  Source Clock:      fsm/cs_cmp_eq0000 rising

  Data Path: fsm/cs_1 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.551   0.681  fsm/cs_1 (fsm/cs_1)
     OBUF:I->O                 4.909          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sc/sclk8PosEdge'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              7.086ns (Levels of Logic = 1)
  Source:            pc/memAddr_3 (FF)
  Destination:       led<3> (PAD)
  Source Clock:      sc/sclk8PosEdge rising

  Data Path: pc/memAddr_3 to led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            27   0.626   1.551  pc/memAddr_3 (pc/memAddr_3)
     OBUF:I->O                 4.909          led_3_OBUF (led<3>)
    ----------------------------------------
    Total                      7.086ns (5.535ns logic, 1.551ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               7.563ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       gpioBank2<3> (PAD)

  Data Path: btn<1> to gpioBank2<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  btn_1_IBUF (btn_1_IBUF)
     INV:I->O              4   0.479   0.779  gpioBank2<1>1_INV_0 (gpioBank2_1_OBUF)
     OBUF:I->O                 4.909          gpioBank2_3_OBUF (gpioBank2<3>)
    ----------------------------------------
    Total                      7.563ns (6.103ns logic, 1.460ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 30.39 secs
 
--> 

Total memory usage is 274932 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :   27 (   0 filtered)

