Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.14-s037_1, built Wed Mar 27 09:19:21 PDT 2019
Options: -files ../src/run.tcl 
Date:    Fri Feb 10 16:35:44 2023
Host:    ece029.ece.local.cmu.edu (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (14cores*56cpus*2physical cpus*Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz 35840KB) (263742248KB)
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (43 seconds elapsed).

#@ Processing -files option
@genus 1> source ../src/run.tcl
#@ Begin verbose source src/run.tcl
@file(run.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
model name	: Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz
cpu MHz		: 3269.970
cpu MHz		: 1953.662
cpu MHz		: 3182.080
cpu MHz		: 1568.994
cpu MHz		: 3092.871
cpu MHz		: 3284.619
cpu MHz		: 2842.968
cpu MHz		: 3300.000
cpu MHz		: 3299.560
cpu MHz		: 3301.318
cpu MHz		: 2880.175
cpu MHz		: 3301.757
cpu MHz		: 1200.439
cpu MHz		: 2943.603
cpu MHz		: 3027.392
cpu MHz		: 2116.992
cpu MHz		: 3010.253
cpu MHz		: 1676.660
cpu MHz		: 2515.576
cpu MHz		: 3257.226
cpu MHz		: 2157.421
cpu MHz		: 1879.980
cpu MHz		: 1467.773
cpu MHz		: 2106.152
cpu MHz		: 3169.335
cpu MHz		: 2138.378
cpu MHz		: 3055.517
cpu MHz		: 2346.093
cpu MHz		: 1910.888
cpu MHz		: 1922.021
cpu MHz		: 3095.068
cpu MHz		: 3059.765
cpu MHz		: 3229.980
cpu MHz		: 3177.099
cpu MHz		: 3205.517
cpu MHz		: 2196.679
cpu MHz		: 2052.246
cpu MHz		: 3088.476
cpu MHz		: 2103.808
cpu MHz		: 3300.732
cpu MHz		: 1606.347
cpu MHz		: 3086.718
cpu MHz		: 1764.697
cpu MHz		: 2756.103
cpu MHz		: 2665.283
cpu MHz		: 1869.140
cpu MHz		: 2465.478
cpu MHz		: 2233.593
cpu MHz		: 2401.025
cpu MHz		: 2411.279
cpu MHz		: 1863.281
cpu MHz		: 3088.330
cpu MHz		: 2104.833
cpu MHz		: 3239.208
cpu MHz		: 2054.443
cpu MHz		: 2511.474
@file(run.tcl) 8: puts "Hostname : [info hostname]"
Hostname : ECE029.ECE.LOCAL.CMU.EDU
@file(run.tcl) 15: set DESIGN chip
@file(run.tcl) 16: set GEN_EFF medium
@file(run.tcl) 17: set MAP_OPT_EFF high
@file(run.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"]
@file(run.tcl) 22: set _OUTPUTS_PATH outputs
@file(run.tcl) 23: set _REPORTS_PATH reports
@file(run.tcl) 24: set _LOG_PATH logs
@file(run.tcl) 26: set_db / .init_lib_search_path {.}
  Setting attribute of root '/': 'init_lib_search_path' = .
@file(run.tcl) 27: set_db / .script_search_path {. ../src}
  Setting attribute of root '/': 'script_search_path' = . ../src
@file(run.tcl) 28: set_db / .init_hdl_search_path {. ../../rtl}
  Setting attribute of root '/': 'init_hdl_search_path' = . ../../rtl
@file(run.tcl) 37: set_db / .information_level 7
  Setting attribute of root '/': 'information_level' = 7
@file(run.tcl) 39: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(run.tcl) 46: read_libs " \
    /afs/ece/user/iescobar/gpdk045/libs/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib \
    /afs/ece/user/iescobar/gpdk045/libs/giolib045_v3.2/giolib045/lib/giolib045.lib \
"

Threads Configured:6
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /afs/ece/user/iescobar/gpdk045/libs/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib, Line 67517)
Warning : Missing voltage_map in the library. [LBR-704]
        : The voltage_map attribute with name 'VDDIOR' referenced by the pg_pin 'VDDIOR' in the cell 'PADDO', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /afs/ece/user/iescobar/gpdk045/libs/giolib045_v3.2/giolib045/lib/giolib045.lib, Line 108)
Warning : Missing voltage_map in the library. [LBR-704]
        : The voltage_map attribute with name 'VDDIOR' referenced by the pg_pin 'VDDIOR' in the cell 'PADDI', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /afs/ece/user/iescobar/gpdk045/libs/giolib045_v3.2/giolib045/lib/giolib045.lib, Line 217)
Warning : Missing voltage_map in the library. [LBR-704]
        : The voltage_map attribute with name 'VSSIOR' referenced by the pg_pin 'VSSIOR' in the cell 'PADDO', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /afs/ece/user/iescobar/gpdk045/libs/giolib045_v3.2/giolib045/lib/giolib045.lib, Line 112)
Warning : Missing voltage_map in the library. [LBR-704]
        : The voltage_map attribute with name 'VSSIOR' referenced by the pg_pin 'VSSIOR' in the cell 'PADDI', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /afs/ece/user/iescobar/gpdk045/libs/giolib045_v3.2/giolib045/lib/giolib045.lib, Line 221)

  Message Summary for Library both libraries:
  *******************************************
  Missing voltage_map in the library. [LBR-704]: 4
  Could not find an attribute in the library. [LBR-436]: 576
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************
 
            Reading file '/afs/ece/user/iescobar/gpdk045/libs/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib'
            Reading file '/afs/ece/user/iescobar/gpdk045/libs/giolib045_v3.2/giolib045/lib/giolib045.lib'
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'slow_vdd1v0' and 'giolib045'.
        : This is a common source of delay calculation confusion and is strongly discouraged.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'giolib045.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
@file(run.tcl) 50: read_physical -lef " \
    /afs/ece/user/iescobar/gpdk045/libs/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef \
    /afs/ece/user/iescobar/gpdk045/libs/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef \
    /afs/ece/user/iescobar/gpdk045/libs/giolib045_v3.2/giolib045/lef/giolib045.lef \
"
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HV_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VV_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_NH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_SH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_N_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_S_NEW' has no resistance value.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'ExtVSS' on cell 'FSWNX1' without MUSTJOINALLPORTS in the pin property.
        : This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VDD' on cell 'FSWNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'ExtVSS' on cell 'FSWX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VDD' on cell 'FSWX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'ExtVDD' on cell 'HSWDNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'HSWDNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'ExtVDD' on cell 'HSWDX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'HSWDX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'ExtVDD' on cell 'HSWNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'HSWNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'ExtVDD' on cell 'HSWX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'HSWX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'ISOHLDX1_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'ISOHX1_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'ISOLX1_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'ISONLX1_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSHL_ISOH_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSHL_ISOL_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSHL_ISONH_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSHL_ISONL_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSHLX1_FROM' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISOH_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISOH_X1_TO_ON' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISOL_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISOL_X1_TO_ON' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISONH_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISONH_X1_TO_ON' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISONL_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISONL_X1_TO_ON' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLHX1_FROM' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLHX1_TO' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'PBUFX2' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'PINVX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNSQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNSRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNSRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNSX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFSQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFSRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFSRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFSX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RTLATRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RTLATSRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RTLATX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNSQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNSRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNSRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNSX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFSQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFSRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFSRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFSX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFX1' without MUSTJOINALLPORTS in the pin property.
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PADANALOG' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PADDB' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PADDI' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PADDO' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PADDOZ' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PADVDD' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PADVDD25' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PADVDDIOR' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PADVSS' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PADVSS25' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PADVSSIOR' has non-zero origin (0, 80000).
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VDDIOR' on cell 'padIORINGCORNER' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VDD' on cell 'padIORINGCORNER' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'padIORINGCORNER' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSSIOR' on cell 'padIORINGCORNER' without MUSTJOINALLPORTS in the pin property.
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'padIORINGCORNER' has non-zero origin (80000, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'padIORINGFEED1' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'padIORINGFEED10' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'padIORINGFEED3' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'padIORINGFEED5' has non-zero origin (0, 80000).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'padIORINGFEED60' has non-zero origin (0, 80000).

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
@file(run.tcl) 58: read_qrc /afs/ece.cmu.edu/user/iescobar/gpdk045/libs/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(run.tcl) 63: set_db / .hdl_generate_index_style %s_%d_
  Setting attribute of root '/': 'hdl_generate_index_style' = %s_%d_
@file(run.tcl) 65: set_db / .lp_insert_clock_gating true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(run.tcl) 72: read_hdl -language sv "chip.sv control.sv datapath.sv counter.sv register.sv"
            Reading Verilog file '../../rtl/chip.sv'
            Reading Verilog file '../../rtl/control.sv'
            Reading Verilog file '../../rtl/datapath.sv'
            Reading Verilog file '../../rtl/counter.sv'
            Reading Verilog file '../../rtl/register.sv'
@file(run.tcl) 73: elaborate $DESIGN
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'chip' from file '../../rtl/chip.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'control_WL8' from file '../../rtl/control.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'register_WL2' from file '../../rtl/register.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [2] doesn't match the width of right hand side [32] in assignment in file '../../rtl/register.sv' on line 11.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'control_WL8' in file '../../rtl/control.sv' on line 35.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ops_rdy' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 60.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res_val' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 61.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_ld' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 62.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_en' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 63.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ops_rdy' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 67.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res_val' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 68.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_ld' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 69.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_en' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 70.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ops_rdy' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 72.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res_val' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 73.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_ld' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 74.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_en' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 75.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ops_rdy' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 80.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res_val' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 81.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_ld' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 82.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_en' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 83.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ops_rdy' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 85.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res_val' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 86.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_ld' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 87.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_en' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 88.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ops_rdy' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 93.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res_val' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 94.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_ld' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 95.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_en' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 96.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ops_rdy' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 98.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res_val' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 99.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_ld' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 100.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cl2dp_en' [1] doesn't match the width of right hand side [32] in assignment in file '../../rtl/control.sv' on line 101.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'control_WL8' in file '../../rtl/control.sv' on line 58.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'datapath_WL8' from file '../../rtl/datapath.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'register_WL8' from file '../../rtl/register.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [8] doesn't match the width of right hand side [32] in assignment in file '../../rtl/register.sv' on line 11.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'd_nxt' [8] doesn't match the width of right hand side [32] in assignment in file '../../rtl/datapath.sv' on line 36.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'd_comp' [8] doesn't match the width of right hand side [32] in assignment in file '../../rtl/datapath.sv' on line 59.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/datapath.sv' on line 62.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/datapath.sv' on line 57.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/datapath.sv' on line 68.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/datapath.sv' on line 58.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/datapath.sv' on line 51.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/datapath.sv' on line 29.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '../../rtl/datapath.sv' on line 68.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '../../rtl/datapath.sv' on line 58.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '../../rtl/datapath.sv' on line 62.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '../../rtl/datapath.sv' on line 57.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'chip'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             7             55                                      elaborate
@file(run.tcl) 74: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(run.tcl) 75: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:35:47 (Feb10) |  141.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:42) |  00:00:04(00:00:42) | 100.0(100.0) |   16:36:29 (Feb10) |  211.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 79: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'chip'

No empty modules in design 'chip'

  Done Checking the design.
@file(run.tcl) 85: read_sdc chip.sdc
            Reading file '/afs/ece.cmu.edu/usr/iescobar/private/research_s23/18725_starter_code/ece725/digital/gcd/syn/WORK/../src/chip.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Total runtime 0.0
@file(run.tcl) 86: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(run.tcl) 91: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs
@file(run.tcl) 96: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs
@file(run.tcl) 101: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports
@file(run.tcl) 105: check_timing_intent
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 10 2023  04:36:29 pm
  Module:                 chip
  Technology libraries:   slow_vdd1v0 1.0
                          giolib045 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:chip/op_a[0]
port:chip/op_a[1]
port:chip/op_a[2]
  ... 16 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:chip/ops_rdy
port:chip/res[0]
port:chip/res[1]
  ... 7 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       19
 Outputs without external load                                   10
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         29

@file(run.tcl) 115: if {[llength [all_registers]] > 0} {
  define_cost_group -name I2C -design $DESIGN
  define_cost_group -name C2O -design $DESIGN
  define_cost_group -name C2C -design $DESIGN
  path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
  path_group -from [all_registers] -to [all_outputs] -group C2O -name C2O
  path_group -from [all_inputs]  -to [all_registers] -group I2C -name I2C
}
inst:chip/inst_control/inst_reg_state/q_reg[0] inst:chip/inst_control/inst_reg_state/q_reg[1] inst:chip/inst_datapath/inst_reg_dpa/q_reg[0] inst:chip/inst_datapath/inst_reg_dpa/q_reg[1] inst:chip/inst_datapath/inst_reg_dpa/q_reg[2] inst:chip/inst_datapath/inst_reg_dpa/q_reg[3] inst:chip/inst_datapath/inst_reg_dpa/q_reg[4] inst:chip/inst_datapath/inst_reg_dpa/q_reg[5] inst:chip/inst_datapath/inst_reg_dpa/q_reg[6] inst:chip/inst_datapath/inst_reg_dpa/q_reg[7] inst:chip/inst_datapath/inst_reg_dpb/q_reg[0] inst:chip/inst_datapath/inst_reg_dpb/q_reg[1] inst:chip/inst_datapath/inst_reg_dpb/q_reg[2] inst:chip/inst_datapath/inst_reg_dpb/q_reg[3] inst:chip/inst_datapath/inst_reg_dpb/q_reg[4] inst:chip/inst_datapath/inst_reg_dpb/q_reg[5] inst:chip/inst_datapath/inst_reg_dpb/q_reg[6] inst:chip/inst_datapath/inst_reg_dpb/q_reg[7] inst:chip/inst_datapath/inst_reg_dpd/q_reg[0] inst:chip/inst_datapath/inst_reg_dpd/q_reg[1] inst:chip/inst_datapath/inst_reg_dpd/q_reg[2] inst:chip/inst_datapath/inst_reg_dpd/q_reg[3] inst:chip/inst_datapath/inst_reg_dpd/q_reg[4] inst:chip/inst_datapath/inst_reg_dpd/q_reg[5] inst:chip/inst_datapath/inst_reg_dpd/q_reg[6] inst:chip/inst_datapath/inst_reg_dpd/q_reg[7] 
@file(run.tcl) 124: define_cost_group -name I2O -design $DESIGN
@file(run.tcl) 125: path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
@file(run.tcl) 126: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
@file(run.tcl) 143: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(run.tcl) 144: syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'inst_control/inst_reg_state/mux_q_10_13', 
'inst_datapath/inst_reg_dpa/mux_q_10_13', 
'inst_datapath/inst_reg_dpb/mux_q_10_13', 
'inst_datapath/inst_reg_dpd/mux_q_10_13'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'chip' to generic gates using 'medium' effort.
  Setting attribute of design 'chip': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:30 (Feb10) |  211.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'chip'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'chip'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_2...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in datapath_WL8':
	  (sub_77_29, sub_73_29)

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_c2' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in datapath_WL8':
	  (sub_77_29, sub_73_29)

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_c3' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in datapath_WL8':
	  (sub_77_29, sub_73_29)

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_c4' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in datapath_WL8':
	  (sub_77_29, sub_73_29)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'chip'.
      Removing temporary intermediate hierarchies under chip
              Optimizing muxes in design 'control_WL8'.
              Optimizing muxes in design 'datapath_WL8'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'chip'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      24		 92%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2		  8%
Total flip-flops                        26		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) chip...
          Done structuring (delay-based) chip
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 56 CPUs usable)
          Structuring (delay-based) logic partition in datapath_WL8...
            Starting partial collapsing  cb_part
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in datapath_WL8
        Mapping logic partition in datapath_WL8...
          Structuring (delay-based) logic partition in control_WL8...
            Starting partial collapsing  mux_ctl_0x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in control_WL8
        Mapping logic partition in control_WL8...
          Structuring (delay-based) register_WL2...
          Done structuring (delay-based) register_WL2
        Mapping component register_WL2...
          Structuring (delay-based) cb_part_255...
            Starting partial collapsing (xors only) cb_part_255
            Finished partial collapsing.
            Starting partial collapsing  cb_part_255
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_255
        Mapping component cb_part_255...
          Structuring (delay-based) register_WL8...
          Done structuring (delay-based) register_WL8
        Mapping component register_WL8...
          Structuring (delay-based) register_WL8_181...
          Done structuring (delay-based) register_WL8_181
        Mapping component register_WL8_181...
          Structuring (delay-based) register_WL8_180...
          Done structuring (delay-based) register_WL8_180
        Mapping component register_WL8_180...
 
Global mapping target info
==========================
Cost Group 'C2O' target slack:   236 ps
Target path end-point (Port: chip/res[4])

          Pin                      Type          Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)              <<<  launch                               0 R 
inst_datapath
  inst_reg_dpd
    q_reg[6]/clk                                                       
    q_reg[6]/q           (u)  unmapped_d_flop         5  5.0           
  inst_reg_dpd/q[6] 
  cb_parti1224/inst_reg_dpd_q[6] 
    g2766/in_1                                                         
    g2766/z              (u)  unmapped_or2            1  1.0           
    g2731/in_0                                                         
    g2731/z              (u)  unmapped_or2            1  1.0           
    g2714/in_1                                                         
    g2714/z              (u)  unmapped_or2            3  3.0           
    g2674/in_1                                                         
    g2674/z              (u)  unmapped_or2            7  7.0           
    g2643/in_1                                                         
    g2643/z              (u)  unmapped_complex2       1  1.0           
    g2591/in_0                                                         
    g2591/z              (u)  unmapped_nand2          1  2.9           
  cb_parti1224/res[4] 
inst_datapath/res[4] 
opad_res_4_.gen_inst/A                                                 
opad_res_4_.gen_inst/PAD (P)  PADDO                   1  1.6           
res[4]                   <<<  interconnect                             
                              out port                                 
(chip.sdc_line_8_21_1)        ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                          10000 R 
                              uncertainty                              
-----------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : inst_datapath/inst_reg_dpd/q_reg[6]/clk
End-point    : res[4]

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5642ps.
 
Cost Group 'C2C' target slack:   233 ps
Target path end-point (Pin: inst_datapath/inst_reg_dpa/q_reg[6]/d)

      Pin                  Type          Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock clk)      <<<  launch                               0 R 
inst_datapath
  inst_reg_dpb
    q_reg[1]/clk                                               
    q_reg[1]/q   (u)  unmapped_d_flop         7  7.0           
  inst_reg_dpb/q[1] 
  cb_parti1224/inst_reg_dpb_q[1] 
    g1839/in_1                                                 
    g1839/z      (u)  unmapped_complex2       1  1.0           
    g2725/in_1                                                 
    g2725/z      (u)  unmapped_nand2          1  1.0           
    g2698/in_0                                                 
    g2698/z      (u)  unmapped_nand2          1  1.0           
    g2684/in_0                                                 
    g2684/z      (u)  unmapped_nand2          1  1.0           
    g2615/in_0                                                 
    g2615/z      (u)  unmapped_nand2          1  1.0           
    g2605/in_1                                                 
    g2605/z      (u)  unmapped_complex2       1  1.0           
    g2581/in_0                                                 
    g2581/z      (u)  unmapped_complex2      23 23.0           
    g2551/in_0                                                 
    g2551/z      (u)  unmapped_complex2       1  1.0           
    g2548/in_1                                                 
    g2548/z      (u)  unmapped_nand2          1  1.0           
    g2527/in_1                                                 
    g2527/z      (u)  unmapped_complex2       4  4.0           
    g2243/in_1                                                 
    g2243/z      (u)  unmapped_or2            1  1.0           
    g2493/in_0                                                 
    g2493/z      (u)  unmapped_nand2          1  1.0           
    g2490/in_1                                                 
    g2490/z      (u)  unmapped_nand2          3  3.0           
    g2489/in_1                                                 
    g2489/z      (u)  unmapped_nand2          1  1.0           
    g2485/in_0                                                 
    g2485/z      (u)  unmapped_nand2          3  3.0           
    g2482/in_1                                                 
    g2482/z      (u)  unmapped_nand2          2  2.0           
    g2478/in_1                                                 
    g2478/z      (u)  unmapped_nand2          3  3.0           
    g2475/in_0                                                 
    g2475/z      (u)  unmapped_nand2          1  1.0           
    g2468/in_0                                                 
    g2468/z      (u)  unmapped_nand2          3  3.0           
    g2463/in_1                                                 
    g2463/z      (u)  unmapped_nand2          1  1.0           
    g2462/in_0                                                 
    g2462/z      (u)  unmapped_nand2          2  2.0           
    g2458/in_0                                                 
    g2458/z      (u)  unmapped_complex2       1  1.0           
    g2459/in_1                                                 
    g2459/z      (u)  unmapped_nand2          1  1.0           
    g2456/in_0                                                 
    g2456/z      (u)  unmapped_complex2       1  1.0           
    g2455/in_0                                                 
    g2455/z      (u)  unmapped_complex2       1  1.0           
  cb_parti1224/inst_reg_dpa_d[6] 
  inst_reg_dpa/d[6] 
    q_reg[6]/d   <<<  unmapped_d_flop                          
    q_reg[6]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)           capture                          10000 R 
                      uncertainty                              
---------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : inst_datapath/inst_reg_dpb/q_reg[1]/clk
End-point    : inst_datapath/inst_reg_dpa/q_reg[6]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6525ps.
 
Cost Group 'I2C' target slack:   233 ps
Target path end-point (Pin: inst_datapath/inst_reg_dpb/q_reg[7]/d)

         Pin                         Type          Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)              <<<    launch                               0 R 
(chip.sdc_line_7_17_1)          ext delay                                
ops_val                         in port                 1  2.9           
ipad_ops_val/PAD                                                         
ipad_ops_val/Y         (u) (P)  PADDI                   1  1.0           
inst_control/ops_val 
  mux_ctl_0xi/ops_val 
    g220/in_0                                                            
    g220/z               (u)    unmapped_nand2          2  2.0           
    g208/in_0                                                            
    g208/z               (u)    unmapped_or2            2  2.0           
    g209/in_0                                                            
    g209/z               (u)    unmapped_not           19 19.0           
  mux_ctl_0xi/cl2dp_ld 
inst_control/cl2dp_ld 
inst_datapath/cl2dp_ld 
  cb_parti1224/cl2dp_ld 
    g2719/in_1                                                           
    g2719/z              (u)    unmapped_or2           13 13.0           
    g2711/in_1                                                           
    g2711/z              (u)    unmapped_or2            8  8.0           
    g2555/in_0                                                           
    g2555/z              (u)    unmapped_or2            9  9.0           
    g2529/in_0                                                           
    g2529/z              (u)    unmapped_complex2       8  8.0           
    g2510/in_0                                                           
    g2510/z              (u)    unmapped_complex2       1  1.0           
    g2505/in_0                                                           
    g2505/z              (u)    unmapped_complex2       1  1.0           
  cb_parti1224/inst_reg_dpb_d[7] 
  inst_reg_dpb/d[7] 
    q_reg[7]/d           <<<    unmapped_d_flop                          
    q_reg[7]/clk                setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                          10000 R 
                                uncertainty                              
-------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : ops_val
End-point    : inst_datapath/inst_reg_dpb/q_reg[7]/d

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7008ps.
 
PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 1.8327860000000005
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:30 (Feb10) |  211.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:01(00:00:01) | 100.0(100.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:30 (Feb10) |  211.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:01(00:00:01) | 100.0(100.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -       524    433938       211
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       451    433288       336
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================

======================= Sequential Deletion Report =============================
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'chip' to generic gates.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             3              2                                      syn_generic
@file(run.tcl) 145: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(run.tcl) 146: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:35:47 (Feb10) |  141.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:42) |  00:00:04(00:00:42) |  58.5( 95.5) |   16:36:29 (Feb10) |  211.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:02(00:00:02) |  41.5(  4.5) |   16:36:31 (Feb10) |  336.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 147: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing net loads.
@file(run.tcl) 148: write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /afs/ece.cmu.edu/usr/iescobar/private/research_s23/18725_starter_code/ece725/digital/gcd/syn/WORK
QoS Summary for chip
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     6,821
  R2R (ps):                     7,469
  I2R (ps):                     6,821
  R2O (ps):                     6,950
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                    432,000
Total Cell Area:              432,000
Leaf Instances:                   451
Total Instances:                  451
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:07
Real Runtime (h:m:s):        00:00:45
CPU  Elapsed (h:m:s):        00:00:10
Real Elapsed (h:m:s):        00:00:45
Memory (MB):                   782.12
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:45
Total Memory (MB):     782.12
Executable Version:    18.14-s037_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:chip should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:chip has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Finished exporting design database to file 'reports/generic_chip.db' for 'chip' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(run.tcl) 149: report_summary -directory $_REPORTS_PATH


Working Directory = /afs/ece.cmu.edu/usr/iescobar/private/research_s23/18725_starter_code/ece725/digital/gcd/syn/WORK
QoS Summary for chip
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     6,821
  R2R (ps):                     7,469
  I2R (ps):                     6,821
  R2O (ps):                     6,950
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                    432,000
Total Cell Area:              432,000
Leaf Instances:                   451
Total Instances:                  451
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:07
Real Runtime (h:m:s):        00:00:45
CPU  Elapsed (h:m:s):        00:00:10
Real Elapsed (h:m:s):        00:00:45
Memory (MB):                   782.12
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:45
Total Memory (MB):     782.12
Executable Version:    18.14-s037_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 160: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(run.tcl) 161: syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'chip' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:30 (Feb10) |  211.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:01(00:00:01) | 100.0( 50.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:01) |   0.0( 50.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:30 (Feb10) |  211.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:01(00:00:01) | 100.0( 50.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:01) |   0.0( 50.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'chip'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) chip...
          Done structuring (delay-based) chip
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 56 CPUs usable)
          Structuring (delay-based) logic partition in datapath_WL8...
          Done structuring (delay-based) logic partition in datapath_WL8
        Mapping logic partition in datapath_WL8...
          Structuring (delay-based) logic partition in control_WL8...
          Done structuring (delay-based) logic partition in control_WL8
        Mapping logic partition in control_WL8...
          Structuring (delay-based) register_WL2...
          Done structuring (delay-based) register_WL2
        Mapping component register_WL2...
          Structuring (delay-based) cb_part_259...
          Done structuring (delay-based) cb_part_259
        Mapping component cb_part_259...
          Structuring (delay-based) register_WL8...
          Done structuring (delay-based) register_WL8
        Mapping component register_WL8...
          Structuring (delay-based) register_WL8_180...
          Done structuring (delay-based) register_WL8_180
        Mapping component register_WL8_180...
          Structuring (delay-based) register_WL8_181...
          Done structuring (delay-based) register_WL8_181
        Mapping component register_WL8_181...
 
Global mapping target info
==========================
Cost Group 'C2O' target slack:   236 ps
Target path end-point (Port: chip/res[4])

          Pin                      Type          Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)              <<<  launch                               0 R 
inst_datapath
  inst_reg_dpd
    q_reg[6]/clk                                                       
    q_reg[6]/q           (u)  unmapped_d_flop         5  5.0           
  inst_reg_dpd/q[6] 
  cb_parti2798/inst_reg_dpd_q[6] 
    g2766/in_1                                                         
    g2766/z              (u)  unmapped_or2            1  1.0           
    g2731/in_0                                                         
    g2731/z              (u)  unmapped_or2            1  1.0           
    g2714/in_1                                                         
    g2714/z              (u)  unmapped_or2            3  3.0           
    g2674/in_1                                                         
    g2674/z              (u)  unmapped_or2            7  7.0           
    g2643/in_1                                                         
    g2643/z              (u)  unmapped_complex2       1  1.0           
    g2591/in_0                                                         
    g2591/z              (u)  unmapped_nand2          1  2.9           
  cb_parti2798/res[4] 
inst_datapath/res[4] 
opad_res_4_.gen_inst/A                                                 
opad_res_4_.gen_inst/PAD (P)  PADDO                   1  1.6           
res[4]                   <<<  interconnect                             
                              out port                                 
(chip.sdc_line_8_21_1)        ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                          10000 R 
                              uncertainty                              
-----------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : inst_datapath/inst_reg_dpd/q_reg[6]/clk
End-point    : res[4]

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5642ps.
 
Cost Group 'C2C' target slack:   233 ps
Target path end-point (Pin: inst_datapath/inst_reg_dpa/q_reg[6]/d)

      Pin                  Type          Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock clk)      <<<  launch                               0 R 
inst_datapath
  inst_reg_dpb
    q_reg[1]/clk                                               
    q_reg[1]/q   (u)  unmapped_d_flop         6  6.0           
  inst_reg_dpb/q[1] 
  cb_parti2798/inst_reg_dpb_q[1] 
    g1839/in_1                                                 
    g1839/z      (u)  unmapped_complex2       1  1.0           
    g2725/in_1                                                 
    g2725/z      (u)  unmapped_nand2          1  1.0           
    g2698/in_0                                                 
    g2698/z      (u)  unmapped_nand2          1  1.0           
    g2684/in_0                                                 
    g2684/z      (u)  unmapped_nand2          1  1.0           
    g2615/in_0                                                 
    g2615/z      (u)  unmapped_nand2          1  1.0           
    g2605/in_0                                                 
    g2605/z      (u)  unmapped_complex2       1  1.0           
    g2581/in_0                                                 
    g2581/z      (u)  unmapped_complex2      23 23.0           
    g2551/in_1                                                 
    g2551/z      (u)  unmapped_complex2       1  1.0           
    g2548/in_1                                                 
    g2548/z      (u)  unmapped_nand2          1  1.0           
    g2527/in_0                                                 
    g2527/z      (u)  unmapped_complex2       4  4.0           
    g2243/in_1                                                 
    g2243/z      (u)  unmapped_or2            1  1.0           
    g2493/in_0                                                 
    g2493/z      (u)  unmapped_nand2          1  1.0           
    g2490/in_1                                                 
    g2490/z      (u)  unmapped_nand2          3  3.0           
    g2489/in_1                                                 
    g2489/z      (u)  unmapped_nand2          1  1.0           
    g2485/in_0                                                 
    g2485/z      (u)  unmapped_nand2          3  3.0           
    g2482/in_1                                                 
    g2482/z      (u)  unmapped_nand2          2  2.0           
    g2478/in_1                                                 
    g2478/z      (u)  unmapped_nand2          3  3.0           
    g2475/in_0                                                 
    g2475/z      (u)  unmapped_nand2          1  1.0           
    g2468/in_0                                                 
    g2468/z      (u)  unmapped_nand2          3  3.0           
    g2463/in_1                                                 
    g2463/z      (u)  unmapped_nand2          1  1.0           
    g2462/in_0                                                 
    g2462/z      (u)  unmapped_nand2          2  2.0           
    g2458/in_1                                                 
    g2458/z      (u)  unmapped_complex2       1  1.0           
    g2459/in_1                                                 
    g2459/z      (u)  unmapped_nand2          1  1.0           
    g2456/in_0                                                 
    g2456/z      (u)  unmapped_complex2       1  1.0           
    g2455/in_0                                                 
    g2455/z      (u)  unmapped_complex2       1  1.0           
  cb_parti2798/inst_reg_dpa_d[6] 
  inst_reg_dpa/d[6] 
    q_reg[6]/d   <<<  unmapped_d_flop                          
    q_reg[6]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)           capture                          10000 R 
                      uncertainty                              
---------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : inst_datapath/inst_reg_dpb/q_reg[1]/clk
End-point    : inst_datapath/inst_reg_dpa/q_reg[6]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6525ps.
 
Cost Group 'I2C' target slack:   233 ps
Target path end-point (Pin: inst_datapath/inst_reg_dpb/q_reg[7]/d)

         Pin                         Type          Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)              <<<    launch                               0 R 
(chip.sdc_line_7_17_1)          ext delay                                
ops_val                         in port                 1  2.9           
ipad_ops_val/PAD                                                         
ipad_ops_val/Y         (u) (P)  PADDI                   1  1.0           
inst_control/ops_val 
  mux_ctl_0xi/ops_val 
    g220/in_0                                                            
    g220/z               (u)    unmapped_nand2          2  2.0           
    g208/in_0                                                            
    g208/z               (u)    unmapped_or2            2  2.0           
    g209/in_0                                                            
    g209/z               (u)    unmapped_not           19 19.0           
  mux_ctl_0xi/cl2dp_ld 
inst_control/cl2dp_ld 
inst_datapath/cl2dp_ld 
  cb_parti2798/cl2dp_ld 
    g2719/in_1                                                           
    g2719/z              (u)    unmapped_or2           13 13.0           
    g2711/in_1                                                           
    g2711/z              (u)    unmapped_or2            8  8.0           
    g2555/in_0                                                           
    g2555/z              (u)    unmapped_or2            9  9.0           
    g2529/in_0                                                           
    g2529/z              (u)    unmapped_complex2       8  8.0           
    g2510/in_1                                                           
    g2510/z              (u)    unmapped_complex2       1  1.0           
    g2505/in_1                                                           
    g2505/z              (u)    unmapped_complex2       1  1.0           
  cb_parti2798/inst_reg_dpb_d[7] 
  inst_reg_dpb/d[7] 
    q_reg[7]/d           <<<    unmapped_d_flop                          
    q_reg[7]/clk                setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                          10000 R 
                                uncertainty                              
-------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : ops_val
End-point    : inst_datapath/inst_reg_dpb/q_reg[7]/d

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7007ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 56 CPUs usable)
          Restructuring (delay-based) register_WL8_181...
          Done restructuring (delay-based) register_WL8_181
        Optimizing component register_WL8_181...
          Restructuring (delay-based) register_WL8_180...
          Done restructuring (delay-based) register_WL8_180
        Optimizing component register_WL8_180...
          Restructuring (delay-based) register_WL8...
          Done restructuring (delay-based) register_WL8
        Optimizing component register_WL8...
          Restructuring (delay-based) register_WL2...
          Done restructuring (delay-based) register_WL2
        Optimizing component register_WL2...
          Restructuring (delay-based) cb_part_259...
          Done restructuring (delay-based) cb_part_259
        Optimizing component cb_part_259...
          Restructuring (delay-based) logic partition in control_WL8...
          Done restructuring (delay-based) logic partition in control_WL8
        Optimizing logic partition in control_WL8...
          Restructuring (delay-based) logic partition in datapath_WL8...
          Done restructuring (delay-based) logic partition in datapath_WL8
        Optimizing logic partition in datapath_WL8...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                   launch                                     0 R 
inst_datapath
  inst_reg_dpd
    q_reg[6]/CK                                          150             0 R 
    q_reg[6]/Q                DFFRHQX1           4  5.0  136  +342     342 F 
  inst_reg_dpd/q[6] 
  cb_parti2798/inst_reg_dpd_q[6] 
    g4176/A                                                     +0     342   
    g4176/Y                   OR3X1              1  2.3   80  +263     605 F 
    g4173/C                                                     +0     605   
    g4173/Y                   NOR3X2             3  4.6  208  +162     767 R 
    g4157/B                                                     +0     767   
    g4157/Y                   NAND2X2            7  8.7  287  +266    1034 F 
    g4149/C                                                     +0    1034   
    g4149/Y                   NOR3X1             1  2.9  259  +293    1327 R 
  cb_parti2798/res[1] 
inst_datapath/res[1] 
opad_res_1_.gen_inst/A                                          +0    1327   
opad_res_1_.gen_inst/PAD (P)  PADDO              1  1.6   24  +137    1463 R 
res[1]                   <<<  interconnect                24    +0    1463 R 
                              out port                          +0    1463 R 
(chip.sdc_line_8_24_1)        ext delay                      +2000    3463 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                10000 R 
                              uncertainty                     -100    9900 R 
-----------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    6437ps 
Start-point  : inst_datapath/inst_reg_dpd/q_reg[6]/CK
End-point    : res[1]

(P) : Instance is preserved

     Pin               Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
inst_datapath
  inst_reg_dpa
    q_reg[2]/CK                                150             0 R 
    q_reg[2]/Q       DFFRX2            8 10.9  141  +404     404 R 
  inst_reg_dpa/q[2] 
  cb_parti2798/inst_reg_dpa_q[2] 
    g4210/A                                           +0     404   
    g4210/Y          CLKINVX4          3  4.0   56   +94     497 F 
    g4177/A1                                          +0     497   
    g4177/Y          OAI211X1          1  1.8  139  +122     620 R 
    g4165/B0                                          +0     620   
    g4165/Y          OA21X1            1  2.0   60  +215     835 R 
    g4151/A1                                          +0     835   
    g4151/Y          OAI211X1          1  1.8  248  +199    1033 F 
    g4139/A                                           +0    1033   
    g4139/Y          AND2X1            4  6.2  167  +244    1277 F 
    g4132/A                                           +0    1277   
    g4132/Y          CLKINVX4         10 13.7  102  +124    1402 R 
    g4126/S0                                          +0    1402   
    g4126/Y          MXI2X1            2  3.0  184  +186    1587 R 
    g4112/B                                           +0    1587   
    g4112/Y          AND2X1            1  2.0   58  +227    1814 R 
    g4098/A1                                          +0    1814   
    g4098/Y          OAI22X1           2  3.2  252  +194    2008 F 
    g4085/A1                                          +0    2008   
    g4085/Y          AOI22X1           2  3.2  210  +270    2278 R 
    g4081/A1                                          +0    2278   
    g4081/Y          OAI22X1           2  3.2  252  +282    2560 F 
    g4076/A1                                          +0    2560   
    g4076/Y          AOI22X1           2  3.6  227  +280    2840 R 
    g4072/A1                                          +0    2840   
    g4072/Y          OAI22X1           1  2.0  190  +257    3096 F 
    g4065/B                                           +0    3096   
    g4065/Y          XNOR2X1           1  2.0   68  +210    3307 F 
    g4060/A1                                          +0    3307   
    g4060/Y          OAI21X1           1  1.8  132  +116    3423 R 
  cb_parti2798/inst_reg_dpa_d[6] 
  inst_reg_dpa/d[6] 
    q_reg[6]/D  <<<  DFFRX2                           +0    3423   
    q_reg[6]/CK      setup                     150  +140    3563 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                               10000 R 
                     uncertainty                    -100    9900 R 
-------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    6337ps 
Start-point  : inst_datapath/inst_reg_dpa/q_reg[2]/CK
End-point    : inst_datapath/inst_reg_dpa/q_reg[6]/D

         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
(chip.sdc_line_7_17_1)      ext delay                     +2000    2000 R 
ops_val                     in port           1  2.9    0    +0    2000 R 
ipad_ops_val/PAD                                             +0    2000   
ipad_ops_val/Y         (P)  PADDI             2  3.2   17   +43    2043 R 
inst_control/ops_val 
  mux_ctl_0xi/ops_val 
    g327/B                                                   +0    2043   
    g327/Y                  AND2X4           19 23.8  157  +217    2260 R 
  mux_ctl_0xi/cl2dp_ld 
inst_control/cl2dp_ld 
inst_datapath/cl2dp_ld 
  cb_parti2798/cl2dp_ld 
    g4182/A                                                  +0    2260   
    g4182/Y                 OR2X1             5  7.8  173  +229    2489 R 
    g4167/B                                                  +0    2489   
    g4167/Y                 OR2X1             8 10.7  233  +258    2747 R 
    g4164/A                                                  +0    2747   
    g4164/Y                 CLKINVX2          1  1.8   70  +148    2895 F 
    g4131/B                                                  +0    2895   
    g4131/Y                 AND2X2            9 11.3  159  +176    3071 F 
    g4117/B                                                  +0    3071   
    g4117/Y                 NOR2X1            1  1.8  119  +152    3223 R 
    g4114/A                                                  +0    3223   
    g4114/Y                 AND2X1            8  8.7  195  +259    3482 R 
    g4093/A1N                                                +0    3482   
    g4093/Y                 OAI2BB1X1         1  1.8   93  +218    3700 R 
  cb_parti2798/inst_reg_dpb_d[2] 
  inst_reg_dpb/d[2] 
    q_reg[2]/D         <<<  DFFRX2                           +0    3700   
    q_reg[2]/CK             setup                     150  +120    3820 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                               10000 R 
                            uncertainty                    -100    9900 R 
--------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    6080ps 
Start-point  : ops_val
End-point    : inst_datapath/inst_reg_dpb/q_reg[2]/D

(P) : Instance is preserved

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               432840        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           I2C               233     6080             10000 
           C2C               233     6337             10000 
           C2O               236     6437             10000 

 
Global incremental target info
==============================
Cost Group 'C2O' target slack:   157 ps
Target path end-point (Port: chip/res[1])

          Pin                    Type       Fanout Load Arrival   
                                                   (fF)   (ps)    
------------------------------------------------------------------
(clock clk)              <<<  launch                          0 R 
inst_datapath
  inst_reg_dpd
    q_reg[6]/CK                                                   
    q_reg[6]/Q                DFFRHQX1           4  5.0           
  inst_reg_dpd/q[6] 
  cb_parti2798/inst_reg_dpd_q[6] 
    g4176/A                                                       
    g4176/Y                   OR3X1              1  2.3           
    g4173/C                                                       
    g4173/Y                   NOR3X2             3  4.6           
    g4157/B                                                       
    g4157/Y                   NAND2X2            7  8.7           
    g4149/C                                                       
    g4149/Y                   NOR3X1             1  2.9           
  cb_parti2798/res[1] 
inst_datapath/res[1] 
opad_res_1_.gen_inst/A                                            
opad_res_1_.gen_inst/PAD (P)  PADDO              1  1.6           
res[1]                   <<<  interconnect                        
                              out port                            
(chip.sdc_line_8_24_1)        ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                     10000 R 
                              uncertainty                         
------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : inst_datapath/inst_reg_dpd/q_reg[6]/CK
End-point    : res[1]

(P) : Instance is preserved

The global mapper estimates a slack for this path of 5047ps.
 
Cost Group 'C2C' target slack:   154 ps
Target path end-point (Pin: inst_datapath/inst_reg_dpa/q_reg[6]/D (DFFRX2/D))

     Pin               Type       Fanout Load Arrival   
                                         (fF)   (ps)    
--------------------------------------------------------
(clock clk)     <<<  launch                         0 R 
inst_datapath
  inst_reg_dpa
    q_reg[2]/CK                                         
    q_reg[2]/Q       DFFRX2            8 10.9           
  inst_reg_dpa/q[2] 
  cb_parti2798/inst_reg_dpa_q[2] 
    g4210/A                                             
    g4210/Y          CLKINVX4          3  4.0           
    g4177/A1                                            
    g4177/Y          OAI211X1          1  1.8           
    g4165/B0                                            
    g4165/Y          OA21X1            1  2.0           
    g4151/A1                                            
    g4151/Y          OAI211X1          1  1.8           
    g4139/A                                             
    g4139/Y          AND2X1            4  6.2           
    g4132/A                                             
    g4132/Y          CLKINVX4         10 13.7           
    g4126/S0                                            
    g4126/Y          MXI2X1            2  3.0           
    g4112/B                                             
    g4112/Y          AND2X1            1  2.0           
    g4098/A1                                            
    g4098/Y          OAI22X1           2  3.2           
    g4085/A1                                            
    g4085/Y          AOI22X1           2  3.2           
    g4081/A1                                            
    g4081/Y          OAI22X1           2  3.2           
    g4076/A1                                            
    g4076/Y          AOI22X1           2  3.6           
    g4072/A1                                            
    g4072/Y          OAI22X1           1  2.0           
    g4065/B                                             
    g4065/Y          XNOR2X1           1  2.0           
    g4060/A1                                            
    g4060/Y          OAI21X1           1  1.8           
  cb_parti2798/inst_reg_dpa_d[6] 
  inst_reg_dpa/d[6] 
    q_reg[6]/D  <<<  DFFRX2                             
    q_reg[6]/CK      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)          capture                    10000 R 
                     uncertainty                        
--------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : inst_datapath/inst_reg_dpa/q_reg[2]/CK
End-point    : inst_datapath/inst_reg_dpa/q_reg[6]/D

The global mapper estimates a slack for this path of 4948ps.
 
Cost Group 'I2C' target slack:   155 ps
Target path end-point (Pin: inst_datapath/inst_reg_dpb/q_reg[6]/D (DFFRX2/D))

         Pin                  Type       Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock clk)            <<<  launch                         0 R 
(chip.sdc_line_7_17_1)      ext delay                          
ops_val                     in port           1  2.9           
ipad_ops_val/PAD                                               
ipad_ops_val/Y         (P)  PADDI             2  3.2           
inst_control/ops_val 
  mux_ctl_0xi/ops_val 
    g327/B                                                     
    g327/Y                  AND2X4           19 23.8           
  mux_ctl_0xi/cl2dp_ld 
inst_control/cl2dp_ld 
inst_datapath/cl2dp_ld 
  cb_parti2798/cl2dp_ld 
    g4182/A                                                    
    g4182/Y                 OR2X1             5  7.8           
    g4167/B                                                    
    g4167/Y                 OR2X1             8 10.7           
    g4164/A                                                    
    g4164/Y                 CLKINVX2          1  1.8           
    g4131/B                                                    
    g4131/Y                 AND2X2            9 11.3           
    g4117/B                                                    
    g4117/Y                 NOR2X1            1  1.8           
    g4114/A                                                    
    g4114/Y                 AND2X1            8  8.7           
    g4089/A1N                                                  
    g4089/Y                 OAI2BB1X1         1  1.8           
  cb_parti2798/inst_reg_dpb_d[6] 
  inst_reg_dpb/d[6] 
    q_reg[6]/D         <<<  DFFRX2                             
    q_reg[6]/CK             setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                    10000 R 
                            uncertainty                        
---------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : ops_val
End-point    : inst_datapath/inst_reg_dpb/q_reg[6]/D

(P) : Instance is preserved

The global mapper estimates a slack for this path of 6081ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                   launch                                     0 R 
inst_datapath
  inst_reg_dpa
    q_reg[4]/CK                                          150             0 R 
    q_reg[4]/Q                DFFRX1             7  8.7  198  +438     438 R 
  inst_reg_dpa/q[4] 
  cb_parti2798/inst_reg_dpa_q[4] 
    g4211/A                                                     +0     438   
    g4211/Y                   INVX1              4  5.2  172  +199     636 F 
    g4186/B                                                     +0     636   
    g4186/Y                   MX2X1              2  2.8   89  +237     874 F 
    g4161/B                                                     +0     874   
    g4161/Y                   MX2X1              1  1.9   69  +187    1060 F 
    g4144/B1                                                    +0    1060   
    g4144/Y                   OAI32X1            1  1.8  235  +109    1170 R 
    g4129/A                                                     +0    1170   
    g4129/Y                   AND2X1             1  2.9   76  +247    1417 R 
  cb_parti2798/res[5] 
inst_datapath/res[5] 
opad_res_5_.gen_inst/A                                          +0    1417   
opad_res_5_.gen_inst/PAD (P)  PADDO              1  1.6   18   +70    1487 R 
res[5]                   <<<  interconnect                18    +0    1487 R 
                              out port                          +0    1487 R 
(chip.sdc_line_8_20_1)        ext delay                      +2000    3487 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                10000 R 
                              uncertainty                     -100    9900 R 
-----------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    6413ps 
Start-point  : inst_datapath/inst_reg_dpa/q_reg[4]/CK
End-point    : res[5]

(P) : Instance is preserved

     Pin               Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
inst_datapath
  inst_reg_dpa
    q_reg[3]/CK                                150             0 R 
    q_reg[3]/Q       DFFRX1            7  8.7  198  +438     438 R 
  inst_reg_dpa/q[3] 
  cb_parti2798/inst_reg_dpa_q[3] 
    g4203/A                                           +0     438   
    g4203/Y          INVX1             4  5.1  170  +197     635 F 
    g4169/A1                                          +0     635   
    g4169/Y          AOI221X1          1  2.0  212  +265     900 R 
    g4151/C0                                          +0     900   
    g4151/Y          OAI211X1          1  1.8  248  +275    1175 F 
    g4139/A                                           +0    1175   
    g4139/Y          AND2X1            4  5.5  150  +234    1410 F 
    g4132/A                                           +0    1410   
    g4132/Y          INVX2            10 13.7  169  +164    1574 R 
    g4126/S0                                          +0    1574   
    g4126/Y          MXI2X1            2  3.0  193  +218    1792 R 
    g4112/B                                           +0    1792   
    g4112/Y          AND2X1            1  2.0   58  +231    2023 R 
    g4098/A1                                          +0    2023   
    g4098/Y          OAI22X1           2  3.2  252  +194    2217 F 
    g4085/A1                                          +0    2217   
    g4085/Y          AOI22X1           2  3.2  210  +270    2487 R 
    g4081/A1                                          +0    2487   
    g4081/Y          OAI22X1           2  3.2  252  +283    2770 F 
    g4076/A1                                          +0    2770   
    g4076/Y          AOI22X1           2  3.2  210  +270    3039 R 
    g4072/A1                                          +0    3039   
    g4072/Y          OAI22X1           1  2.0  190  +247    3286 F 
    g4065/B                                           +0    3286   
    g4065/Y          XNOR2X1           1  2.0   68  +211    3497 F 
    g4060/A1                                          +0    3497   
    g4060/Y          OAI21X1           1  1.8  132  +116    3613 R 
  cb_parti2798/inst_reg_dpa_d[6] 
  inst_reg_dpa/d[6] 
    q_reg[6]/D  <<<  DFFRX1                           +0    3613   
    q_reg[6]/CK      setup                     150  +136    3750 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                               10000 R 
                     uncertainty                    -100    9900 R 
-------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    6150ps 
Start-point  : inst_datapath/inst_reg_dpa/q_reg[3]/CK
End-point    : inst_datapath/inst_reg_dpa/q_reg[6]/D

         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
(chip.sdc_line_7_17_1)      ext delay                     +2000    2000 R 
ops_val                     in port           1  2.9    0    +0    2000 R 
ipad_ops_val/PAD                                             +0    2000   
ipad_ops_val/Y         (P)  PADDI             2  3.2   17   +43    2043 R 
inst_control/ops_val 
  mux_ctl_0xi/ops_val 
    g327/B                                                   +0    2043   
    g327/Y                  AND2X4           19 23.0  153  +215    2258 R 
  mux_ctl_0xi/cl2dp_ld 
inst_control/cl2dp_ld 
inst_datapath/cl2dp_ld 
  cb_parti2798/cl2dp_ld 
    g4182/A                                                  +0    2258   
    g4182/Y                 OR2X1             5  6.6  149  +213    2471 R 
    g4167/B                                                  +0    2471   
    g4167/Y                 OR2X1             8 10.7  233  +246    2717 R 
    g4164/A                                                  +0    2717   
    g4164/Y                 INVX1             1  1.8   95  +174    2891 F 
    g4131/B                                                  +0    2891   
    g4131/Y                 AND2X2            9 11.3  159  +188    3079 F 
    g4117/B                                                  +0    3079   
    g4117/Y                 NOR2X1            1  1.8  119  +152    3231 R 
    g4114/A                                                  +0    3231   
    g4114/Y                 AND2X1            8  8.7  195  +259    3490 R 
    g4093/A1N                                                +0    3490   
    g4093/Y                 OAI2BB1X1         1  1.8   93  +218    3708 R 
  cb_parti2798/inst_reg_dpb_d[2] 
  inst_reg_dpb/d[2] 
    q_reg[2]/D         <<<  DFFRX1                           +0    3708   
    q_reg[2]/CK             setup                     150  +117    3825 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                               10000 R 
                            uncertainty                    -100    9900 R 
--------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    6075ps 
Start-point  : ops_val
End-point    : inst_datapath/inst_reg_dpb/q_reg[2]/D

(P) : Instance is preserved

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              432824        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           I2C               155     6075             10000 
           C2C               154     6150             10000 
           C2O               157     6413             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 1.402524999999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:30 (Feb10) |  211.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:01(00:00:01) |  56.6( 33.3) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:01) |   0.0( 33.3) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:46) |  00:00:01(00:00:01) |  43.4( 33.3) |   16:36:33 (Feb10) |  336.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/chip/fv_map.fv.json' for netlist 'fv/chip/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/chip/rtl_to_fv_map.do'.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:30 (Feb10) |  211.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:01(00:00:01) |  56.6( 25.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:46) |  00:00:01(00:00:01) |  43.4( 25.0) |   16:36:33 (Feb10) |  336.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:30 (Feb10) |  211.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:01(00:00:01) |  56.6( 25.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:46) |  00:00:01(00:00:01) |  43.4( 25.0) |   16:36:33 (Feb10) |  336.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:chip ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:chip
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:chip'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:30 (Feb10) |  211.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:01(00:00:01) |  56.6( 25.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:46) |  00:00:01(00:00:01) |  43.4( 25.0) |   16:36:33 (Feb10) |  336.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                432823        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               432823        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                 432823        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:30 (Feb10) |  211.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:01(00:00:01) |  56.6( 25.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:46) |  00:00:01(00:00:01) |  43.4( 25.0) |   16:36:33 (Feb10) |  336.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:30 (Feb10) |  211.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:01(00:00:01) |  56.6( 25.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:31 (Feb10) |  336.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:32 (Feb10) |  336.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:46) |  00:00:01(00:00:01) |  43.4( 25.0) |   16:36:33 (Feb10) |  336.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:36:34 (Feb10) |  336.8 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       451    433288       336
##>M:Pre Cleanup                        0         -         -       451    433288       336
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       233    432522       336
##>M:Const Prop                         0      6074         0       233    432522       336
##>M:Cleanup                            0      6074         0       233    432522       336
##>M:MBCI                               0         -         -       233    432522       336
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'chip'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              3                                      syn_map
@file(run.tcl) 162: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(run.tcl) 163: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:35:47 (Feb10) |  141.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:42) |  00:00:04(00:00:42) |  48.6( 89.4) |   16:36:29 (Feb10) |  211.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:02(00:00:02) |  34.4(  4.3) |   16:36:31 (Feb10) |  336.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:01(00:00:03) |  17.0(  6.4) |   16:36:34 (Feb10) |  336.8 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 164: write_snapshot -outdir $_REPORTS_PATH -tag map
        Computing arrivals and requireds.


Working Directory = /afs/ece.cmu.edu/usr/iescobar/private/research_s23/18725_starter_code/ece725/digital/gcd/syn/WORK
QoS Summary for chip
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     6,821           6,075
  R2R (ps):                     7,469           6,150
  I2R (ps):                     6,821           6,075
  R2O (ps):                     6,950           6,413
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                    432,000         432,522
Total Cell Area:              432,000         432,522
Leaf Instances:                   451             233
Total Instances:                  451             233
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:07        00:00:02
Real Runtime (h:m:s):        00:00:45        00:00:02
CPU  Elapsed (h:m:s):        00:00:10        00:00:12
Real Elapsed (h:m:s):        00:00:45        00:00:47
Memory (MB):                   782.12          782.95
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:47
Total Memory (MB):     782.95
Executable Version:    18.14-s037_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Finished exporting design database to file 'reports/map_chip.db' for 'chip' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(run.tcl) 165: report_summary -directory $_REPORTS_PATH


Working Directory = /afs/ece.cmu.edu/usr/iescobar/private/research_s23/18725_starter_code/ece725/digital/gcd/syn/WORK
QoS Summary for chip
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     6,821           6,075
  R2R (ps):                     7,469           6,150
  I2R (ps):                     6,821           6,075
  R2O (ps):                     6,950           6,413
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                    432,000         432,522
Total Cell Area:              432,000         432,522
Leaf Instances:                   451             233
Total Instances:                  451             233
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:07        00:00:02
Real Runtime (h:m:s):        00:00:45        00:00:02
CPU  Elapsed (h:m:s):        00:00:10        00:00:12
Real Elapsed (h:m:s):        00:00:45        00:00:47
Memory (MB):                   782.12          782.95
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:47
Total Memory (MB):     782.95
Executable Version:    18.14-s037_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 166: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(run.tcl) 169: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
@file(run.tcl) 174: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs/rtl2intermediate.lec.do'.
@file(run.tcl) 186: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(run.tcl) 187: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'chip' using 'high' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:chip
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:chip'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                432823        0         0         0        0
 const_prop               432823        0         0         0        0
 hi_fo_buf                432823        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               432823        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 432823        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 432823        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                432823        0         0         0        0
 rem_buf                  432813        0         0         0        0
 seq_res_area             432798        0         0         0        0
 io_phase                 432798        0         0         0        0
 glob_area                432795        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         4  (        4 /        4 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         8  (        5 /        5 )  0.18
        io_phase         2  (        1 /        1 )  0.00
       gate_comp        17  (        0 /        0 )  0.04
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        18  (        4 /       18 )  0.02
       area_down         9  (        0 /        0 )  0.02
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               432795        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 432795        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 432795        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                432795        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         1  (        0 /        0 )  0.00
       gate_comp        17  (        0 /        0 )  0.04
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        16  (        0 /       16 )  0.02
       area_down         9  (        0 /        0 )  0.02
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               432795        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 432795        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'chip'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1              1                                      syn_opt
@file(run.tcl) 188: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /afs/ece.cmu.edu/usr/iescobar/private/research_s23/18725_starter_code/ece725/digital/gcd/syn/WORK
QoS Summary for chip
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     6,821           6,075           6,088
  R2R (ps):                     7,469           6,150           6,133
  I2R (ps):                     6,821           6,075           6,088
  R2O (ps):                     6,950           6,413           6,415
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                    432,000         432,522         432,498
Total Cell Area:              432,000         432,522         432,498
Leaf Instances:                   451             233             228
Total Instances:                  451             233             228
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:07        00:00:02        00:00:01
Real Runtime (h:m:s):        00:00:45        00:00:02        00:00:01
CPU  Elapsed (h:m:s):        00:00:10        00:00:12        00:00:13
Real Elapsed (h:m:s):        00:00:45        00:00:47        00:00:48
Memory (MB):                   782.12          782.95          779.95
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:48
Total Memory (MB):     779.95
Executable Version:    18.14-s037_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Finished exporting design database to file 'reports/syn_opt_chip.db' for 'chip' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(run.tcl) 189: report_summary -directory $_REPORTS_PATH


Working Directory = /afs/ece.cmu.edu/usr/iescobar/private/research_s23/18725_starter_code/ece725/digital/gcd/syn/WORK
QoS Summary for chip
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     6,821           6,075           6,088
  R2R (ps):                     7,469           6,150           6,133
  I2R (ps):                     6,821           6,075           6,088
  R2O (ps):                     6,950           6,413           6,415
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                    432,000         432,522         432,498
Total Cell Area:              432,000         432,522         432,498
Leaf Instances:                   451             233             228
Total Instances:                  451             233             228
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:07        00:00:02        00:00:01
Real Runtime (h:m:s):        00:00:45        00:00:02        00:00:01
CPU  Elapsed (h:m:s):        00:00:10        00:00:12        00:00:13
Real Elapsed (h:m:s):        00:00:45        00:00:47        00:00:48
Memory (MB):                   782.12          782.95          779.95
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:49
Total Memory (MB):     779.95
Executable Version:    18.14-s037_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 191: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(run.tcl) 192: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:35:47 (Feb10) |  141.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:42) |  00:00:04(00:00:42) |  43.3( 85.7) |   16:36:29 (Feb10) |  211.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:02(00:00:02) |  30.7(  4.1) |   16:36:31 (Feb10) |  336.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:01(00:00:03) |  15.2(  6.1) |   16:36:34 (Feb10) |  336.8 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:49) |  00:00:01(00:00:02) |  10.8(  4.1) |   16:36:36 (Feb10) |  330.8 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 194: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
@file(run.tcl) 206: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(run.tcl) 207: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
@file(run.tcl) 208: write_snapshot -outdir $_REPORTS_PATH -tag final
        Computing arrivals and requireds.


Working Directory = /afs/ece.cmu.edu/usr/iescobar/private/research_s23/18725_starter_code/ece725/digital/gcd/syn/WORK
QoS Summary for chip
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     6,821           6,075           6,088           6,088
  R2R (ps):                     7,469           6,150           6,133           6,133
  I2R (ps):                     6,821           6,075           6,088           6,088
  R2O (ps):                     6,950           6,413           6,415           6,415
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                    432,000         432,522         432,498         432,498
Total Cell Area:              432,000         432,522         432,498         432,498
Leaf Instances:                   451             233             228             228
Total Instances:                  451             233             228             228
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:07        00:00:02        00:00:01        00:00:00
Real Runtime (h:m:s):        00:00:45        00:00:02        00:00:01        00:00:01
CPU  Elapsed (h:m:s):        00:00:10        00:00:12        00:00:13        00:00:13
Real Elapsed (h:m:s):        00:00:45        00:00:47        00:00:48        00:00:49
Memory (MB):                   782.12          782.95          779.95          779.95
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:49
Total Memory (MB):     779.95
Executable Version:    18.14-s037_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip'.
Finished exporting design database to file 'reports/final_chip.db' for 'chip' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(run.tcl) 209: report_summary -directory $_REPORTS_PATH


Working Directory = /afs/ece.cmu.edu/usr/iescobar/private/research_s23/18725_starter_code/ece725/digital/gcd/syn/WORK
QoS Summary for chip
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     6,821           6,075           6,088           6,088
  R2R (ps):                     7,469           6,150           6,133           6,133
  I2R (ps):                     6,821           6,075           6,088           6,088
  R2O (ps):                     6,950           6,413           6,415           6,415
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                    432,000         432,522         432,498         432,498
Total Cell Area:              432,000         432,522         432,498         432,498
Leaf Instances:                   451             233             228             228
Total Instances:                  451             233             228             228
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:07        00:00:02        00:00:01        00:00:00
Real Runtime (h:m:s):        00:00:45        00:00:02        00:00:01        00:00:01
CPU  Elapsed (h:m:s):        00:00:10        00:00:12        00:00:13        00:00:13
Real Elapsed (h:m:s):        00:00:45        00:00:47        00:00:48        00:00:49
Memory (MB):                   782.12          782.95          779.95          779.95
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:50
Total Memory (MB):     779.95
Executable Version:    18.14-s037_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(run.tcl) 210: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m.v
@file(run.tcl) 212: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(run.tcl) 214: write_sdf -timescale ns -precision 3 > ${_OUTPUTS_PATH}/${DESIGN}_m.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(run.tcl) 222: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/chip/chip_mv.fv.json' for netlist 'outputs/chip_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs/intermediate2final.lec.do'.
@file(run.tcl) 226: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(run.tcl) 227: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:35:47 (Feb10) |  141.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:42) |  00:00:04(00:00:42) |  39.1( 84.0) |   16:36:29 (Feb10) |  211.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:44) |  00:00:02(00:00:02) |  27.7(  4.0) |   16:36:31 (Feb10) |  336.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:47) |  00:00:01(00:00:03) |  13.7(  6.0) |   16:36:34 (Feb10) |  336.8 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:49) |  00:00:01(00:00:02) |   9.8(  4.0) |   16:36:36 (Feb10) |  330.8 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:50) |  00:00:01(00:00:01) |   9.8(  2.0) |   16:36:37 (Feb10) |  330.8 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(run.tcl) 228: puts "============================"
============================
@file(run.tcl) 229: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(run.tcl) 230: puts "============================"
============================
@file(run.tcl) 232: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
