// Seed: 3642047137
module module_0 ();
  supply0 [1 : -1] id_1;
  assign id_1 = (id_1 - -1);
  wire id_2;
  uwire [-1 : -1] id_3;
  logic id_4;
  ;
  assign id_3 = -1;
  wire id_5, id_6;
  wire id_7;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  module_0 modCall_1 ();
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_6 = id_2;
  assign id_5[-1 :-1] = -1;
endmodule
