{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 09:43:14 2017 " "Info: Processing started: Wed Sep 27 09:43:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control.sv(244) " "Warning (10268): Verilog HDL information at Control.sv(244): always construct contains both blocking and non-blocking assignments" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 244 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/jraf/Documents/Mips/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/jraf/Documents/Mips/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Alu ALU MIPS.sv(65) " "Info (10281): Verilog HDL Declaration information at MIPS.sv(65): object \"Alu\" differs only in case from object \"ALU\" in the same scope" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Info: Found entity 1: MIPS" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmodule.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file testmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestModule " "Info: Found entity 1: TestModule" {  } { { "TestModule.sv" "" { Text "C:/Users/jraf/Documents/Mips/TestModule.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "DataPath.sv " "Warning: Can't analyze file -- file DataPath.sv is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "PC.sv " "Warning: Can't analyze file -- file PC.sv is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 3 3 " "Info: Found 3 design units, including 3 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32bits_4x2 " "Info: Found entity 1: Mux32bits_4x2" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Mux5bit_2x1 " "Info: Found entity 2: Mux5bit_2x1" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Mux32bit_2x1 " "Info: Found entity 3: Mux32bit_2x1" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.sv(117) " "Critical Warning (10846): Verilog HDL Instantiation warning at MIPS.sv(117): instance has no name" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 117 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.sv(162) " "Critical Warning (10846): Verilog HDL Instantiation warning at MIPS.sv(162): instance has no name" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 162 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestModule.sv(4) " "Critical Warning (10846): Verilog HDL Instantiation warning at TestModule.sv(4): instance has no name" {  } { { "TestModule.sv" "" { Text "C:/Users/jraf/Documents/Mips/TestModule.sv" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Info: Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Instr25_0 MIPS.sv(81) " "Warning (10036): Verilog HDL or VHDL warning at MIPS.sv(81): object \"Instr25_0\" assigned a value but never read" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "signextend.sv 1 1 " "Warning: Using design file signextend.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Info: Found entity 1: SignExtend" {  } { { "signextend.sv" "" { Text "C:/Users/jraf/Documents/Mips/signextend.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:comb_330 " "Info: Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:comb_330\"" {  } { { "MIPS.sv" "comb_330" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:comb_401 " "Info: Elaborating entity \"Control\" for hierarchy \"Control:comb_401\"" {  } { { "MIPS.sv" "comb_401" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "holdState Control.sv(46) " "Warning (10036): Verilog HDL or VHDL warning at Control.sv(46): object \"holdState\" assigned a value but never read" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control.sv(93) " "Info (10264): Verilog HDL Case Statement information at Control.sv(93): all case item expressions in this case statement are onehot" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control.sv(244) " "Info (10264): Verilog HDL Case Statement information at Control.sv(244): all case item expressions in this case statement are onehot" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 244 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:ProgramCounter " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:ProgramCounter\"" {  } { { "MIPS.sv" "ProgramCounter" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32bit_2x1 Mux32bit_2x1:MemMux " "Info: Elaborating entity \"Mux32bit_2x1\" for hierarchy \"Mux32bit_2x1:MemMux\"" {  } { { "MIPS.sv" "MemMux" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Memory " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Memory\"" {  } { { "MIPS.sv" "Memory" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Memory\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 144 0 0 } } { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 171 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1a1 " "Info: Found entity 1: altsyncram_e1a1" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/jraf/Documents/Mips/db/altsyncram_e1a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1a1 Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated " "Info: Elaborating entity \"altsyncram_e1a1\" for hierarchy \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:Instruction_Register " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:Instruction_Register\"" {  } { { "MIPS.sv" "Instruction_Register" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5bit_2x1 Mux5bit_2x1:WriteRegMux " "Info: Elaborating entity \"Mux5bit_2x1\" for hierarchy \"Mux5bit_2x1:WriteRegMux\"" {  } { { "MIPS.sv" "WriteRegMux" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:Registers " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:Registers\"" {  } { { "MIPS.sv" "Registers" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32bits_4x2 Mux32bits_4x2:RHS_Mux " "Info: Elaborating entity \"Mux32bits_4x2\" for hierarchy \"Mux32bits_4x2:RHS_Mux\"" {  } { { "MIPS.sv" "RHS_Mux" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 190 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ALU " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ALU\"" {  } { { "MIPS.sv" "ALU" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "192 " "Info: Inferred 192 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux0\"" {  } { { "MUX.sv" "Mux0" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux1\"" {  } { { "MUX.sv" "Mux1" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux2\"" {  } { { "MUX.sv" "Mux2" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux3\"" {  } { { "MUX.sv" "Mux3" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux4\"" {  } { { "MUX.sv" "Mux4" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux5\"" {  } { { "MUX.sv" "Mux5" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux6\"" {  } { { "MUX.sv" "Mux6" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux7\"" {  } { { "MUX.sv" "Mux7" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux8\"" {  } { { "MUX.sv" "Mux8" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux9\"" {  } { { "MUX.sv" "Mux9" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux10\"" {  } { { "MUX.sv" "Mux10" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux11\"" {  } { { "MUX.sv" "Mux11" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux12\"" {  } { { "MUX.sv" "Mux12" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux13\"" {  } { { "MUX.sv" "Mux13" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux14\"" {  } { { "MUX.sv" "Mux14" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux15\"" {  } { { "MUX.sv" "Mux15" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux16\"" {  } { { "MUX.sv" "Mux16" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux17\"" {  } { { "MUX.sv" "Mux17" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux18\"" {  } { { "MUX.sv" "Mux18" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux19\"" {  } { { "MUX.sv" "Mux19" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux20\"" {  } { { "MUX.sv" "Mux20" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux21\"" {  } { { "MUX.sv" "Mux21" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux22\"" {  } { { "MUX.sv" "Mux22" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux23\"" {  } { { "MUX.sv" "Mux23" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux24\"" {  } { { "MUX.sv" "Mux24" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux25\"" {  } { { "MUX.sv" "Mux25" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux26\"" {  } { { "MUX.sv" "Mux26" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux27\"" {  } { { "MUX.sv" "Mux27" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux28\"" {  } { { "MUX.sv" "Mux28" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux29\"" {  } { { "MUX.sv" "Mux29" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux30\"" {  } { { "MUX.sv" "Mux30" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:PC_MUX\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:PC_MUX\|Mux31\"" {  } { { "MUX.sv" "Mux31" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux0\"" {  } { { "ula32.vhd" "Mux0" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux1\"" {  } { { "ula32.vhd" "Mux1" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux2\"" {  } { { "ula32.vhd" "Mux2" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux3\"" {  } { { "ula32.vhd" "Mux3" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux4\"" {  } { { "ula32.vhd" "Mux4" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux5\"" {  } { { "ula32.vhd" "Mux5" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux6\"" {  } { { "ula32.vhd" "Mux6" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux7\"" {  } { { "ula32.vhd" "Mux7" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux8\"" {  } { { "ula32.vhd" "Mux8" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux9\"" {  } { { "ula32.vhd" "Mux9" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux10\"" {  } { { "ula32.vhd" "Mux10" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux11\"" {  } { { "ula32.vhd" "Mux11" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux12\"" {  } { { "ula32.vhd" "Mux12" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux13\"" {  } { { "ula32.vhd" "Mux13" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux14\"" {  } { { "ula32.vhd" "Mux14" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux15\"" {  } { { "ula32.vhd" "Mux15" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux16\"" {  } { { "ula32.vhd" "Mux16" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux17\"" {  } { { "ula32.vhd" "Mux17" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux18\"" {  } { { "ula32.vhd" "Mux18" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux19\"" {  } { { "ula32.vhd" "Mux19" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux20\"" {  } { { "ula32.vhd" "Mux20" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux21\"" {  } { { "ula32.vhd" "Mux21" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux22\"" {  } { { "ula32.vhd" "Mux22" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux23\"" {  } { { "ula32.vhd" "Mux23" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux24\"" {  } { { "ula32.vhd" "Mux24" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux25\"" {  } { { "ula32.vhd" "Mux25" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux26\"" {  } { { "ula32.vhd" "Mux26" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux27\"" {  } { { "ula32.vhd" "Mux27" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux28\"" {  } { { "ula32.vhd" "Mux28" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux29\"" {  } { { "ula32.vhd" "Mux29" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux30\"" {  } { { "ula32.vhd" "Mux30" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux31\"" {  } { { "ula32.vhd" "Mux31" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux32\"" {  } { { "ula32.vhd" "Mux32" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux33\"" {  } { { "ula32.vhd" "Mux33" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux34\"" {  } { { "ula32.vhd" "Mux34" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux35\"" {  } { { "ula32.vhd" "Mux35" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux36\"" {  } { { "ula32.vhd" "Mux36" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux37\"" {  } { { "ula32.vhd" "Mux37" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux38\"" {  } { { "ula32.vhd" "Mux38" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux39\"" {  } { { "ula32.vhd" "Mux39" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux40\"" {  } { { "ula32.vhd" "Mux40" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux41\"" {  } { { "ula32.vhd" "Mux41" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux42\"" {  } { { "ula32.vhd" "Mux42" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux43\"" {  } { { "ula32.vhd" "Mux43" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux44\"" {  } { { "ula32.vhd" "Mux44" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux45\"" {  } { { "ula32.vhd" "Mux45" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux46\"" {  } { { "ula32.vhd" "Mux46" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux47\"" {  } { { "ula32.vhd" "Mux47" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux48\"" {  } { { "ula32.vhd" "Mux48" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux49\"" {  } { { "ula32.vhd" "Mux49" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux50\"" {  } { { "ula32.vhd" "Mux50" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux51\"" {  } { { "ula32.vhd" "Mux51" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux52\"" {  } { { "ula32.vhd" "Mux52" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux53\"" {  } { { "ula32.vhd" "Mux53" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux54\"" {  } { { "ula32.vhd" "Mux54" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux55\"" {  } { { "ula32.vhd" "Mux55" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux56\"" {  } { { "ula32.vhd" "Mux56" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux57\"" {  } { { "ula32.vhd" "Mux57" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux58\"" {  } { { "ula32.vhd" "Mux58" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux59\"" {  } { { "ula32.vhd" "Mux59" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux60\"" {  } { { "ula32.vhd" "Mux60" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux61\"" {  } { { "ula32.vhd" "Mux61" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux62\"" {  } { { "ula32.vhd" "Mux62" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:ALU\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:ALU\|Mux63\"" {  } { { "ula32.vhd" "Mux63" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux0\"" {  } { { "MUX.sv" "Mux0" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux1\"" {  } { { "MUX.sv" "Mux1" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux2\"" {  } { { "MUX.sv" "Mux2" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux3\"" {  } { { "MUX.sv" "Mux3" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux4\"" {  } { { "MUX.sv" "Mux4" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux5\"" {  } { { "MUX.sv" "Mux5" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux6\"" {  } { { "MUX.sv" "Mux6" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux7\"" {  } { { "MUX.sv" "Mux7" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux8\"" {  } { { "MUX.sv" "Mux8" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux9\"" {  } { { "MUX.sv" "Mux9" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux10\"" {  } { { "MUX.sv" "Mux10" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux11\"" {  } { { "MUX.sv" "Mux11" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux12\"" {  } { { "MUX.sv" "Mux12" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux13\"" {  } { { "MUX.sv" "Mux13" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux14\"" {  } { { "MUX.sv" "Mux14" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux15\"" {  } { { "MUX.sv" "Mux15" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux16\"" {  } { { "MUX.sv" "Mux16" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux17\"" {  } { { "MUX.sv" "Mux17" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux18\"" {  } { { "MUX.sv" "Mux18" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux19\"" {  } { { "MUX.sv" "Mux19" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux20\"" {  } { { "MUX.sv" "Mux20" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux21\"" {  } { { "MUX.sv" "Mux21" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux22\"" {  } { { "MUX.sv" "Mux22" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux23\"" {  } { { "MUX.sv" "Mux23" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux24\"" {  } { { "MUX.sv" "Mux24" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux25\"" {  } { { "MUX.sv" "Mux25" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux26\"" {  } { { "MUX.sv" "Mux26" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux27\"" {  } { { "MUX.sv" "Mux27" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux28\"" {  } { { "MUX.sv" "Mux28" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux29\"" {  } { { "MUX.sv" "Mux29" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux30\"" {  } { { "MUX.sv" "Mux30" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32bits_4x2:RHS_Mux\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32bits_4x2:RHS_Mux\|Mux31\"" {  } { { "MUX.sv" "Mux31" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux0\"" {  } { { "Banco_reg.vhd" "Mux0" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux1\"" {  } { { "Banco_reg.vhd" "Mux1" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux2\"" {  } { { "Banco_reg.vhd" "Mux2" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux3\"" {  } { { "Banco_reg.vhd" "Mux3" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux4\"" {  } { { "Banco_reg.vhd" "Mux4" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux5\"" {  } { { "Banco_reg.vhd" "Mux5" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux6\"" {  } { { "Banco_reg.vhd" "Mux6" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux7\"" {  } { { "Banco_reg.vhd" "Mux7" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux8\"" {  } { { "Banco_reg.vhd" "Mux8" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux9\"" {  } { { "Banco_reg.vhd" "Mux9" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux10\"" {  } { { "Banco_reg.vhd" "Mux10" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux11\"" {  } { { "Banco_reg.vhd" "Mux11" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux12\"" {  } { { "Banco_reg.vhd" "Mux12" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux13\"" {  } { { "Banco_reg.vhd" "Mux13" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux14\"" {  } { { "Banco_reg.vhd" "Mux14" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux15\"" {  } { { "Banco_reg.vhd" "Mux15" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux16\"" {  } { { "Banco_reg.vhd" "Mux16" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux17\"" {  } { { "Banco_reg.vhd" "Mux17" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux18\"" {  } { { "Banco_reg.vhd" "Mux18" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux19\"" {  } { { "Banco_reg.vhd" "Mux19" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux20\"" {  } { { "Banco_reg.vhd" "Mux20" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux21\"" {  } { { "Banco_reg.vhd" "Mux21" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux22\"" {  } { { "Banco_reg.vhd" "Mux22" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux23\"" {  } { { "Banco_reg.vhd" "Mux23" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux24\"" {  } { { "Banco_reg.vhd" "Mux24" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux25\"" {  } { { "Banco_reg.vhd" "Mux25" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux26\"" {  } { { "Banco_reg.vhd" "Mux26" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux27\"" {  } { { "Banco_reg.vhd" "Mux27" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux28\"" {  } { { "Banco_reg.vhd" "Mux28" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux29\"" {  } { { "Banco_reg.vhd" "Mux29" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux30\"" {  } { { "Banco_reg.vhd" "Mux30" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux31\"" {  } { { "Banco_reg.vhd" "Mux31" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux32\"" {  } { { "Banco_reg.vhd" "Mux32" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux33\"" {  } { { "Banco_reg.vhd" "Mux33" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux34\"" {  } { { "Banco_reg.vhd" "Mux34" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux35\"" {  } { { "Banco_reg.vhd" "Mux35" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux36\"" {  } { { "Banco_reg.vhd" "Mux36" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux37\"" {  } { { "Banco_reg.vhd" "Mux37" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux38\"" {  } { { "Banco_reg.vhd" "Mux38" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux39\"" {  } { { "Banco_reg.vhd" "Mux39" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux40\"" {  } { { "Banco_reg.vhd" "Mux40" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux41\"" {  } { { "Banco_reg.vhd" "Mux41" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux42\"" {  } { { "Banco_reg.vhd" "Mux42" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux43\"" {  } { { "Banco_reg.vhd" "Mux43" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux44\"" {  } { { "Banco_reg.vhd" "Mux44" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux45\"" {  } { { "Banco_reg.vhd" "Mux45" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux46\"" {  } { { "Banco_reg.vhd" "Mux46" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux47\"" {  } { { "Banco_reg.vhd" "Mux47" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux48\"" {  } { { "Banco_reg.vhd" "Mux48" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux49\"" {  } { { "Banco_reg.vhd" "Mux49" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux50\"" {  } { { "Banco_reg.vhd" "Mux50" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux51\"" {  } { { "Banco_reg.vhd" "Mux51" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux52\"" {  } { { "Banco_reg.vhd" "Mux52" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux53\"" {  } { { "Banco_reg.vhd" "Mux53" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux54\"" {  } { { "Banco_reg.vhd" "Mux54" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux55\"" {  } { { "Banco_reg.vhd" "Mux55" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux56\"" {  } { { "Banco_reg.vhd" "Mux56" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux57\"" {  } { { "Banco_reg.vhd" "Mux57" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux58\"" {  } { { "Banco_reg.vhd" "Mux58" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux59\"" {  } { { "Banco_reg.vhd" "Mux59" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux60\"" {  } { { "Banco_reg.vhd" "Mux60" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux61\"" {  } { { "Banco_reg.vhd" "Mux61" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux62\"" {  } { { "Banco_reg.vhd" "Mux62" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:Registers\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:Registers\|Mux63\"" {  } { { "Banco_reg.vhd" "Mux63" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux32bits_4x2:PC_MUX\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Mux32bits_4x2:PC_MUX\|lpm_mux:Mux0\"" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux32bits_4x2:PC_MUX\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Mux32bits_4x2:PC_MUX\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/Users/jraf/Documents/Mips/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux32bits_4x2:PC_MUX\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"Mux32bits_4x2:PC_MUX\|lpm_mux:Mux2\"" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux32bits_4x2:PC_MUX\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"Mux32bits_4x2:PC_MUX\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:ALU\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Ula32:ALU\|lpm_mux:Mux0\"" {  } { { "ula32.vhd" "" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:ALU\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Ula32:ALU\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula32.vhd" "" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 82 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Info: Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/Users/jraf/Documents/Mips/db/mux_3nc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:ALU\|lpm_mux:Mux32 " "Info: Elaborated megafunction instantiation \"Ula32:ALU\|lpm_mux:Mux32\"" {  } { { "ula32.vhd" "" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:ALU\|lpm_mux:Mux32 " "Info: Instantiated megafunction \"Ula32:ALU\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula32.vhd" "" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:ALU\|lpm_mux:Mux63 " "Info: Elaborated megafunction instantiation \"Ula32:ALU\|lpm_mux:Mux63\"" {  } { { "ula32.vhd" "" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:ALU\|lpm_mux:Mux63 " "Info: Instantiated megafunction \"Ula32:ALU\|lpm_mux:Mux63\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula32.vhd" "" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux32bits_4x2:RHS_Mux\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Mux32bits_4x2:RHS_Mux\|lpm_mux:Mux0\"" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux32bits_4x2:RHS_Mux\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Mux32bits_4x2:RHS_Mux\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux32bits_4x2:RHS_Mux\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"Mux32bits_4x2:RHS_Mux\|lpm_mux:Mux2\"" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux32bits_4x2:RHS_Mux\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"Mux32bits_4x2:RHS_Mux\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux32bits_4x2:RHS_Mux\|lpm_mux:Mux29 " "Info: Elaborated megafunction instantiation \"Mux32bits_4x2:RHS_Mux\|lpm_mux:Mux29\"" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux32bits_4x2:RHS_Mux\|lpm_mux:Mux29 " "Info: Instantiated megafunction \"Mux32bits_4x2:RHS_Mux\|lpm_mux:Mux29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Banco_reg:Registers\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Banco_reg:Registers\|lpm_mux:Mux0\"" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Banco_reg:Registers\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Banco_reg:Registers\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Banco_reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s4d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_s4d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s4d " "Info: Found entity 1: mux_s4d" {  } { { "db/mux_s4d.tdf" "" { Text "C:/Users/jraf/Documents/Mips/db/mux_s4d.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 09:43:18 2017 " "Info: Processing ended: Wed Sep 27 09:43:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
