[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MyWire|MyWire>io_out",
    "sources":[
      "~MyWire|MyWire>io_in"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  }
]