library IEEE;
use IEEE.std_logic_1164.all;

entity ej3 is
  PORT(
        : IN  std_logic;
    o_    : OUT std_logic
  );
end entity;

architecture A1 of ej3 is
begin



end A1;
