======================================================
RTLCompiler invoked with options:
======================================================
-main Projet_I2CIP_lib.Z_I2C_IP(struct)  -hdl vhdl  -cond_op -free_mem -no_drc -fsm_opt -2000 -tech_map -force_all -one_hot_enc -infer_mem precision  -infer_mac -case_sel_opt -thr_opt -sv -loopset_opt -no_rtlplus -res_share -if_to_case -out_dir C:/Users/E21C396C/Desktop/Projet_I2CIP/Projet_I2CIP_lib/ps/Z_I2C_IP_struct/Z_I2C_IP_struct_impl_2//rtlc.out  -infer_rom -enable_net_ccp -dfa_cp_opt -pconst_prop -flatten_or 0  -lib_map_file C:/Users/E21C396C/Desktop/Projet_I2CIP/Projet_I2CIP_lib/ps/Z_I2C_IP_struct/Z_I2C_IP_struct_impl_2//.jaguarc  -pri_enc_opt -dc_onset_opt -mem_cross_share -create_gte -disable_opt -infer_case_op 2  -no_cross_share -fsm_stg_opt -cross_hier_mem -enable_condop_ccp -use_enable_dff -flatten_and 0  -no_add3_opt -enable_stmt_opt -fsm_bin_heur_one -no_addbuf_opt -disable_dumps -case_const_sel_opt -crtl_case_path 2  -reg_ctrl_opt -disable_incr -enable_recursion -state_space_opt -infer_counter 2  -translucent_ps -no_if_els_if_mod -msgpipefdr 1632  -condsel_assign -decoder_share -enable_res_share_comm -matchingrel_op -enable_case_pragmas -enable_BHV_messages -allow_ISL -en_mem_macro_gnd_opt -no_radtolerant -allow_WFU -allow_IPC -concat_transform -bundle_instances -allow_UFO -allow_IFC -allow_VAC -vh2008 -cross_hier_dsp -allow_CVD -enable_branch_collapse -sv2009 -allow_FSW -case_to_shifter -fsm_opt_thru_func -allow_4ST -xprobe -thru_reg_or_opt -bind_mem_instances -allow_FRN -enable_time_support -compile_LD_inits -compile_celldefines -std_generate_name -allow_MDR -legalize_module_names -max_count 10000  -pipe_flow -implicit_state binary  -allow_GSD -infer_1hot_case_op -upper_enum_break 800  -enable_mem_var_sel -use_sync_dff -enable_enhanced_fsm_opt -matching_case_stmt -enhanced_messaging -fsm_opt_thru_hier -ctrl_sub_prog_flat 1024  -fast_partition -enable_eval_free -enable_port_const_prop -acceptance_level medium  -crossscope_hier_ref -max_loop_cnt 5000  -en_port_partial_conn -disable_loopopt_latch -rom_casexz -muxnn_decomp -dis_no_mem_file_error -infer_nary_op -enable_size_check -prune_unread_donodes -share_const_port_func -inline_flatten_proc -array_scalar_op -inst_name_path_name_enable -preserve_mults -xor_eq_opt -fsm_thru_unique_funcs -min_block_ram_size 512  -preserve_name_case -barrel_shifter_opt -shifter_trans_opt -stop_hetro_sharing -generic_shine_thru -unary_reduct_op -max_mesg_count 10000  -encoding_style auto  -unconstr_element_support -log_mux_merge -conv_adder_to_mac -localblock_hierref -fpga_technology xcv7  -dual_edge_ff_support -latch_mux_opt -infer_byte_enable -new_init_ff -msgpipefdw 1548  -muxnn_cond_opt -infer_swp_ram -exemplar_best -enable_expr_ccp -enable_generics_handler -enable_loopopt_mux -disable_generics_dump -enable_nested_interface -omit_const_port_for_func -state_table_threshold 40  -aggressive_cse -aggressive_rom -omit_const_port_for_proc -driver_pid 17172@chibjgfcjc  -dont_infer_sel_counters -infer_latch_from_condops -prepend_version Precision 64-bit 2021.2.0.8  -disable_real_handling -smart_rmv_gendh -en_detailed_md_report -replicate_mult_for_dsps -ctrl_mux_flat never  -cdfg_sweep_opt -if_else_if_for_condasgn -shifter_pattern_opt -rom_extensions -mux_factor_opt -en_rec_op_port_partial_conn -enable_fsm_operator_support -enable_div_macro_opt -ccp_extended -en_caseop_rom_new_heur -support_mult_sync_csa -unconstr_record_support -dump_dh_profile_after_oom -enable_unconstrained_port -enable_opt_based_on_ff_control -optional_param_in_mod_hdr -max_min_support -en_ext_gate_ccp -do_size_based_sorting -muxnn_data_push -strict_drc_check -extcaseifgen -enable_new_for_loop_opt -show_all_elab_errors -case_to_shifter_constants -across_blk_rom_inference -mux_anded_sel_opt -lower_enum_break 5  -res_share_mux_opt -rem_self_feedback_latch -en_input_port_partial_conn -block_defparam_support -gnd_hanging_terminals -new_rom_flow -xdbpipefdr 1640  -flatten_macros_for_constants -new_ram_flow -levels_for_loopopt_latch 1000  -infer_enable_across_blocks -enable_cross_hier_preadder -enable_infer_reset_dontcare -mid_rom_miss_addr_percent 40  -enable_vhdl_conf_autotop -enable_attrb_string_info -new_instance_naming -res_share_over_counter -mid_rom_reduc_lits_percent 10  -aggressive_if2case -big_rom_miss_addr_percent 65  -en_pullout_offset_bit_sel_stmt -enable_void_assgn_VHDL -asymmetric_ram_support -infer_syncsetreset_mem -mux_data_path_opt -enable_expr_node_del -prec_port_style_for_enum -support_initial_block -infer_set_reset_from_condops -exemplar_eval 1  -do_expression_opt -precision_port_style -en_ext_multinet_ccp -en_res_share_cdfg_temp_change -enable_bound_resized_operator -infer_syncasync_mem -no_tri_for_hanging_output -dis_res_share_zero_cost_macros -en_mem_var_sel_mult_sync -vecwriteopt -slices_in_aggregate_2008 -en_read_port_sharing_for_rom -infer_byte_enable_9bit -no_mux_factor_sel_cone_opt -en_mem_var_sel_mult_async -enable_arrayof_interface -new_or_simplify -max_scan_chain_length 40  -infer_var_shifters -enable_iftocondop_ext -extended_iftocase -enable_vhdl_mem_var_sel -relaxed_mem_checks -allow_multi_fanout_chier -enhanced_cross_share_flow -memory_opt_switch -extended_uncons_port -hdl_array_name_style %s(%d)  -entity_generics_2008 -lattice_ifelseif_flow -new_partsel_flow -en_ext_mux_ccp -optimized_vector_read -enable_rnd_const_thr_flow -infer_priority_dff -enable_always_init_mem -evaluate_decls_in_generates -vhbitstring_support -do_expression_tree_opt -dis_second_pass_strategy -share_mutex_read_ports -create_write_pri_for_mem -expanded_hier_control -new_mux_costing -hier_delimiter_in_annotations _  -disable_module_body_freeing -enable_sv2k9_conf_support -mux_data_path_modgen_l3 -set_evaluated_return_size -xdbpipefdw 1636  -disable_task_inline_flatten -no_flatten_dummy_hierarchies -disable_svassigncheck -do_common_input_extraction -enable_new_div_macro_opt -mux_data_path_merg_cone_tune -simple_vecwrite_impl -aggressive_inline_subprog -aggressive_ram_flow -partial_sanity_for_techcells -share_info_mux_flow -no_aggressive_sync_en_ff -en_preserve_hier_for_preadd -new_mux_flow -infer_any_byte_enable_size -xilinx_tech_map -dont_bubble_comparator_inverter -en_auxi_relop_null_arr_support -unpacked_array_concatenation -xilinx_dsp_cin -enable_signed_vw_partsel -context_declaration_support -enable_loopopt_muxnn_mux21 -allow_twod_to_oned_memories -enable_xprobe_info_tx -disable_fvi_dumping_for_ports -en_mem_var_sel_both_asyncsync -enable_new_attribute_flow -allow_neg_range_for_leaf_type -no_aggressive_sync_inference -mux_data_path_bufinv_repl -en_arithmatic_shift_vhdl2008 -honour_swp_infr_ram_init_val -aggressive_mux_factor_opt -enable_new_interface_strategy -enable_vhdl_2008_external_name -en_memory_flat_vector_verif -proposed_new_mux_flow -use_vps_exprtree_flow -xilinx_override -retain_bbox_param_value_type -infer_octa_port_xilinx_ram -en_new_vlog_config_strategy -infer_quad_port_xilinx_ram -en_new_hierref_extname_flow -new_xilinx_retiming -enable_EEAddressBasedExprEval 
======================================================
