//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.10.03 (64-bit)
//Created Time: Sat Mar 15 13:39:28 2025

`timescale 100 ps/100 ps
module DDS_II_Top(
	clk_i,
	rst_n_i,
	sine_o,
	data_valid_o
);
input clk_i;
input rst_n_i;
output [13:0] sine_o;
output data_valid_o;
wire GND;
wire VCC;
wire clk_i;
wire data_valid_o;
wire rst_n_i;
wire [13:0] sine_o;
wire \u_dds_compiler_core/w_phase_valid ;
wire \u_dds_compiler_core/w0_phase_valid ;
wire \u_dds_compiler_core/w1_data_valid ;
wire [27:0] \u_dds_compiler_core/w_chX_poff ;
wire [27:0] \u_dds_compiler_core/w_chX_pinc ;
wire [27:2] \u_dds_compiler_core/w0_phase_out ;
wire [13:0] \u_dds_compiler_core/w1_cosine ;
wire [13:0] \u_dds_compiler_core/w1_sine ;
wire [15:2] \u_dds_compiler_core/w1_phase_out ;
wire \u_dds_compiler_core/u_dds_pha_gen/n52_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n9_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n8_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n7_4 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n52_5 ;
wire \u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid ;
wire \u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid ;
wire \u_dds_compiler_core/u_dds_pha_gen/n81_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n81_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n80_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n80_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n79_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n79_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n78_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n78_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n77_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n77_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n76_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n76_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n75_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n75_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n74_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n74_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n73_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n73_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n72_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n72_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n71_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n71_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n70_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n70_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n69_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n69_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n68_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n68_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n67_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n67_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n66_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n66_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n65_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n65_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n64_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n64_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n63_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n63_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n62_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n62_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n61_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n61_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n60_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n60_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n59_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n59_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n58_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n58_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n57_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n57_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n56_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n56_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n55_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n55_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n54_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n54_0_COUT ;
wire \u_dds_compiler_core/u_dds_pha_gen/n223_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n223_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n222_0_SUM ;
wire \u_dds_compiler_core/u_dds_pha_gen/n222_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n221_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n221_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n220_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n220_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n219_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n219_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n218_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n218_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n217_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n217_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n216_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n216_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n215_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n215_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n214_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n214_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n213_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n213_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n212_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n212_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n211_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n211_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n210_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n210_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n209_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n209_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n208_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n208_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n207_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n207_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n206_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n206_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n205_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n205_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n204_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n204_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n203_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n203_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n202_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n202_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n201_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n201_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n200_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n200_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n199_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n199_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n198_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n198_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n197_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n197_2 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n196_1 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n196_0_COUT ;
wire \u_dds_compiler_core/u_dds_pha_gen/n138_5 ;
wire \u_dds_compiler_core/u_dds_pha_gen/n10_6 ;
wire [3:0] \u_dds_compiler_core/u_dds_pha_gen/local_cnt ;
wire [27:0] \u_dds_compiler_core/u_dds_pha_gen/accu_reg ;
wire [27:0] \u_dds_compiler_core/u_dds_pha_gen/accu_off ;
wire [27:2] \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] ;
wire \u_dds_compiler_core/u_dds_lut_table/n601_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n602_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n603_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n604_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n605_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n606_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n607_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n608_3 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n254_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n254_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n254_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n254_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n255_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n255_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n255_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n255_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n256_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n256_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n256_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n256_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n257_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n257_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n257_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n257_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n258_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n258_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n258_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n258_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n259_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n259_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n259_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n259_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n260_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n260_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n260_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n260_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n261_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n261_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n261_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n261_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n262_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n262_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n262_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n262_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n263_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n263_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n263_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n263_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n264_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n264_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n264_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n264_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n265_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n265_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n265_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n265_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n266_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_27 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_29 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_31 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_33 ;
wire \u_dds_compiler_core/u_dds_lut_table/n543_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n601_4 ;
wire \u_dds_compiler_core/u_dds_lut_table/n603_4 ;
wire \u_dds_compiler_core/u_dds_lut_table/n605_4 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n254_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n255_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n255_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n256_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n256_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n257_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n258_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n258_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n259_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n259_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n260_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n261_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n261_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n262_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n262_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n263_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n263_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n264_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n264_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n265_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n265_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n266_22 ;
wire \u_dds_compiler_core/u_dds_lut_table/n266_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_34 ;
wire \u_dds_compiler_core/u_dds_lut_table/n543_22 ;
wire \u_dds_compiler_core/u_dds_lut_table/n543_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_38 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_39 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_40 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_41 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_42 ;
wire \u_dds_compiler_core/u_dds_lut_table/n254_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n256_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n260_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n260_37 ;
wire \u_dds_compiler_core/u_dds_lut_table/n260_38 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_35 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_36 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_43 ;
wire \u_dds_compiler_core/u_dds_lut_table/n254_38 ;
wire \u_dds_compiler_core/u_dds_lut_table/n257_38 ;
wire \u_dds_compiler_core/u_dds_lut_table/n257_40 ;
wire \u_dds_compiler_core/u_dds_lut_table/n260_40 ;
wire \u_dds_compiler_core/u_dds_lut_table/r1_phase_valid ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n253_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n254_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n254_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n254_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n255_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n255_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n255_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n256_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n256_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n256_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n257_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n257_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n257_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n258_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n258_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n258_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n259_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n259_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n259_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n260_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n260_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n260_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n261_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n261_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n261_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n262_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n262_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n262_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n263_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n263_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n263_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n264_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n264_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n264_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n265_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n265_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n265_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n530_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n531_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n532_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n533_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n534_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n535_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n536_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n537_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n538_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n539_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n540_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n541_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_21 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_23 ;
wire \u_dds_compiler_core/u_dds_lut_table/n542_25 ;
wire \u_dds_compiler_core/u_dds_lut_table/n609_5 ;
wire [8:0] \u_dds_compiler_core/u_dds_lut_table/lut_addr ;
wire [27:2] \u_dds_compiler_core/u_dds_lut_table/r1_addr ;
wire [27:2] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] ;
wire [2:0] \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid ;
wire [27:2] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] ;
wire [15:2] \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] ;
wire [27:16] \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos ;
wire [27:16] \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[0] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_douta[1] ;
wire [13:0] \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] ;
wire [12:0] \u_dds_compiler_core/u_dds_lut_table/rom_douta ;
wire [12:0] \u_dds_compiler_core/u_dds_lut_table/rom_doutb ;
wire [31:25] \u_dds_compiler_core/u_dds_lut_table/U_rom_style/DO ;
wire \u_dds_compiler_core/u_dds_taylor_corr/r1_phase_valid ;
wire \u_dds_compiler_core/u_dds_taylor_corr/r2_phase_valid ;
wire \u_dds_compiler_core/u_dds_taylor_corr/r3_phase_valid ;
wire \u_dds_compiler_core/u_dds_taylor_corr/r4_phase_valid ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n458_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n458_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n457_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n457_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n456_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n456_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n455_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n455_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n454_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n454_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n453_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n453_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n452_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n452_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n451_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n451_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n450_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n450_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n449_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n449_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n448_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n448_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n447_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n447_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n446_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n446_2 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n445_1 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/n445_0_COUT ;
wire [13:0] \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine ;
wire [13:0] \u_dds_compiler_core/u_dds_taylor_corr/r1_sine ;
wire [13:0] \u_dds_compiler_core/u_dds_taylor_corr/r2_sine ;
wire [13:0] \u_dds_compiler_core/u_dds_taylor_corr/r3_sine ;
wire [13:0] \u_dds_compiler_core/u_dds_taylor_corr/r4_sine ;
wire [25:0] \u_dds_compiler_core/u_dds_taylor_corr/delta ;
wire [39:0] \u_dds_compiler_core/u_dds_taylor_corr/delta_sin ;
wire [4:0] \u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd ;
wire [47:26] \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/DOUT ;
wire [47:0] \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/CASO ;
wire [26:0] \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/SOA ;
wire [47:40] \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/DOUT ;
wire [47:0] \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/CASO ;
wire [26:0] \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/SOA ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_3 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n99_3 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n100_3 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n101_3 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n102_3 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_4 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_5 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n100_4 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n102_4 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_6 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_7 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_8 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_9 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_10 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_11 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_12 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_13 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_14 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_15 ;
wire \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_16 ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_27_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [27])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_26_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [26])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_25_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [25])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_24_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [24])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_23_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [23])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_22_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [22])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_21_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [21])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_20_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [20])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_19_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [19])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_18_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [18])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_17_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [17])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_16_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [16])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_15_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [15])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_14_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [14])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_13_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [13])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_12_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [12])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_11_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [11])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_10_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [10])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_9_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [9])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_8_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [8])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_7_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [7])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_6_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [6])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_5_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [5])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_4_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [4])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_3_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [3])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_2_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [2])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_1_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [1])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_0_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_poff [0])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_poff_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_27_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [27])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_26_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [26])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_25_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [25])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_24_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [24])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_23_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [23])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_22_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [22])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_21_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [21])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [20])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_19_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [19])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [18])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_17_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [17])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_16_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [16])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_15_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [15])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [14])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [13])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [12])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [11])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_10_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [10])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [9])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_8_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [8])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [7])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [6])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [5])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_4_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [4])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_3_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [3])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_2_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [2])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_1_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [1])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_chX_pinc [0])
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/r_chX_pinc_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_cfg/o_data_valid_s0  (
	.D(rst_n_i),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_cfg/o_data_valid_s0 .INIT=1'b0;
LUT2 \u_dds_compiler_core/u_dds_pha_gen/n52_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/n52_5 ),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n52_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n52_s0 .INIT=4'h4;
LUT2 \u_dds_compiler_core/u_dds_pha_gen/n9_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n9_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n9_s0 .INIT=4'h6;
LUT3 \u_dds_compiler_core/u_dds_pha_gen/n8_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n8_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n8_s0 .INIT=8'h78;
LUT4 \u_dds_compiler_core/u_dds_pha_gen/n7_s0  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.I2(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2]),
	.I3(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [3]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n7_4 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n7_s0 .INIT=16'h7F80;
LUT4 \u_dds_compiler_core/u_dds_pha_gen/n52_s1  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2]),
	.I2(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [3]),
	.I3(\u_dds_compiler_core/w_phase_valid ),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n52_5 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n52_s1 .INIT=16'h0100;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n8_4 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n9_4 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n10_6 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_27_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n54_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [27])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n55_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n56_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n57_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n58_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n59_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n60_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_20_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n61_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n62_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_18_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n63_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n64_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n65_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n66_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_14_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n67_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_13_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n68_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_12_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n69_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_11_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n70_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_10_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n71_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_9_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n72_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_8_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n73_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_7_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n74_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_6_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n75_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_5_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n76_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_4_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n77_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n78_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n79_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_1_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n80_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_reg_0_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n81_1 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n138_5 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_reg_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_27_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [27])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_26_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_25_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_24_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_23_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_22_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_21_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_20_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_19_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_18_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_17_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_16_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_15_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_14_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_13_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_12_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_11_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_10_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_9_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_8_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_7_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_6_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_5_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_4_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_3_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_2_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_1_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [1])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/accu_off_0_s0  (
	.D(\u_dds_compiler_core/w_chX_poff [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/accu_off [0])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/accu_off_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n196_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [27])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n197_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n198_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n199_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n200_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n201_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n202_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n203_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n204_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n205_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n206_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n207_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n208_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n209_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n210_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n211_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n212_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n213_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n214_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n215_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n216_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n217_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n218_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n219_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n220_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n221_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_27_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [27])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_26_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [26])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [25])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_24_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [24])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_23_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [23])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_22_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [22])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_21_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [21])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_20_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [20])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_19_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [19])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_18_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [18])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_17_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [17])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_16_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [16])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_15_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [15])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_14_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [14])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_13_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [13])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_12_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [12])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_11_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [11])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_10_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [10])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_9_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [9])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_8_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [8])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_7_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [7])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_6_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [6])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_5_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [5])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_4_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [4])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_2_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/true_accu_reg[0] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_out [2])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_out_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid_s0  (
	.D(\u_dds_compiler_core/w_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/r1_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/r2_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w0_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_pha_gen/local_cnt_3_s0  (
	.D(\u_dds_compiler_core/u_dds_pha_gen/n7_4 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w_phase_valid ),
	.RESET(\u_dds_compiler_core/u_dds_pha_gen/n52_4 ),
	.Q(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [3])
);
defparam \u_dds_compiler_core/u_dds_pha_gen/local_cnt_3_s0 .INIT=1'b0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n81_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [0]),
	.I1(\u_dds_compiler_core/w_chX_pinc [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n81_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n81_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n81_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n80_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [1]),
	.I1(\u_dds_compiler_core/w_chX_pinc [1]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n81_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n80_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n80_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n80_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n79_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [2]),
	.I1(\u_dds_compiler_core/w_chX_pinc [2]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n80_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n79_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n79_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n79_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n78_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [3]),
	.I1(\u_dds_compiler_core/w_chX_pinc [3]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n79_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n78_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n78_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n78_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n77_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [4]),
	.I1(\u_dds_compiler_core/w_chX_pinc [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n78_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n77_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n77_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n77_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n76_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [5]),
	.I1(\u_dds_compiler_core/w_chX_pinc [5]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n77_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n76_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n76_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n76_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n75_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [6]),
	.I1(\u_dds_compiler_core/w_chX_pinc [6]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n76_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n75_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n75_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n75_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n74_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [7]),
	.I1(\u_dds_compiler_core/w_chX_pinc [7]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n75_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n74_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n74_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n74_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n73_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [8]),
	.I1(\u_dds_compiler_core/w_chX_pinc [8]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n74_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n73_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n73_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n73_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n72_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [9]),
	.I1(\u_dds_compiler_core/w_chX_pinc [9]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n73_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n72_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n72_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n72_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n71_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [10]),
	.I1(\u_dds_compiler_core/w_chX_pinc [10]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n72_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n71_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n71_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n71_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n70_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [11]),
	.I1(\u_dds_compiler_core/w_chX_pinc [11]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n71_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n70_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n70_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n70_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n69_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [12]),
	.I1(\u_dds_compiler_core/w_chX_pinc [12]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n70_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n69_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n69_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n69_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n68_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [13]),
	.I1(\u_dds_compiler_core/w_chX_pinc [13]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n69_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n68_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n68_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n68_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n67_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [14]),
	.I1(\u_dds_compiler_core/w_chX_pinc [14]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n68_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n67_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n67_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n67_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n66_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [15]),
	.I1(\u_dds_compiler_core/w_chX_pinc [15]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n67_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n66_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n66_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n66_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n65_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [16]),
	.I1(\u_dds_compiler_core/w_chX_pinc [16]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n66_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n65_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n65_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n65_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n64_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [17]),
	.I1(\u_dds_compiler_core/w_chX_pinc [17]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n65_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n64_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n64_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n64_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n63_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [18]),
	.I1(\u_dds_compiler_core/w_chX_pinc [18]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n64_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n63_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n63_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n63_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n62_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [19]),
	.I1(\u_dds_compiler_core/w_chX_pinc [19]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n63_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n62_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n62_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n62_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n61_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [20]),
	.I1(\u_dds_compiler_core/w_chX_pinc [20]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n62_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n61_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n61_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n61_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n60_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [21]),
	.I1(\u_dds_compiler_core/w_chX_pinc [21]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n61_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n60_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n60_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n60_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n59_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [22]),
	.I1(\u_dds_compiler_core/w_chX_pinc [22]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n60_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n59_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n59_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n59_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n58_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [23]),
	.I1(\u_dds_compiler_core/w_chX_pinc [23]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n59_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n58_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n58_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n58_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n57_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [24]),
	.I1(\u_dds_compiler_core/w_chX_pinc [24]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n58_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n57_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n57_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n57_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n56_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [25]),
	.I1(\u_dds_compiler_core/w_chX_pinc [25]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n57_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n56_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n56_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n56_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n55_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [26]),
	.I1(\u_dds_compiler_core/w_chX_pinc [26]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n56_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n55_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n55_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n55_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n54_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [27]),
	.I1(\u_dds_compiler_core/w_chX_pinc [27]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n55_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n54_0_COUT ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n54_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n54_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n223_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [0]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n223_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n223_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n223_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n222_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [1]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [1]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n223_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n222_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n222_0_SUM )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n222_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n221_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [2]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [2]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n222_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n221_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n221_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n221_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n220_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [3]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [3]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n221_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n220_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n220_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n220_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n219_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [4]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n220_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n219_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n219_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n219_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n218_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [5]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [5]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n219_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n218_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n218_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n218_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n217_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [6]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [6]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n218_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n217_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n217_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n217_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n216_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [7]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [7]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n217_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n216_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n216_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n216_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n215_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [8]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [8]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n216_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n215_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n215_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n215_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n214_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [9]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [9]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n215_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n214_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n214_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n214_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n213_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [10]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [10]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n214_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n213_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n213_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n213_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n212_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [11]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [11]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n213_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n212_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n212_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n212_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n211_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [12]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [12]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n212_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n211_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n211_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n211_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n210_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [13]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [13]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n211_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n210_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n210_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n210_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n209_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [14]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [14]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n210_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n209_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n209_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n209_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n208_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [15]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [15]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n209_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n208_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n208_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n208_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n207_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [16]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [16]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n208_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n207_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n207_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n207_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n206_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [17]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [17]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n207_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n206_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n206_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n206_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n205_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [18]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [18]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n206_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n205_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n205_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n205_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n204_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [19]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [19]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n205_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n204_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n204_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n204_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n203_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [20]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [20]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n204_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n203_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n203_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n203_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n202_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [21]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [21]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n203_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n202_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n202_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n202_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n201_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [22]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [22]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n202_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n201_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n201_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n201_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n200_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [23]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [23]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n201_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n200_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n200_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n200_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n199_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [24]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [24]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n200_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n199_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n199_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n199_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n198_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [25]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [25]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n199_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n198_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n198_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n198_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n197_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [26]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [26]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n198_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n197_2 ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n197_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n197_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_pha_gen/n196_s  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/accu_reg [27]),
	.I1(\u_dds_compiler_core/u_dds_pha_gen/accu_off [27]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_pha_gen/n197_2 ),
	.COUT(\u_dds_compiler_core/u_dds_pha_gen/n196_0_COUT ),
	.SUM(\u_dds_compiler_core/u_dds_pha_gen/n196_1 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n196_s .ALU_MODE=0;
INV \u_dds_compiler_core/u_dds_pha_gen/n138_s2  (
	.I(rst_n_i),
	.O(\u_dds_compiler_core/u_dds_pha_gen/n138_5 )
);
LUT1 \u_dds_compiler_core/u_dds_pha_gen/n10_s2  (
	.I0(\u_dds_compiler_core/u_dds_pha_gen/local_cnt [0]),
	.F(\u_dds_compiler_core/u_dds_pha_gen/n10_6 )
);
defparam \u_dds_compiler_core/u_dds_pha_gen/n10_s2 .INIT=2'h1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n601_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [25]),
	.I1(\u_dds_compiler_core/w0_phase_out [23]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n601_4 ),
	.I3(\u_dds_compiler_core/w0_phase_out [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n601_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n601_s0 .INIT=16'h4FB0;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n602_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [23]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n601_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n602_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n602_s0 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n603_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [25]),
	.I1(\u_dds_compiler_core/w0_phase_out [21]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n603_4 ),
	.I3(\u_dds_compiler_core/w0_phase_out [22]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n603_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n603_s0 .INIT=16'h4FB0;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n604_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [21]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n603_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n604_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n604_s0 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n605_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [25]),
	.I1(\u_dds_compiler_core/w0_phase_out [19]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n605_4 ),
	.I3(\u_dds_compiler_core/w0_phase_out [20]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n605_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n605_s0 .INIT=16'hF40B;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n606_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [19]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n605_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n606_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n606_s0 .INIT=4'h9;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n607_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [17]),
	.I1(\u_dds_compiler_core/w0_phase_out [16]),
	.I2(\u_dds_compiler_core/w0_phase_out [25]),
	.I3(\u_dds_compiler_core/w0_phase_out [18]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n607_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n607_s0 .INIT=16'h0EF1;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n608_s0  (
	.I0(\u_dds_compiler_core/w0_phase_out [25]),
	.I1(\u_dds_compiler_core/w0_phase_out [16]),
	.I2(\u_dds_compiler_core/w0_phase_out [17]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n608_3 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n608_s0 .INIT=8'h4B;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n253_s34  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [13]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [13]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s34 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n253_s35  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_36 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s35 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n253_s36  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_36 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n253_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s36 .INIT=16'h0777;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n253_s37  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [13]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [13]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s37 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n254_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [12]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [12]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n254_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n254_s28 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n254_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n254_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n254_38 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n254_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n254_s29 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n254_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n254_38 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n254_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n254_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n254_s30 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n254_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [12]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [12]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n254_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n254_s31 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n255_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [11]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [11]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n255_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n255_s26 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n255_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n255_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n255_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n255_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n255_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n255_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n255_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n255_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n255_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n255_s28 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n255_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [11]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [11]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n255_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n255_s29 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n256_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [10]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n256_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n256_s27 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n256_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n256_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n256_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n256_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n256_s28 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n256_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n256_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n256_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n256_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n256_s29 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n256_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [10]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n256_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n256_s30 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n257_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n257_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n257_s29 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n257_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n257_38 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n257_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n257_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n257_s30 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n257_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n257_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n257_38 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n257_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n257_s31 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n257_s32  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n257_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n257_s32 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n258_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n258_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n258_s26 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n258_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n258_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n258_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n258_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n258_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n258_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n258_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n258_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n258_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n258_s28 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n258_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n258_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n258_s29 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n259_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n259_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n259_s26 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n259_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n259_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n259_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n259_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n259_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n259_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n259_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n259_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n259_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n259_s28 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n259_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n259_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n259_s29 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n260_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n260_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n260_s30 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n260_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n260_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n260_40 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n260_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n260_s31 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n260_s32  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n260_40 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n260_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n260_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n260_s32 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n260_s33  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n260_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n260_s33 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n261_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n261_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n261_s26 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n261_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n261_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n261_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n261_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n261_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n261_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n261_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n261_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n261_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n261_s28 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n261_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n261_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n261_s29 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n262_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n262_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n262_s26 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n262_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n262_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n262_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n262_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n262_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n262_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n262_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n262_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n262_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n262_s28 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n262_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n262_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n262_s29 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n263_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n263_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n263_s26 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n263_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n263_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n263_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n263_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n263_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n263_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n263_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n263_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n263_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n263_s28 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n263_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n263_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n263_s29 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n264_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n264_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n264_s26 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n264_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n264_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n264_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n264_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n264_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n264_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n264_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n264_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n264_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n264_s28 .INIT=16'h22F2;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n264_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n264_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n264_s29 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n265_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n265_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n265_s26 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n265_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n265_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n265_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n265_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n265_s27 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n265_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n265_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n265_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n265_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n265_s28 .INIT=16'hDD0D;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n265_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n265_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n265_s29 .INIT=16'hF888;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n266_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n266_22 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n266_23 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n266_21 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n266_s15 .INIT=8'hF8;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [13]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [13]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s27 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [13]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [13]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s28 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_36 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s29 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_36 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n253_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s30 .INIT=16'h0777;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n531_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [12]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [12]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n531_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n531_s24 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n531_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [12]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [12]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n531_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n531_s25 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n531_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n254_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n254_38 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n531_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n531_s26 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n531_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n254_38 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n254_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n531_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n531_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n532_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [11]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [11]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n532_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n532_s24 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n532_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [11]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [11]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n532_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n532_s25 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n532_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n255_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n255_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n532_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n532_s26 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n532_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n255_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n255_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n532_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n532_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n533_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [10]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n533_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n533_s24 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n533_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [10]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n533_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n533_s25 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n533_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n256_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n256_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n533_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n533_s26 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n533_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n256_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n256_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n533_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n533_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n534_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n534_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n534_s24 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n534_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n534_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n534_s25 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n534_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n257_38 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n257_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n534_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n534_s26 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n534_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n257_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n257_38 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n534_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n534_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n535_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n535_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n535_s24 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n535_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n535_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n535_s25 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n535_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n258_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n258_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n535_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n535_s26 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n535_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n258_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n258_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n535_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n535_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n536_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s24 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n536_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s25 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n536_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n259_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n259_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s26 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n536_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n259_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n259_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n536_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n536_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n537_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n537_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n537_s24 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n537_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n537_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n537_s25 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n537_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n260_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n260_40 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n537_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n537_s26 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n537_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n260_40 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n260_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n537_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n537_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n538_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n538_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n538_s24 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n538_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n538_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n538_s25 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n538_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n261_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n261_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n538_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n538_s26 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n538_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n261_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n261_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n538_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n538_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n539_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n539_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n539_s24 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n539_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n539_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n539_s25 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n539_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n262_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n262_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n539_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n539_s26 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n539_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n262_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n262_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n539_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n539_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n540_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n540_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n540_s24 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n540_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n540_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n540_s25 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n540_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n263_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n263_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n540_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n540_s26 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n540_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n263_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n263_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n540_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n540_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n541_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n541_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n541_s24 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n541_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n541_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n541_s25 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n541_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n264_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n264_35 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n541_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n541_s26 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n541_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n264_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n264_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n541_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n541_s27 .INIT=16'h44F4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n542_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n542_27 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n542_s24 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n542_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n542_29 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n542_s25 .INIT=16'hB0BB;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n542_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n265_34 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n265_35 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n542_31 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n542_s26 .INIT=16'hF888;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n542_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n265_35 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n265_34 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n542_33 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n542_s27 .INIT=16'hBB0B;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n543_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n543_22 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_34 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n543_23 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n543_21 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n543_s15 .INIT=8'hF8;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n601_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [22]),
	.I1(\u_dds_compiler_core/w0_phase_out [21]),
	.I2(\u_dds_compiler_core/w0_phase_out [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n603_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n601_4 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n601_s1 .INIT=16'hF100;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n603_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [20]),
	.I1(\u_dds_compiler_core/w0_phase_out [19]),
	.I2(\u_dds_compiler_core/w0_phase_out [25]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n605_4 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n603_4 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n603_s1 .INIT=16'h00F1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n605_s1  (
	.I0(\u_dds_compiler_core/w0_phase_out [18]),
	.I1(\u_dds_compiler_core/w0_phase_out [17]),
	.I2(\u_dds_compiler_core/w0_phase_out [16]),
	.I3(\u_dds_compiler_core/w0_phase_out [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n605_4 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n605_s1 .INIT=16'h00FE;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n253_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [20]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_37 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n253_38 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s22 .INIT=16'h00BF;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n253_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_39 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_40 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [13]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s23 .INIT=8'h78;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n253_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [12]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_41 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n253_42 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [13]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s24 .INIT=16'hBF40;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n254_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [11]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_39 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n254_36 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [12]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n254_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n254_s22 .INIT=16'hBF40;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n255_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_39 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n254_36 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [11]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n255_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n255_s22 .INIT=8'h78;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n255_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_41 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [11]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n255_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n255_s23 .INIT=8'hB4;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n256_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_39 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n256_36 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [10]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n256_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n256_s22 .INIT=16'hBF40;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n256_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_41 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n256_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n256_s23 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n257_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n257_40 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n257_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n257_s23 .INIT=16'hEF10;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n258_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_39 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n258_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n258_s22 .INIT=8'hB4;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n258_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n257_40 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n258_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n258_s23 .INIT=8'hB4;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n259_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_39 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n259_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n259_s22 .INIT=4'h6;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n259_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n257_40 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n259_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n259_s23 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n260_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n260_36 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n260_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n260_s22 .INIT=16'hEF10;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n261_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n260_36 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n261_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n261_s22 .INIT=8'hB4;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n261_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n260_37 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n261_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n261_s23 .INIT=8'hB4;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n262_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n260_36 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n262_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n262_s22 .INIT=4'h6;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n262_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n260_37 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n262_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n262_s23 .INIT=4'h6;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n263_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n263_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n263_s22 .INIT=16'hFE01;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n263_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n263_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n263_s23 .INIT=16'hFE01;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n264_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n264_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n264_s22 .INIT=8'hE1;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n264_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n264_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n264_s23 .INIT=8'hE1;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n265_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n265_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n265_s22 .INIT=4'h6;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n265_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n265_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n265_s23 .INIT=4'h6;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n266_s16  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n266_22 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n266_s16 .INIT=8'hAC;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n266_s17  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n266_23 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n266_s17 .INIT=16'hCA00;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [20]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_35 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n530_36 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_34 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s22 .INIT=16'h00BF;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n543_s16  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n543_22 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n543_s16 .INIT=8'hCA;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n543_s17  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n543_23 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n543_s17 .INIT=16'hAC00;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n253_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [21]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [22]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [23]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s25 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n253_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [16]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [17]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [18]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [19]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_38 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s26 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n253_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n260_36 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_39 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s27 .INIT=16'h0100;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n253_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [11]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [12]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n254_36 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_40 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s28 .INIT=8'h10;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n253_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n260_37 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/n260_38 ),
	.I3(\u_dds_compiler_core/u_dds_lut_table/n253_43 ),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_41 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s29 .INIT=16'h4000;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n253_s30  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [11]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_42 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s30 .INIT=4'h1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n254_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [10]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n254_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n254_s24 .INIT=16'h0001;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n256_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n256_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n256_s24 .INIT=4'h1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n260_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n260_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n260_s24 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n260_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n260_37 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n260_s25 .INIT=16'h0001;
LUT2 \u_dds_compiler_core/u_dds_lut_table/n260_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n260_38 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n260_s26 .INIT=4'h1;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [21]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [22]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [23]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_35 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s23 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n530_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [16]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [17]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [18]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [19]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n530_36 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n530_s24 .INIT=16'h0001;
LUT3 \u_dds_compiler_core/u_dds_lut_table/n253_s31  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n253_43 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n253_s31 .INIT=8'h01;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n254_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_41 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [11]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [12]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n254_38 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n254_s25 .INIT=16'hFD02;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n257_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_39 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n257_38 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n257_s25 .INIT=16'hFD02;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n257_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6]),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n260_37 ),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n257_40 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n257_s26 .INIT=16'h0004;
LUT4 \u_dds_compiler_core/u_dds_lut_table/n260_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n260_37 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4]),
	.I2(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5]),
	.I3(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n260_40 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n260_s27 .INIT=16'hFD02;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n254_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n255_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n256_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n257_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n258_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n259_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n260_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n261_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n262_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n263_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n264_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n265_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n266_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n530_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n531_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n532_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n533_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n534_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n535_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n536_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n537_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n538_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n539_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n540_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n541_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n542_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n543_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_sine [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n601_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n602_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n603_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n604_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n605_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n606_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n607_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n608_3 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/lut_addr_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n609_5 ),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/lut_addr [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/lut_addr_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_27_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [27]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_26_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [26]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_25_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [25]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_24_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [24]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_23_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [23]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_22_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [22]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_21_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [21]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_20_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [20]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_19_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [19]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_18_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [18]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_17_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [17]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_16_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [16]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [15]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [14]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_13_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [13]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_12_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [12]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_11_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [11]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_10_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [10]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_9_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [9]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_8_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [8]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_7_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [7]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_6_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [6]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_5_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [5]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_4_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [4]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_3_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [3]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_addr_2_s0  (
	.D(\u_dds_compiler_core/w0_phase_out [2]),
	.CLK(clk_i),
	.CE(\u_dds_compiler_core/w0_phase_valid ),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_addr [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_addr_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/r1_phase_valid_s0  (
	.D(\u_dds_compiler_core/w0_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/r1_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_lut_table/r1_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_addr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/r1_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[0] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_15_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [15]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [15])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_15_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_14_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [14]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [14])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_14_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[2] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_phase_out [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_phase_valid [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_data_valid )
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_27_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [27]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_27_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_26_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [26]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_26_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_25_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [25]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [25])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_25_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_24_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [24]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [24])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_24_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_23_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [23]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [23])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_23_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [22]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [22])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_21_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [21]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [21])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_21_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_20_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [20]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [20])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_20_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_19_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [19]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [19])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_19_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_18_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [18]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [18])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_18_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [17]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [17])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_16_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[1] [16]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [16])
);
defparam \u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_16_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_13_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_douta [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_13_s0  (
	.D(GND),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/rom_doutb [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_douta[0] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_douta[1] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_12_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_11_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [11])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_10_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [10])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_9_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [9])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_8_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [8])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_7_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [7])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_6_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [6])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_5_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [5])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_4_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [4])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_3_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [3])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_2_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [2])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [1])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_0_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[0] [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/pre_doutb[1] [0])
);
defparam \u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0  (
	.D(\u_dds_compiler_core/u_dds_lut_table/n253_21 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/w1_cosine [13])
);
defparam \u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0 .INIT=1'b0;
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n253_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n253_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n253_s32  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n253_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n253_s33  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n253_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n253_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n253_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n254_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n254_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n254_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n254_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n254_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n254_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n254_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n254_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n254_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n254_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n254_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n254_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n255_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n255_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n255_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n255_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n255_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n255_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n255_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n255_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n255_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n255_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n255_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n255_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n256_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n256_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n256_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n256_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n256_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n256_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n256_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n256_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n256_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n256_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n256_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n256_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n257_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n257_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n257_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n257_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n257_s27  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n257_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n257_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n257_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n257_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n257_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n257_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n257_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n258_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n258_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n258_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n258_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n258_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n258_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n258_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n258_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n258_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n258_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n258_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n258_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n259_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n259_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n259_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n259_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n259_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n259_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n259_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n259_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n259_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n259_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n259_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n259_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n260_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n260_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n260_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n260_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n260_s28  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n260_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n260_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n260_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n260_s29  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n260_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n260_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n260_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n261_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n261_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n261_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n261_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n261_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n261_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n261_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n261_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n261_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n261_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n261_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n261_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n262_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n262_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n262_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n262_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n262_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n262_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n262_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n262_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n262_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n262_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n262_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n262_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n263_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n263_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n263_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n263_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n263_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n263_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n263_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n263_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n263_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n263_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n263_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n263_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n264_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n264_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n264_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n264_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n264_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n264_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n264_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n264_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n264_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n264_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n264_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n264_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n265_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n265_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n265_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n265_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n265_s24  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n265_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n265_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n265_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n265_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n265_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n265_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_cos [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n265_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n530_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n530_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n530_s25  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n530_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n530_s26  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n530_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n530_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n530_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n531_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n531_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n531_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n531_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n531_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n531_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n531_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n531_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n531_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n531_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n531_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n531_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n532_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n532_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n532_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n532_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n532_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n532_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n532_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n532_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n532_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n532_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n532_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n532_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n533_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n533_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n533_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n533_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n533_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n533_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n533_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n533_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n533_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n533_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n533_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n533_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n534_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n534_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n534_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n534_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n534_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n534_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n534_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n534_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n534_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n534_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n534_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n534_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n535_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n535_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n535_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n535_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n535_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n535_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n535_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n535_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n535_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n535_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n535_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n535_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n536_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n536_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n536_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n536_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n536_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n536_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n536_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n536_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n536_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n536_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n537_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n537_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n537_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n537_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n537_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n537_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n537_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n537_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n537_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n537_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n537_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n537_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n538_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n538_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n538_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n538_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n538_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n538_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n538_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n538_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n538_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n538_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n538_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n538_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n539_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n539_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n539_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n539_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n539_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n539_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n539_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n539_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n539_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n539_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n539_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n539_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n540_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n540_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n540_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n540_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n540_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n540_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n540_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n540_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n540_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n540_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n540_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n540_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n541_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n541_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n541_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n541_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n541_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n541_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n541_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n541_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n541_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n541_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n541_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n541_25 )
);
MUX2_LUT6 \u_dds_compiler_core/u_dds_lut_table/n542_s15  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n542_23 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n542_25 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [27]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n542_21 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n542_s22  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n542_27 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n542_29 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n542_23 )
);
MUX2_LUT5 \u_dds_compiler_core/u_dds_lut_table/n542_s23  (
	.I0(\u_dds_compiler_core/u_dds_lut_table/n542_31 ),
	.I1(\u_dds_compiler_core/u_dds_lut_table/n542_33 ),
	.S0(\u_dds_compiler_core/u_dds_lut_table/addr_dx_sin [26]),
	.O(\u_dds_compiler_core/u_dds_lut_table/n542_25 )
);
LUT1 \u_dds_compiler_core/u_dds_lut_table/n609_s2  (
	.I0(\u_dds_compiler_core/w0_phase_out [16]),
	.F(\u_dds_compiler_core/u_dds_lut_table/n609_5 )
);
defparam \u_dds_compiler_core/u_dds_lut_table/n609_s2 .INIT=2'h1;
DFFRE \u_dds_compiler_core/u_dds_lut_table/U_rom_style/dout_12_s0  (
	.D(VCC),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_lut_table/rom_douta [12])
);
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/dout_12_s0 .INIT=1'b0;
pROM \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s  (
	.CLK(clk_i),
	.OCE(GND),
	.CE(VCC),
	.RESET(GND),
	.AD({\u_dds_compiler_core/u_dds_lut_table/lut_addr [8:0], GND, VCC, VCC, VCC, VCC}),
	.DO({\u_dds_compiler_core/u_dds_lut_table/U_rom_style/DO [31:25], \u_dds_compiler_core/u_dds_lut_table/rom_doutb [12:0], \u_dds_compiler_core/u_dds_lut_table/rom_douta [11:0]})
);
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_00=256'h00065FFD00058FFE0004BFFE0003FFFE00032FFE00026FFE00019FFE0000DFFE;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_01=256'h000C9FFC000BCFFC000B0FFC000A3FFC00097FFD0008AFFD0007EFFD00071FFD;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_02=256'h0012DFF800121FF900114FF900108FFA000FBFFA000EFFFB000E2FFB000D6FFB;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_03=256'h00192FF400185FF500179FF50016CFF600160FF600153FF700147FF70013AFF8;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_04=256'h001F6FEF001EAFEF001DDFF0001D1FF1001C4FF2001B8FF2001ABFF30019EFF4;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_05=256'h0025AFE80024EFE900241FEA00235FEA00228FEB0021CFEC0020FFED00203FEE;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_06=256'h002BFFE0002B2FE1002A6FE200299FE30028DFE400280FE500274FE600267FE7;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_07=256'h00323FD700316FD80030AFD9002FDFDA002F1FDB002E4FDC002D8FDE002CBFDF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_08=256'h00387FCC0037AFCD0036EFCF00361FD000355FD100348FD30033CFD40032FFD5;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_09=256'h003EBFC0003DEFC2003D2FC3003C5FC5003B9FC6003ACFC8003A0FC900393FCB;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0A=256'h0044EFB300442FB500435FB700429FB80041CFBA00410FBC00403FBD003F7FBF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0B=256'h004B2FA5004A5FA700499FA90048CFAB00480FAD00474FAE00467FB00045BFB2;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0C=256'h00515F9600509F98004FCF9A004F0F9C004E3F9E004D7FA0004CBFA2004BEFA4;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0D=256'h00578F850056CF880055FF8A00553F8C00547F8E0053AF900052EF9200521F94;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0E=256'h005DBF74005CFF76005C2F78005B6F7A005AAF7D0059DF7F00591F8100585F83;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_0F=256'h0063EF6100631F6300625F6500619F680060CF6A00600F6D005F4F6F005E7F71;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_10=256'h006A0F4C00694F4F00688F520067BF540066FF5700663F5900656F5C0064AF5E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_11=256'h00702F37006F6F3A006EAF3C006DEF3F006D1F42006C5F45006B9F47006ADF4A;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_12=256'h00764F2000758F230074CF2600740F2900733F2C00727F2F0071BF310070FF34;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_13=256'h007C6F09007BAF0C007AEF0F007A1F1200795F1500789F180077DF1B00771F1D;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_14=256'h00827EF00081BEF30080FEF600803EF9007F7EFC007EBEFF007DEF02007D2F05;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_15=256'h00888ED50087CED900870EDC00864EDF00858EE30084CEE600840EE900833EEC;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_16=256'h008E9EBA008DDEBD008D1EC1008C5EC4008B9EC8008ADECB008A1ECF00894ED2;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_17=256'h00949E9D0093DEA100931EA500925EA800919EAC0090DEAF00901EB3008F5EB6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_18=256'h009A9E800099DE8300991E8700985E8B00979E8F0096DE9200961E9600955E9A;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_19=256'h00A09E61009FDE65009F1E68009E5E6C009D9E70009CDE74009C1E78009B5E7C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1A=256'h00A68E4100A5CE4500A51E4900A45E4D00A39E5100A2DE5500A21E5900A15E5D;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1B=256'h00AC7E1F00ABBE2300AAFE2800AA4E2C00A98E3000A8CE3400A80E3800A74E3C;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1C=256'h00B26DFD00B1AE0100B0EE0600B02E0A00AF6E0E00AEBE1200ADFE1700AD3E1B;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1D=256'h00B84DD900B78DDE00B6CDE200B60DE700B55DEB00B49DF000B3DDF400B31DF8;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1E=256'h00BE1DB400BD5DB900BCADBE00BBEDC200BB2DC700BA7DCC00B9BDD000B8FDD5;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_1F=256'h00C3ED8F00C33D9300C27D9800C1BD9D00C10DA200C04DA600BF8DAB00BEDDB0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_20=256'h00C9BD6800C8FD6C00C84D7100C78D7600C6DD7B00C61D8000C55D8500C4AD8A;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_21=256'h00CF7D3F00CEBD4400CE0D4A00CD4D4F00CC9D5400CBDD5900CB2D5E00CA6D63;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_22=256'h00D53D1600D47D1B00D3CD2100D30D2600D25D2B00D19D3000D0ED3500D02D3A;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_23=256'h00DAECEC00DA2CF100D97CF600D8CCFC00D80D0100D75D0600D69D0C00D5ED11;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_24=256'h00E08CC000DFDCC600DF2CCB00DE6CD100DDBCD600DD0CDB00DC4CE100DB9CE6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_25=256'h00E62C9400E57C9900E4CC9F00E41CA400E35CAA00E2ACB000E1FCB500E14CBB;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_26=256'h00EBCC6600EB1C6C00EA5C7100E9AC7700E8FC7D00E84C8200E79C8800E6EC8E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_27=256'h00F15C3700F0AC3D00EFFC4300EF3C4900EE8C4E00EDDC5400ED2C5A00EC7C60;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_28=256'h00F6DC0700F62C0D00F57C1300F4CC1900F41C1F00F36C2500F2BC2B00F20C31;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_29=256'h00FC5BD600FBABDC00FAFBE200FA4BE900F99BEF00F8EBF500F83BFB00F78C01;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2A=256'h0101CBA401011BAA01006BB100FFBBB700FF0BBD00FE6BC300FDBBCA00FD0BD0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2B=256'h01073B7101068B770105DB7E01052B8401047B8B0103CB9101032B9701027B9E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2C=256'h010C8B3D010BEB43010B3B4A010A8B500109EB5701093B5D01088B640107DB6A;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2D=256'h0111EB0701113B0E01108B15010FEB1B010F3B22010E8B29010DEB2F010D3B36;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2E=256'h01172AD101168AD80115DADF01153AE601148AEC0113DAF301133AFA01128B01;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_2F=256'h011C6A9A011BCAA1011B1AA8011A7AAF0119CAB601192ABC01187AC30117DACA;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_30=256'h01219A610120FA6801205A70011FAA77011F0A7E011E5A85011DBA8C011D1A93;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_31=256'h0126CA2801262A2F01257A360124DA3E01243A4501238A4C0122EA5301224A5A;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_32=256'h012BE9EE012B39F5012A99FC0129FA0401295A0B0128BA1201280A1A01276A21;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_33=256'h0130F9B2013059BA012FB9C1012F09C9012E69D0012DC9D7012D29DF012C89E6;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_34=256'h0135F9760135597E0134B9850134198D013379940132D99C013239A3013199AB;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_35=256'h013AF939013A59400139B94801391950013879570137D95F013739670136996E;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_36=256'h013FE8FA013F4902013EA90A013E0912013D691A013CC921013C3929013B9931;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_37=256'h0144C8BB014428C3014388CB0142E8D3014258DB0141B8E3014118EB014078F2;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_38=256'h0149987B0148F8830148688B0147C8930147289B014698A30145F8AB014558B3;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_39=256'h014E583A014DC842014D284A014C9852014BF85A014B6862014AC86B014A3873;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3A=256'h015317F7015288000151E808015158100150B81901502821014F8829014EF831;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3B=256'h0157C7B4015737BD015697C5015607CE015577D60154D7DE015447E70153B7EF;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3C=256'h015C6770015BD779015B4782015AA78A015A17930159879B0158F7A3015857AC;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3D=256'h0160F72C01606734015FD73D015F4746015EB74E015E2757015D975F015CF768;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3E=256'h016586E60164F6EF016466F70163D700016347090162B7120162271A01618723;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .INIT_RAM_3F=256'h0169F69F016966A80168D6B1016846BA0167C6C3016736CB0166A6D4016616DD;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .READ_MODE=1'b0;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .BIT_WIDTH=32;
defparam \u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s .RESET_MODE="SYNC";
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_13_s0  (
	.D(\u_dds_compiler_core/w1_cosine [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [13])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_12_s0  (
	.D(\u_dds_compiler_core/w1_cosine [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [12])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_11_s0  (
	.D(\u_dds_compiler_core/w1_cosine [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [11])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_10_s0  (
	.D(\u_dds_compiler_core/w1_cosine [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [10])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_9_s0  (
	.D(\u_dds_compiler_core/w1_cosine [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [9])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_8_s0  (
	.D(\u_dds_compiler_core/w1_cosine [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [8])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_7_s0  (
	.D(\u_dds_compiler_core/w1_cosine [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [7])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_6_s0  (
	.D(\u_dds_compiler_core/w1_cosine [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [6])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_5_s0  (
	.D(\u_dds_compiler_core/w1_cosine [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [5])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_4_s0  (
	.D(\u_dds_compiler_core/w1_cosine [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [4])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_3_s0  (
	.D(\u_dds_compiler_core/w1_cosine [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [3])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_2_s0  (
	.D(\u_dds_compiler_core/w1_cosine [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [2])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_1_s0  (
	.D(\u_dds_compiler_core/w1_cosine [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [1])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_0_s0  (
	.D(\u_dds_compiler_core/w1_cosine [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [0])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_13_s0  (
	.D(\u_dds_compiler_core/w1_sine [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [13])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_12_s0  (
	.D(\u_dds_compiler_core/w1_sine [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [12])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_11_s0  (
	.D(\u_dds_compiler_core/w1_sine [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [11])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_10_s0  (
	.D(\u_dds_compiler_core/w1_sine [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [10])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_9_s0  (
	.D(\u_dds_compiler_core/w1_sine [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [9])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_8_s0  (
	.D(\u_dds_compiler_core/w1_sine [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [8])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_7_s0  (
	.D(\u_dds_compiler_core/w1_sine [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [7])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_6_s0  (
	.D(\u_dds_compiler_core/w1_sine [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [6])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_5_s0  (
	.D(\u_dds_compiler_core/w1_sine [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [5])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0  (
	.D(\u_dds_compiler_core/w1_sine [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [4])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_3_s0  (
	.D(\u_dds_compiler_core/w1_sine [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [3])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_2_s0  (
	.D(\u_dds_compiler_core/w1_sine [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [2])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_1_s0  (
	.D(\u_dds_compiler_core/w1_sine [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [1])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_0_s0  (
	.D(\u_dds_compiler_core/w1_sine [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [0])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_sine_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_13_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [13])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_12_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [12])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_11_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [11])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_10_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [10])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_9_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [9])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_8_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [8])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_7_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [7])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_6_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [6])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_5_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [5])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_4_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [4])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_3_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [3])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_2_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [2])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_1_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [1])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_0_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_sine [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [0])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_sine_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_13_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [13])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_12_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [12])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_11_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [11])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_10_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [10])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [9])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [8])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [7])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [6])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [5])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_4_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [4])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_3_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [3])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [2])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_1_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [1])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_0_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_sine [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [0])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_sine_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_13_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [13]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [13])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [12]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [12])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_11_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [11]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [11])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_10_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [10]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [10])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_9_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [9]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [9])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_8_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [8]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [8])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [7]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [7])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [6]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [6])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_5_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [5]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [5])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_4_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [4]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [4])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_3_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [3]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [3])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [2]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [2])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [1]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [1])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_0_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_sine [0]),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [0])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_sine_0_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r1_phase_valid_s0  (
	.D(\u_dds_compiler_core/w1_data_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r1_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r1_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r2_phase_valid_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r1_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r2_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r2_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r3_phase_valid_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r2_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r3_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r3_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/r4_phase_valid_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r3_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/r4_phase_valid )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/r4_phase_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_data_valid_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/r4_phase_valid ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(data_valid_o)
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_data_valid_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_13_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n445_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[13])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_13_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_12_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n446_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[12])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_12_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_11_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n447_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[11])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_11_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_10_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n448_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[10])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_10_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_9_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n449_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[9])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_9_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_8_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n450_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[8])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_8_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_7_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n451_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[7])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_7_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_6_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n452_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[6])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_6_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_5_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n453_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[5])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_5_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_4_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n454_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[4])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_4_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_3_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n455_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[3])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_3_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_2_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n456_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[2])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_2_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_1_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n457_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[1])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_1_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/o_sine_0_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/n458_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(sine_o[0])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/o_sine_0_s0 .INIT=1'b0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n458_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [0]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n458_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n458_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n458_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n457_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [1]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [1]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n458_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n457_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n457_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n457_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n456_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [2]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [2]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n457_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n456_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n456_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n456_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n455_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [3]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [3]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n456_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n455_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n455_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n455_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n454_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [4]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n455_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n454_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n454_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n454_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n453_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [5]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n454_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n453_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n453_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n453_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n452_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [6]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n453_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n452_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n452_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n452_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n451_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [7]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n452_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n451_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n451_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n451_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n450_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [8]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n451_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n450_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n450_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n450_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n449_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [9]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n450_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n449_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n449_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n449_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n448_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [10]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n449_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n448_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n448_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n448_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n447_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [11]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n448_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n447_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n447_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n447_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n446_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [12]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n447_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n446_2 ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n446_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n446_s .ALU_MODE=0;
ALU \u_dds_compiler_core/u_dds_taylor_corr/n445_s  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/r4_sine [13]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [4]),
	.I3(GND),
	.CIN(\u_dds_compiler_core/u_dds_taylor_corr/n446_2 ),
	.COUT(\u_dds_compiler_core/u_dds_taylor_corr/n445_0_COUT ),
	.SUM(\u_dds_compiler_core/u_dds_taylor_corr/n445_1 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/n445_s .ALU_MODE=0;
MULTALU27X18 \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst  (
	.DOUT({\u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/DOUT [47:26], \u_dds_compiler_core/u_dds_taylor_corr/delta [25:0]}),
	.CASO({\u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/CASO [47:0]}),
	.SOA({\u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/SOA [26:0]}),
	.ASEL(GND),
	.PADDSUB(GND),
	.ACCSEL(GND),
	.CASISEL(GND),
	.PSEL(GND),
	.CSEL(GND),
	.A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \u_dds_compiler_core/w1_phase_out [15:2]}),
	.B({GND, GND, GND, GND, GND, GND, VCC, VCC, GND, GND, VCC, GND, GND, VCC, GND, GND, GND, VCC}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.D({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SIA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CASI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADDSUB({GND, GND}),
	.CLK({GND, clk_i}),
	.CE({GND, VCC}),
	.RESET({GND, GND})
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADDSUB0_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADDSUB0_IREG_CE ="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADDSUB0_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADDSUB1_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADDSUB1_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADDSUB1_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADDSUB0_PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADDSUB0_PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADDSUB0_PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADDSUB1_PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADDSUB1_PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADDSUB1_PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .OREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .OREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .OREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .MULT_RESET_MODE="SYNC";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .PRE_LOAD=48'h000000000000;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .AREG_CLK="CLK0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .AREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .AREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .BREG_CLK="CLK0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .BREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .BREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .DREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .DREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .DREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .PADDSUB_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .PADDSUB_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .PADDSUB_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .PSEL_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .PSEL_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .PSEL_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .DYN_P_SEL="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .P_SEL=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .DYN_A_SEL="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .A_SEL=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .DYN_C_SEL="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .C_SEL=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .DYN_CASI_SEL="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CASI_SEL=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .DYN_ACC_SEL="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ACC_SEL=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .DYN_P_ADDSUB="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .P_ADDSUB=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .C_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .C_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .C_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .C_PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .C_PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .C_PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CSEL_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CSEL_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CSEL_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CSEL_PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CSEL_PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CSEL_PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CASISEL_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CASISEL_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CASISEL_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CASISEL_PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CASISEL_PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .CASISEL_PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ACCSEL_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ACCSEL_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ACCSEL_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ACCSEL_PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ACCSEL_PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ACCSEL_PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .FB_PREG_EN="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .SOA_PREG_EN="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .DYN_ADD_SUB_0="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADD_SUB_0=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .DYN_ADD_SUB_1="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .ADD_SUB_1=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst .MULT12X12_EN="FALSE";
MULTALU27X18 \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst  (
	.DOUT({\u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/DOUT [47:40], \u_dds_compiler_core/u_dds_taylor_corr/delta_sin [39:0]}),
	.CASO({\u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/CASO [47:0]}),
	.SOA({\u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/SOA [26:0]}),
	.ASEL(GND),
	.PADDSUB(GND),
	.ACCSEL(GND),
	.CASISEL(GND),
	.PSEL(GND),
	.CSEL(GND),
	.A({GND, \u_dds_compiler_core/u_dds_taylor_corr/delta [25:0]}),
	.B({\u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [13], \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [13], \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [13], \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [13], \u_dds_compiler_core/u_dds_taylor_corr/r1_cosine [13:0]}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.D({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SIA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CASI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADDSUB({GND, GND}),
	.CLK({GND, clk_i}),
	.CE({GND, VCC}),
	.RESET({GND, GND})
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADDSUB0_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADDSUB0_IREG_CE ="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADDSUB0_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADDSUB1_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADDSUB1_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADDSUB1_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADDSUB0_PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADDSUB0_PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADDSUB0_PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADDSUB1_PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADDSUB1_PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADDSUB1_PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .OREG_CLK="CLK0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .OREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .OREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .MULT_RESET_MODE="SYNC";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .PRE_LOAD=48'h000000000000;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .AREG_CLK="CLK0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .AREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .AREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .BREG_CLK="CLK0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .BREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .BREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .DREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .DREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .DREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .PADDSUB_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .PADDSUB_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .PADDSUB_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .PSEL_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .PSEL_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .PSEL_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .DYN_P_SEL="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .P_SEL=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .DYN_A_SEL="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .A_SEL=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .DYN_C_SEL="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .C_SEL=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .DYN_CASI_SEL="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CASI_SEL=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .DYN_ACC_SEL="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ACC_SEL=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .DYN_P_ADDSUB="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .P_ADDSUB=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .C_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .C_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .C_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .C_PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .C_PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .C_PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CSEL_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CSEL_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CSEL_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CSEL_PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CSEL_PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CSEL_PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CASISEL_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CASISEL_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CASISEL_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CASISEL_PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CASISEL_PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .CASISEL_PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ACCSEL_IREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ACCSEL_IREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ACCSEL_IREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ACCSEL_PREG_CLK="BYPASS";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ACCSEL_PREG_CE="CE0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ACCSEL_PREG_RESET="RESET0";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .FB_PREG_EN="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .SOA_PREG_EN="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .DYN_ADD_SUB_0="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADD_SUB_0=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .DYN_ADD_SUB_1="FALSE";
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .ADD_SUB_1=1'b0;
defparam \u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst .MULT12X12_EN="FALSE";
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s0  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_4 ),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_5 ),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [38]),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [39]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_3 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s0 .INIT=16'hBF00;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n99_s0  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [39]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_4 ),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_5 ),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [38]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n99_3 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n99_s0 .INIT=16'hDF30;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n100_s0  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_4 ),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [36]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n100_4 ),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [37]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n100_3 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n100_s0 .INIT=16'hBF40;
LUT3 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n101_s0  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_4 ),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n100_4 ),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [36]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n101_3 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n101_s0 .INIT=8'hB4;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n102_s0  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n102_4 ),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_4 ),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [34]),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [35]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n102_3 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n102_s0 .INIT=16'hEF30;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s1  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_6 ),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_7 ),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_8 ),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_9 ),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_4 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s1 .INIT=16'h8000;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s2  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [35]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [36]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [37]),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [34]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_5 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s2 .INIT=16'h8000;
LUT3 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n100_s1  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n102_4 ),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [34]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [35]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n100_4 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n100_s1 .INIT=8'h40;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n102_s1  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [39]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [37]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [38]),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [36]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n102_4 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n102_s1 .INIT=16'h4000;
LUT3 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s3  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_10 ),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_11 ),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_12 ),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_6 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s3 .INIT=8'h80;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s4  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [7]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [10]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [12]),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [13]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_7 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s4 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s5  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [16]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [17]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [19]),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [22]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_8 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s5 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s6  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_13 ),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_14 ),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_15 ),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_16 ),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_9 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s6 .INIT=16'h8000;
LUT3 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s7  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [31]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [32]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [33]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_10 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s7 .INIT=8'h01;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s8  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [23]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [24]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [25]),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [26]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_11 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s8 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s9  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [27]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [28]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [29]),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [30]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_12 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s9 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s10  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [3]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [4]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [5]),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [6]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_13 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s10 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s11  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [0]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [1]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [2]),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [39]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_14 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s11 .INIT=16'h0100;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s12  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [8]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [9]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [11]),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [14]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_15 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s12 .INIT=16'h0001;
LUT4 \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s13  (
	.I0(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [15]),
	.I1(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [18]),
	.I2(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [20]),
	.I3(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin [21]),
	.F(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_16 )
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_s13 .INIT=16'h0001;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/dout_38_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n99_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [3])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/dout_38_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/dout_37_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n100_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [2])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/dout_37_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/dout_36_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n101_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [1])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/dout_36_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/dout_35_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n102_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [0])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/dout_35_s0 .INIT=1'b0;
DFFRE \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/dout_39_s0  (
	.D(\u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/n98_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(GND),
	.Q(\u_dds_compiler_core/u_dds_taylor_corr/delta_sin_rnd [4])
);
defparam \u_dds_compiler_core/u_dds_taylor_corr/u1_symmetric_rounding/dout_39_s0 .INIT=1'b0;
endmodule
