

================================================================
== Vitis HLS Report for 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2'
================================================================
* Date:           Fri Mar 14 16:55:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       fully_connected_fprop_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_262_2  |        ?|        ?|        20|          7|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      121|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     9|      388|      133|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      106|    -|
|Register             |        -|     -|      346|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     9|      734|      360|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_8_max_dsp_1_U2  |dmul_64ns_64ns_64_8_max_dsp_1  |        0|   8|  388|  127|    0|
    |mul_11ns_6ns_16_1_1_U3            |mul_11ns_6ns_16_1_1            |        0|   1|    0|    6|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   9|  388|  133|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln262_fu_150_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln264_1_fu_163_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln264_fu_168_p2    |         +|   0|  0|  18|          11|          11|
    |ap_condition_217       |       and|   0|  0|   2|           1|           1|
    |ap_condition_415       |       and|   0|  0|   2|           1|           1|
    |ap_condition_419       |       and|   0|  0|   2|           1|           1|
    |icmp_ln262_fu_145_p2   |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 121|          89|          60|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  43|          8|    1|          8|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load  |   9|          2|   64|        128|
    |j_fu_60                    |   9|          2|   31|         62|
    |phi_mul_fu_52              |   9|          2|   11|         22|
    |sum_fu_56                  |   9|          2|   64|        128|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 106|         22|  174|        354|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln264_reg_275                 |  11|   0|   11|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c5_conv_layer2_data_load_reg_290  |  64|   0|   64|          0|
    |icmp_ln262_reg_266                |   1|   0|    1|          0|
    |icmp_ln262_reg_266_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_fu_60                           |  31|   0|   31|          0|
    |mul_ln264_reg_285                 |  16|   0|   16|          0|
    |mul_reg_315                       |  64|   0|   64|          0|
    |output_layer2_W_load_reg_300      |  64|   0|   64|          0|
    |phi_mul_fu_52                     |  11|   0|   11|          0|
    |sum_fu_56                         |  64|   0|   64|          0|
    |trunc_ln262_reg_270               |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 346|   0|  346|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|ap_ce                          |   in|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|grp_fu_164_p_din0              |  out|   64|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|grp_fu_164_p_din1              |  out|   64|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|grp_fu_164_p_opcode            |  out|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|grp_fu_164_p_dout0             |   in|   64|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|grp_fu_164_p_ce                |  out|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|c5_conv_layer1_map_count_load  |   in|   32|     ap_none|                    c5_conv_layer1_map_count_load|        scalar|
|c5_conv_layer2_data_address0   |  out|   17|   ap_memory|                              c5_conv_layer2_data|         array|
|c5_conv_layer2_data_ce0        |  out|    1|   ap_memory|                              c5_conv_layer2_data|         array|
|c5_conv_layer2_data_q0         |   in|   64|   ap_memory|                              c5_conv_layer2_data|         array|
|empty_8                        |   in|   11|     ap_none|                                          empty_8|        scalar|
|empty                          |   in|   11|     ap_none|                                            empty|        scalar|
|output_layer2_W_address0       |  out|   16|   ap_memory|                                  output_layer2_W|         array|
|output_layer2_W_ce0            |  out|    1|   ap_memory|                                  output_layer2_W|         array|
|output_layer2_W_q0             |   in|   64|   ap_memory|                                  output_layer2_W|         array|
|sum_out                        |  out|   64|      ap_vld|                                          sum_out|       pointer|
|sum_out_ap_vld                 |  out|    1|      ap_vld|                                          sum_out|       pointer|
+-------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 7, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 23 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../source/hls.cpp:261]   --->   Operation 24 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../source/hls.cpp:262]   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_layer2_W, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer2_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty"   --->   Operation 28 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty_8"   --->   Operation 29 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%c5_conv_layer1_map_count_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c5_conv_layer1_map_count_load"   --->   Operation 30 'read' 'c5_conv_layer1_map_count_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln262 = store i31 0, i31 %j" [../source/hls.cpp:262]   --->   Operation 31 'store' 'store_ln262' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln261 = store i64 0, i64 %sum" [../source/hls.cpp:261]   --->   Operation 32 'store' 'store_ln261' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %phi_mul"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.26>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [../source/hls.cpp:262]   --->   Operation 35 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i31 %j_1" [../source/hls.cpp:262]   --->   Operation 36 'zext' 'zext_ln262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.88ns)   --->   "%icmp_ln262 = icmp_slt  i32 %zext_ln262, i32 %c5_conv_layer1_map_count_load_read" [../source/hls.cpp:262]   --->   Operation 37 'icmp' 'icmp_ln262' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.87ns)   --->   "%add_ln262 = add i31 %j_1, i31 1" [../source/hls.cpp:262]   --->   Operation 38 'add' 'add_ln262' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln262 = br i1 %icmp_ln262, void %for.inc20.loopexit.exitStub, void %for.inc.split" [../source/hls.cpp:262]   --->   Operation 39 'br' 'br_ln262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul_load = load i11 %phi_mul" [../source/hls.cpp:264]   --->   Operation 40 'load' 'phi_mul_load' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i31 %j_1" [../source/hls.cpp:262]   --->   Operation 41 'trunc' 'trunc_ln262' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.73ns)   --->   "%add_ln264_1 = add i11 %phi_mul_load, i11 %tmp_2" [../source/hls.cpp:264]   --->   Operation 42 'add' 'add_ln264_1' <Predicate = (icmp_ln262)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.73ns)   --->   "%add_ln264 = add i11 %phi_mul_load, i11 %tmp" [../source/hls.cpp:264]   --->   Operation 43 'add' 'add_ln264' <Predicate = (icmp_ln262)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln262 = store i31 %add_ln262, i31 %j" [../source/hls.cpp:262]   --->   Operation 44 'store' 'store_ln262' <Predicate = (icmp_ln262)> <Delay = 0.38>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln264 = store i11 %add_ln264_1, i11 %phi_mul" [../source/hls.cpp:264]   --->   Operation 45 'store' 'store_ln264' <Predicate = (icmp_ln262)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln262, i10 0" [../source/hls.cpp:264]   --->   Operation 46 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i17 %tmp_1" [../source/hls.cpp:264]   --->   Operation 47 'zext' 'zext_ln264' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%c5_conv_layer2_data_addr = getelementptr i64 %c5_conv_layer2_data, i64 0, i64 %zext_ln264" [../source/hls.cpp:264]   --->   Operation 48 'getelementptr' 'c5_conv_layer2_data_addr' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.98ns)   --->   "%c5_conv_layer2_data_load = load i17 %c5_conv_layer2_data_addr" [../source/hls.cpp:264]   --->   Operation 49 'load' 'c5_conv_layer2_data_load' <Predicate = (icmp_ln262)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln264_1 = zext i11 %add_ln264" [../source/hls.cpp:264]   --->   Operation 50 'zext' 'zext_ln264_1' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.86ns)   --->   "%mul_ln264 = mul i16 %zext_ln264_1, i16 25" [../source/hls.cpp:264]   --->   Operation 51 'mul' 'mul_ln264' <Predicate = (icmp_ln262)> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 52 [1/2] ( I:2.98ns O:2.98ns )   --->   "%c5_conv_layer2_data_load = load i17 %c5_conv_layer2_data_addr" [../source/hls.cpp:264]   --->   Operation 52 'load' 'c5_conv_layer2_data_load' <Predicate = (icmp_ln262)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln264_2 = zext i16 %mul_ln264" [../source/hls.cpp:264]   --->   Operation 53 'zext' 'zext_ln264_2' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%output_layer2_W_addr = getelementptr i64 %output_layer2_W, i64 0, i64 %zext_ln264_2" [../source/hls.cpp:264]   --->   Operation 54 'getelementptr' 'output_layer2_W_addr' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (2.98ns)   --->   "%output_layer2_W_load = load i16 %output_layer2_W_addr" [../source/hls.cpp:264]   --->   Operation 55 'load' 'output_layer2_W_load' <Predicate = (icmp_ln262)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48000> <RAM>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 56 [1/2] ( I:2.98ns O:2.98ns )   --->   "%output_layer2_W_load = load i16 %output_layer2_W_addr" [../source/hls.cpp:264]   --->   Operation 56 'load' 'output_layer2_W_load' <Predicate = (icmp_ln262)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48000> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln264 = bitcast i64 %c5_conv_layer2_data_load" [../source/hls.cpp:264]   --->   Operation 57 'bitcast' 'bitcast_ln264' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln264_1 = bitcast i64 %output_layer2_W_load" [../source/hls.cpp:264]   --->   Operation 58 'bitcast' 'bitcast_ln264_1' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_6 : Operation 59 [8/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 59 'dmul' 'mul' <Predicate = (icmp_ln262)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 60 [7/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 60 'dmul' 'mul' <Predicate = (icmp_ln262)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 61 [6/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 61 'dmul' 'mul' <Predicate = (icmp_ln262)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 62 [5/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 62 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 63 [4/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 63 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 64 [3/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 64 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 65 [2/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 65 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 66 [1/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1" [../source/hls.cpp:264]   --->   Operation 66 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.90>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [../source/hls.cpp:264]   --->   Operation 67 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [8/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 68 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 80 'load' 'sum_load_1' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1"   --->   Operation 81 'write' 'write_ln0' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (!icmp_ln262)> <Delay = 0.38>

State 15 <SV = 14> <Delay = 1.90>
ST_15 : Operation 69 [7/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 69 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.90>
ST_16 : Operation 70 [6/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 70 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 71 [5/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 71 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 72 [4/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 72 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 73 [3/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 73 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 74 [2/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 74 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.29>
ST_21 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln261 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../source/hls.cpp:261]   --->   Operation 75 'specpipeline' 'specpipeline_ln261' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln262 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:262]   --->   Operation 76 'specloopname' 'specloopname_ln262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 77 [1/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:264]   --->   Operation 77 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln261 = store i64 %sum_1, i64 %sum" [../source/hls.cpp:261]   --->   Operation 78 'store' 'store_ln261' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln262 = br void %for.inc" [../source/hls.cpp:262]   --->   Operation 79 'br' 'br_ln262' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ c5_conv_layer1_map_count_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer2_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_layer2_W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                            (alloca        ) [ 0110000000000000000000]
sum                                (alloca        ) [ 0111111111111111111111]
j                                  (alloca        ) [ 0110000000000000000000]
specinterface_ln0                  (specinterface ) [ 0000000000000000000000]
specinterface_ln0                  (specinterface ) [ 0000000000000000000000]
tmp                                (read          ) [ 0010000000000000000000]
tmp_2                              (read          ) [ 0010000000000000000000]
c5_conv_layer1_map_count_load_read (read          ) [ 0010000000000000000000]
store_ln262                        (store         ) [ 0000000000000000000000]
store_ln261                        (store         ) [ 0000000000000000000000]
store_ln0                          (store         ) [ 0000000000000000000000]
br_ln0                             (br            ) [ 0000000000000000000000]
j_1                                (load          ) [ 0000000000000000000000]
zext_ln262                         (zext          ) [ 0000000000000000000000]
icmp_ln262                         (icmp          ) [ 0111111111111110000000]
add_ln262                          (add           ) [ 0000000000000000000000]
br_ln262                           (br            ) [ 0000000000000000000000]
phi_mul_load                       (load          ) [ 0000000000000000000000]
trunc_ln262                        (trunc         ) [ 0001000000000000000000]
add_ln264_1                        (add           ) [ 0000000000000000000000]
add_ln264                          (add           ) [ 0001000000000000000000]
store_ln262                        (store         ) [ 0000000000000000000000]
store_ln264                        (store         ) [ 0000000000000000000000]
tmp_1                              (bitconcatenate) [ 0000000000000000000000]
zext_ln264                         (zext          ) [ 0000000000000000000000]
c5_conv_layer2_data_addr           (getelementptr ) [ 0000100000000000000000]
zext_ln264_1                       (zext          ) [ 0000000000000000000000]
mul_ln264                          (mul           ) [ 0000100000000000000000]
c5_conv_layer2_data_load           (load          ) [ 0000011000000000000000]
zext_ln264_2                       (zext          ) [ 0000000000000000000000]
output_layer2_W_addr               (getelementptr ) [ 0000010000000000000000]
output_layer2_W_load               (load          ) [ 0000001000000000000000]
bitcast_ln264                      (bitcast       ) [ 0111111111111100000000]
bitcast_ln264_1                    (bitcast       ) [ 0111111111111100000000]
mul                                (dmul          ) [ 0111111100000011111111]
sum_load                           (load          ) [ 0111111100000001111111]
specpipeline_ln261                 (specpipeline  ) [ 0000000000000000000000]
specloopname_ln262                 (specloopname  ) [ 0000000000000000000000]
sum_1                              (dadd          ) [ 0000000000000000000000]
store_ln261                        (store         ) [ 0000000000000000000000]
br_ln262                           (br            ) [ 0000000000000000000000]
sum_load_1                         (load          ) [ 0000000000000000000000]
write_ln0                          (write         ) [ 0000000000000000000000]
ret_ln0                            (ret           ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c5_conv_layer1_map_count_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer1_map_count_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c5_conv_layer2_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer2_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_layer2_W">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer2_W"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i7.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="phi_mul_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sum_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="0" index="1" bw="11" slack="0"/>
<pin id="67" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="0"/>
<pin id="73" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="c5_conv_layer1_map_count_load_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c5_conv_layer1_map_count_load_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="0" index="2" bw="64" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/14 "/>
</bind>
</comp>

<comp id="89" class="1004" name="c5_conv_layer2_data_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="17" slack="0"/>
<pin id="93" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_conv_layer2_data_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="17" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c5_conv_layer2_data_load/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="output_layer2_W_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_layer2_W_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_layer2_W_load/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="1"/>
<pin id="118" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_1/14 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln262_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="31" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln262/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln261_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="11" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="j_1_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="1"/>
<pin id="140" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln262_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="31" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln262_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln262/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln262_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln262/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="phi_mul_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="1"/>
<pin id="158" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln262_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="0"/>
<pin id="161" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln262/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln264_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="11" slack="1"/>
<pin id="166" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln264_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln264_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="11" slack="1"/>
<pin id="171" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln264/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln262_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="0" index="1" bw="31" slack="1"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln262/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln264_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="0" index="1" bw="11" slack="1"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln264/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="17" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="1"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln264_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="17" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln264/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln264_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="1"/>
<pin id="197" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln264_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mul_ln264_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln264/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln264_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln264_2/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="bitcast_ln264_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="2"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln264/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="bitcast_ln264_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln264_1/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sum_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="13"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/14 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln261_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="20"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/21 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sum_load_1_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="13"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/14 "/>
</bind>
</comp>

<comp id="229" class="1005" name="phi_mul_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="236" class="1005" name="sum_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="244" class="1005" name="j_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="0"/>
<pin id="246" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="1"/>
<pin id="253" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="1"/>
<pin id="258" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="c5_conv_layer1_map_count_load_read_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer1_map_count_load_read "/>
</bind>
</comp>

<comp id="266" class="1005" name="icmp_ln262_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln262 "/>
</bind>
</comp>

<comp id="270" class="1005" name="trunc_ln262_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="1"/>
<pin id="272" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln262 "/>
</bind>
</comp>

<comp id="275" class="1005" name="add_ln264_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="1"/>
<pin id="277" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln264 "/>
</bind>
</comp>

<comp id="280" class="1005" name="c5_conv_layer2_data_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="17" slack="1"/>
<pin id="282" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer2_data_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="mul_ln264_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="1"/>
<pin id="287" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln264 "/>
</bind>
</comp>

<comp id="290" class="1005" name="c5_conv_layer2_data_load_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="2"/>
<pin id="292" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="c5_conv_layer2_data_load "/>
</bind>
</comp>

<comp id="295" class="1005" name="output_layer2_W_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="1"/>
<pin id="297" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_layer2_W_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="output_layer2_W_load_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_layer2_W_load "/>
</bind>
</comp>

<comp id="305" class="1005" name="bitcast_ln264_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln264 "/>
</bind>
</comp>

<comp id="310" class="1005" name="bitcast_ln264_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln264_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="mul_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="320" class="1005" name="sum_load_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="50" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="138" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="138" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="156" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="156" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="150" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="163" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="224"><net_src comp="115" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="232"><net_src comp="52" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="239"><net_src comp="56" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="247"><net_src comp="60" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="254"><net_src comp="64" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="259"><net_src comp="70" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="264"><net_src comp="76" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="269"><net_src comp="145" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="159" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="278"><net_src comp="168" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="283"><net_src comp="89" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="288"><net_src comp="198" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="293"><net_src comp="96" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="298"><net_src comp="102" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="303"><net_src comp="109" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="308"><net_src comp="208" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="313"><net_src comp="212" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="318"><net_src comp="119" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="323"><net_src comp="216" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c5_conv_layer2_data | {}
	Port: output_layer2_W | {}
	Port: sum_out | {14 }
 - Input state : 
	Port: fully_connected_fprop_Pipeline_VITIS_LOOP_262_2 : c5_conv_layer1_map_count_load | {1 }
	Port: fully_connected_fprop_Pipeline_VITIS_LOOP_262_2 : c5_conv_layer2_data | {3 4 }
	Port: fully_connected_fprop_Pipeline_VITIS_LOOP_262_2 : empty_8 | {1 }
	Port: fully_connected_fprop_Pipeline_VITIS_LOOP_262_2 : empty | {1 }
	Port: fully_connected_fprop_Pipeline_VITIS_LOOP_262_2 : output_layer2_W | {4 5 }
  - Chain level:
	State 1
		store_ln262 : 1
		store_ln261 : 1
		store_ln0 : 1
	State 2
		zext_ln262 : 1
		icmp_ln262 : 2
		add_ln262 : 1
		br_ln262 : 3
		trunc_ln262 : 1
		add_ln264_1 : 1
		add_ln264 : 1
		store_ln262 : 2
		store_ln264 : 2
	State 3
		zext_ln264 : 1
		c5_conv_layer2_data_addr : 2
		c5_conv_layer2_data_load : 3
		mul_ln264 : 1
	State 4
		output_layer2_W_addr : 1
		output_layer2_W_load : 2
	State 5
	State 6
		mul : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		sum_1 : 1
		write_ln0 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln261 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|   dadd   |                   grp_fu_115                  |    3    |   685   |   635   |
|----------|-----------------------------------------------|---------|---------|---------|
|   dmul   |                   grp_fu_119                  |    8    |   388   |   127   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                add_ln262_fu_150               |    0    |    0    |    38   |
|    add   |               add_ln264_1_fu_163              |    0    |    0    |    18   |
|          |                add_ln264_fu_168               |    0    |    0    |    18   |
|----------|-----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln262_fu_145               |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|
|    mul   |                mul_ln264_fu_198               |    1    |    0    |    6    |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                 tmp_read_fu_64                |    0    |    0    |    0    |
|   read   |                tmp_2_read_fu_70               |    0    |    0    |    0    |
|          | c5_conv_layer1_map_count_load_read_read_fu_76 |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   write  |             write_ln0_write_fu_82             |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|          |               zext_ln262_fu_141               |    0    |    0    |    0    |
|   zext   |               zext_ln264_fu_190               |    0    |    0    |    0    |
|          |              zext_ln264_1_fu_195              |    0    |    0    |    0    |
|          |              zext_ln264_2_fu_204              |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   trunc  |               trunc_ln262_fu_159              |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|bitconcatenate|                  tmp_1_fu_183                 |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               |    12   |   1073  |   881   |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|             add_ln264_reg_275            |   11   |
|          bitcast_ln264_1_reg_310         |   64   |
|           bitcast_ln264_reg_305          |   64   |
|c5_conv_layer1_map_count_load_read_reg_261|   32   |
|     c5_conv_layer2_data_addr_reg_280     |   17   |
|     c5_conv_layer2_data_load_reg_290     |   64   |
|            icmp_ln262_reg_266            |    1   |
|                 j_reg_244                |   31   |
|             mul_ln264_reg_285            |   16   |
|                mul_reg_315               |   64   |
|       output_layer2_W_addr_reg_295       |   16   |
|       output_layer2_W_load_reg_300       |   64   |
|              phi_mul_reg_229             |   11   |
|             sum_load_reg_320             |   64   |
|                sum_reg_236               |   64   |
|               tmp_2_reg_256              |   11   |
|                tmp_reg_251               |   11   |
|            trunc_ln262_reg_270           |    7   |
+------------------------------------------+--------+
|                   Total                  |   612  |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_96 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
| grp_access_fu_109 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_115    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_119    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_119    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   450  ||  1.935  ||    0    ||    45   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |  1073  |   881  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   45   |
|  Register |    -   |    -   |   612  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    1   |  1685  |   926  |
+-----------+--------+--------+--------+--------+
