// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1475\sampleModel1475_5_sub\DotProduct_block.v
// Created: 2024-07-01 02:01:12
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: DotProduct_block
// Source Path: sampleModel1475_5_sub/Subsystem/Mysubsystem_28/DotProduct
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module DotProduct_block
          (in1,
           in2,
           out1);


  input   [15:0] in1;  // uint16
  input   [15:0] in2;  // uint16
  output  [31:0] out1;  // uint32




  assign out1 = in1 * in2;



endmodule  // DotProduct_block

