/*
 * Copyright 2019 Reach Technology.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/pwm/pwm.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
	};
    
	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};   
    
	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB666";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1>;
		backlight-enable-gpio = <&gpio2 0 0>;
		backlight-delay = <200>;
		status = "disabled";
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		mipi_camera = <1>;
		default_input = <1>;
		status = "disabled";
	};


	memory {
		reg = <0x10000000 0xF0000000>;
	};
    
	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_2p5v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usbotg_vbus: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "usbotg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usbotg_vbus>;
			gpio = <&gpio4 15 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_usbh1_vbus: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "usbh1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usbh1_vbus>;
			gpio = <&gpio3 31 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};
	};

	sound {
		compatible = "fsl,imx6-rd6-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "imx6-rd6-sgtl5000";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};

	sound-spdif {
		compatible = "fsl,imx-audio-spdif";
		model = "imx-spdif";
		spdif-controller = <&spdif>;
		spdif-out;
	};

	backlight_lcd: backlight_lcd {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 5000000 0>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		power-supply = <&reg_3p3v>;
		status = "okay";
	};

	speaker {
		compatible = "fsl,rd6-speaker";
		amp-en-gpio = <&gpio5 31 GPIO_ACTIVE_HIGH>;
		hp-detect-gpio = <&gpio4 11 GPIO_ACTIVE_HIGH>;
		audio-codec = <&codec>;
		status = "okay";
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
    
	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks IMX6QDL_CLK_CKO>;
		VDDA-supply = <&reg_2p5v>;
		VDDIO-supply = <&reg_3p3v>;
	};

	focaltech_ts: focaltech_ts@38 {
		compatible = "focaltech,fts";
		reg = <0x38>;
		interrupt-parent = <&gpio4>;
		interrupts = <5 0>;
		focaltech,panel-type = <FT5426>;
		focaltech,reset-gpio = <&gpio7 8 0>;
		focaltech,irq-gpio = <&gpio4 5 0x0>;
		focaltech,display-coords =  <0 0 1280 800>;
		status = "disabled";
	};

	gpio: gpio@3e {
		compatible = "nxp,pca9534";
		reg = <0x3e>;
		interrupt-parent = <&gpio6>;
		interrupts = <11 IRQ_TYPE_EDGE_FALLING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-controller;
		#gpio-cells = <2>;
		gpio-line-names =
			"J22-GP0", "J22-GP1", "J22-GP2", "J22-GP3", "J22-GP4", "J22-GP5", "J22-GP6", "J22-GP7";
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	ov5647_mipi: ov5647_mipi@36 {
		compatible = "ovti,ov5647_mipi";
		reg = <0x36>;
		clocks = <&clks 0>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_3p3v>;
		AVDD-supply = <&reg_3p3v>;
		DVDD-supply = <&reg_3p3v>;
		ipu_id = <0>;
		csi_id = <1>;
		mclk = <25000000>;
		mclk_source = <0>;
		extended-buffer;
		status = "disabled";
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};

&i2c4 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";

	rtc: pcf8523@68 {
		compatible = "nxp,pcf8523";
		reg = <0x68>;
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-rd6 {
        pinctrl_hog: hoggrp {
		fsl,pins = <
			/* SGTL5000 sys_mclk */
			MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x030b0
			/* DISPLAY_EN */
			MX6QDL_PAD_NANDF_D3__GPIO2_IO03		0x130B0
			/* BACKLIGHT_EN */
			MX6QDL_PAD_NANDF_D0__GPIO2_IO00		0x130B0
			/* Focaltech interrupt */
			MX6QDL_PAD_GPIO_19__GPIO4_IO05		0x80000000
			/* Focaltech reset */
			MX6QDL_PAD_SD3_RST__GPIO7_IO08		0x80000000
			/* Speaker amp enable */
			MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31	0x80000000
			/* headphone detect */
			MX6QDL_PAD_KEY_ROW2__GPIO4_IO11		0x80000000
			/* GPIO at J21-3 */
			MX6QDL_PAD_NANDF_CS2__GPIO6_IO15	0x1b0b0
			/* GPIO at J21-4 */
			MX6QDL_PAD_NANDF_D2__GPIO2_IO02		0x1b0b0
			/* led0 */
			MX6QDL_PAD_NANDF_D1__GPIO2_IO01		0x1b0b0
			/* led1 */
			MX6QDL_PAD_SD1_DAT0__GPIO1_IO16		0x1b0b0
			/* gpio expander interrupt */
			MX6QDL_PAD_NANDF_CS0__GPIO6_IO11	0x1f0b0
			>;
		};

	pinctrl_audmux: audmuxgrp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
			MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
			MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
			MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
			>;
		};

	pinctrl_enet: enetgrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
			MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
			MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
			MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
			MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
			MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
			MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
			MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
			MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
			MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
			MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
			MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
			MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
			MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
			MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
			MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN     0x1b0b0
			>;
		};

        pinctrl_ecspi1: escpi1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D24__GPIO3_IO24 0x80000000
			MX6QDL_PAD_EIM_D25__GPIO3_IO25 0x80000000
			MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
			MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
			MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
			>;
	    };

	pinctrl_flexcan1: flexcan1grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_7__FLEXCAN1_TX		0x1b0b0
			MX6QDL_PAD_GPIO_8__FLEXCAN1_RX		0x1b0b0
		>;
	};

        pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT8__I2C1_SDA      0x4001b8b1
			MX6QDL_PAD_CSI0_DAT9__I2C1_SCL      0x4001b8b1
			>;
		};

        pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_ROW3__I2C2_SDA      0x4001b8b1
			MX6QDL_PAD_KEY_COL3__I2C2_SCL      0x4001b8b1
			>;
		};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_5__I2C3_SCL         0x4001b8b1
			MX6QDL_PAD_GPIO_6__I2C3_SDA        0x4001b8b1
			>;
		};
        
	pinctrl_i2c4: i2c4grp {
		fsl,pins = <
			MX6QDL_PAD_NANDF_WP_B__I2C4_SCL     0x4001b8b1
			MX6QDL_PAD_NANDF_CS3__I2C4_SDA      0x4001b8b1
			>;
		};

        pinctrl_ipu1: ipu1grp {
		fsl,pins = <
			MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
			MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
			MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
			MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
			//MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
			MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
			MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
			MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
			MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
			MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
			MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
			MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
			MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
			MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
			MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
			MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
			MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
			MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
			MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
			MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
			MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
			MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
			MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
			>;
	    };
        
        pinctrl_pwm4: pwm4grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
			>;
		};

	pinctrl_spdif: spdifgrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_RXD0__SPDIF_OUT		0x1b0b0
			>;
		};

        pinctrl_tsc2046_pendown: tsc2046_pendown {
		fsl,pins = <
			/* PEN IRQ TSC2056 */
			MX6QDL_PAD_GPIO_9__GPIO1_IO09      0x1f0B0
			>;
		};
		
        pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
			MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
			>;
		};
        
        pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D26__UART2_TX_DATA   0x1b0b1
			MX6QDL_PAD_EIM_D27__UART2_RX_DATA   0x1b0b1
			MX6QDL_PAD_EIM_D28__UART2_CTS_B     0x1b0b1
			MX6QDL_PAD_EIM_D29__UART2_RTS_B     0x1b0b1
			>;
		};
        
        pinctrl_uart4: uart4grp {
		fsl,pins = <
                	MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA 0x1b0b1
                	MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02  0x4001b0b1
                	MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
			>;
		};
        
        pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA 0x1b0b1
			MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA 0x1b0b1
			MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05    0x4001b0b1
			>;
		};

        pinctrl_usbh1_vbus: usbh1_vbusgrp {
		fsl,pins = <
			/* USB Power Enable */
			MX6QDL_PAD_EIM_D31__GPIO3_IO31		0x1b0b0
			>;
	    };

	pinctrl_usbotg: usbotggrp {
		fsl,pins = <
	                /* OTG ID Pin */
	                MX6QDL_PAD_GPIO_1__GPIO1_IO01       0x80000000
			>;
		};

        pinctrl_usbotg_vbus: usbotg_vbusgrp {
		fsl,pins = <
	                /* OTG Power Enable */
	                MX6QDL_PAD_KEY_ROW4__GPIO4_IO15     0x1b0b0
			>;
		};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
			MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
			MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
			MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
			MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
			MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
		fsl,pins = <
			MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
			MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
			MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
			MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
			MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
			MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
			MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
			MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
			MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
			MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
			>;
		};

	};
};

&ecspi1 {
	fsl,spi-num-chipselects = <4>;
	cs-gpios = <0>, <0>, <&gpio3 24 0>, <&gpio3 25 0> ;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	tsc2046: touch@3 {
		compatible = "ti,tsc2046";
		reg = <3>;	/* CS3 */
		spi-max-frequency = <1000000>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_tsc2046_pendown>;
		interrupt-parent = <&gpio1>;
		interrupts = <9 0>;
		pendown-gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
		vcc-supply = <&reg_3p3v>;

		ti,settle-delay-usec = /bits/ 16 <100>; 
		ti,vref-delay-usecs = /bits/ 16 <450>;
		ti,keep-vref-on = /bits/ 16 <1>;
		ti,x-plate-ohms = /bits/ 16 <450>;
		ti,y-plate-ohms = /bits/ 16 <250>;
		ti,pressure-max = /bits/ 16 <255>;
		ti,debounce-rep = /bits/ 16 <4>;
		ti,debounce-tol = /bits/ 16 <10>;
		ti,debounce-max = /bits/ 16 <10>;

		wakeup-source;
	status = "disabled";
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 25 0>;
	fsl,magic-packet;
	status = "okay";
};

&ldb {
	backlight-enable-gpio = <&gpio2 0 0>;
	backlight-delay = <10>;
	status = "disabled";

	lvds-channel@0 {
		primary;
		crtc = "ipu1-di0";
		status = "disabled";
		};
};

&pcie {
	status = "disabled";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	#pwm-cells = <3>;
  	status = "okay";
};

&spdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spdif>;
	status = "okay";
};

&ssi1 {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	uart-has-rtscts;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	rts-gpios = <&gpio6 5 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usbh1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usbotg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	dr_mode = "host";
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	cd-gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	status = "okay";
};

&mipi_csi {
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;
	lanes = <2>;
	mipi_dphy_clk = <0x28>;
	status = "okay";
};
