//Verilog generated by VPR  from post-place-and-route implementation
module fabric_o_ddr_primitive_inst (
    input \$iopadmap$data_input[0] ,
    input \$iopadmap$data_input[1] ,
    input \$auto$rs_design_edit.cc:317:add_wire_btw_prims$467 ,
    input \$auto$rs_design_edit.cc:317:add_wire_btw_prims$466 ,
    input \$auto$clkbufmap.cc:298:execute$451 ,
    output \out[0] ,
    output \out[1] ,
    output \$auto$rs_design_edit.cc:572:execute$465 ,
    output \$auto$rs_design_edit.cc:572:execute$464 ,
    output \$auto$rs_design_edit.cc:317:add_wire_btw_prims$468 ,
    output \$auto$rs_design_edit.cc:572:execute$462 ,
    output \$auto$rs_design_edit.cc:572:execute$461 ,
    output \$auto$rs_design_edit.cc:572:execute$463 ,
    output \$auto$rs_design_edit.cc:317:add_wire_btw_prims$469 
);

    //Wires
    wire \$iopadmap$data_input[0]_output_0_0 ;
    wire \$iopadmap$data_input[1]_output_0_0 ;
    wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$467_output_0_0 ;
    wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$466_output_0_0 ;
    wire \$auto$clkbufmap.cc:298:execute$451_output_0_0 ;
    wire \dffre_out[0]_output_0_0 ;
    wire \dffre_out[1]_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:572:execute$465_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:572:execute$464_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$468_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:572:execute$462_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:572:execute$461_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:572:execute$463_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$469_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$198$li0_li0_output_0_0 ;
    wire \lut_$abc$198$li1_li1_output_0_0 ;
    wire \lut_$abc$198$li0_li0_input_0_2 ;
    wire \lut_$abc$198$li1_li1_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$469_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$468_input_0_1 ;
    wire \dffre_out[1]_clock_0_0 ;
    wire \dffre_out[0]_clock_0_0 ;
    wire \out[0]_input_0_0 ;
    wire \out[1]_input_0_0 ;
    wire \$auto$rs_design_edit.cc:572:execute$465_input_0_0 ;
    wire \$auto$rs_design_edit.cc:572:execute$464_input_0_0 ;
    wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$468_input_0_0 ;
    wire \$auto$rs_design_edit.cc:572:execute$462_input_0_0 ;
    wire \$auto$rs_design_edit.cc:572:execute$461_input_0_0 ;
    wire \$auto$rs_design_edit.cc:572:execute$463_input_0_0 ;
    wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$469_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:572:execute$463_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:572:execute$462_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:572:execute$461_input_0_0 ;
    wire \dffre_out[1]_input_1_0 ;
    wire \dffre_out[1]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:572:execute$464_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:572:execute$465_input_0_0 ;
    wire \dffre_out[0]_input_1_0 ;
    wire \dffre_out[0]_input_2_0 ;
    wire \dffre_out[0]_input_0_0 ;
    wire \dffre_out[1]_input_0_0 ;

    //IO assignments
    assign \out[0]  = \out[0]_input_0_0 ;
    assign \out[1]  = \out[1]_input_0_0 ;
    assign \$auto$rs_design_edit.cc:572:execute$465  = \$auto$rs_design_edit.cc:572:execute$465_input_0_0 ;
    assign \$auto$rs_design_edit.cc:572:execute$464  = \$auto$rs_design_edit.cc:572:execute$464_input_0_0 ;
    assign \$auto$rs_design_edit.cc:317:add_wire_btw_prims$468  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$468_input_0_0 ;
    assign \$auto$rs_design_edit.cc:572:execute$462  = \$auto$rs_design_edit.cc:572:execute$462_input_0_0 ;
    assign \$auto$rs_design_edit.cc:572:execute$461  = \$auto$rs_design_edit.cc:572:execute$461_input_0_0 ;
    assign \$auto$rs_design_edit.cc:572:execute$463  = \$auto$rs_design_edit.cc:572:execute$463_input_0_0 ;
    assign \$auto$rs_design_edit.cc:317:add_wire_btw_prims$469  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$469_input_0_0 ;
    assign \$iopadmap$data_input[0]_output_0_0  = \$iopadmap$data_input[0] ;
    assign \$iopadmap$data_input[1]_output_0_0  = \$iopadmap$data_input[1] ;
    assign \$auto$rs_design_edit.cc:317:add_wire_btw_prims$467_output_0_0  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$467 ;
    assign \$auto$rs_design_edit.cc:317:add_wire_btw_prims$466_output_0_0  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$466 ;
    assign \$auto$clkbufmap.cc:298:execute$451_output_0_0  = \$auto$clkbufmap.cc:298:execute$451 ;

    //Interconnect
    fpga_interconnect \routing_segment_$iopadmap$data_input[0]_output_0_0_to_lut_$abc$198$li0_li0_input_0_2  (
        .datain(\$iopadmap$data_input[0]_output_0_0 ),
        .dataout(\lut_$abc$198$li0_li0_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$data_input[1]_output_0_0_to_lut_$abc$198$li1_li1_input_0_1  (
        .datain(\$iopadmap$data_input[1]_output_0_0 ),
        .dataout(\lut_$abc$198$li1_li1_input_0_1 )
    );

    fpga_interconnect \routing_segment_$auto$rs_design_edit.cc:317:add_wire_btw_prims$467_output_0_0_to_lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$469_input_0_0  (
        .datain(\$auto$rs_design_edit.cc:317:add_wire_btw_prims$467_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$469_input_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$rs_design_edit.cc:317:add_wire_btw_prims$466_output_0_0_to_lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$468_input_0_1  (
        .datain(\$auto$rs_design_edit.cc:317:add_wire_btw_prims$466_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$468_input_0_1 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$451_output_0_0_to_dffre_out[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$451_output_0_0 ),
        .dataout(\dffre_out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$451_output_0_0_to_dffre_out[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$451_output_0_0 ),
        .dataout(\dffre_out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_out[0]_output_0_0_to_out[0]_input_0_0  (
        .datain(\dffre_out[0]_output_0_0 ),
        .dataout(\out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_out[1]_output_0_0_to_out[1]_input_0_0  (
        .datain(\dffre_out[1]_output_0_0 ),
        .dataout(\out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:572:execute$465_output_0_0_to_$auto$rs_design_edit.cc:572:execute$465_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:572:execute$465_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:572:execute$465_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:572:execute$464_output_0_0_to_$auto$rs_design_edit.cc:572:execute$464_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:572:execute$464_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:572:execute$464_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$468_output_0_0_to_$auto$rs_design_edit.cc:317:add_wire_btw_prims$468_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$468_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:317:add_wire_btw_prims$468_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:572:execute$462_output_0_0_to_$auto$rs_design_edit.cc:572:execute$462_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:572:execute$462_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:572:execute$462_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:572:execute$461_output_0_0_to_$auto$rs_design_edit.cc:572:execute$461_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:572:execute$461_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:572:execute$461_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:572:execute$463_output_0_0_to_$auto$rs_design_edit.cc:572:execute$463_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:572:execute$463_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:572:execute$463_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$469_output_0_0_to_$auto$rs_design_edit.cc:317:add_wire_btw_prims$469_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$469_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:317:add_wire_btw_prims$469_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:572:execute$463_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:572:execute$463_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:572:execute$462_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:572:execute$462_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:572:execute$461_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:572:execute$461_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_out[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_out[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_out[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:572:execute$464_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:572:execute$464_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:572:execute$465_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:572:execute$465_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_out[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_out[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$198$li0_li0_output_0_0_to_dffre_out[0]_input_0_0  (
        .datain(\lut_$abc$198$li0_li0_output_0_0 ),
        .dataout(\dffre_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$198$li1_li1_output_0_0_to_dffre_out[1]_input_0_0  (
        .datain(\lut_$abc$198$li1_li1_output_0_0 ),
        .dataout(\dffre_out[1]_input_0_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:572:execute$463  (
        .in({
            \lut_$auto$rs_design_edit.cc:572:execute$463_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:572:execute$463_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:572:execute$462  (
        .in({
            \lut_$auto$rs_design_edit.cc:572:execute$462_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:572:execute$462_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:572:execute$461  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:572:execute$461_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:572:execute$461_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut_$abc$198$li1_li1  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$198$li1_li1_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$198$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_out[1]  (
        .C(\dffre_out[1]_clock_0_0 ),
        .D(\dffre_out[1]_input_0_0 ),
        .E(\dffre_out[1]_input_2_0 ),
        .R(\dffre_out[1]_input_1_0 ),
        .Q(\dffre_out[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$469  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$469_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$469_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$468  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$468_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:317:add_wire_btw_prims$468_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:572:execute$464  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:572:execute$464_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:572:execute$464_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:572:execute$465  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:572:execute$465_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:572:execute$465_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut_$abc$198$li0_li0  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$198$li0_li0_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$198$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_out[0]  (
        .C(\dffre_out[0]_clock_0_0 ),
        .D(\dffre_out[0]_input_0_0 ),
        .E(\dffre_out[0]_input_2_0 ),
        .R(\dffre_out[0]_input_1_0 ),
        .Q(\dffre_out[0]_output_0_0 )
    );


endmodule
