{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701521916070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701521916080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 14:58:35 2023 " "Processing started: Sat Dec 02 14:58:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701521916080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521916080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RXTX -c RXTX " "Command: quartus_map --read_settings_files=on --write_settings_files=off RXTX -c RXTX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521916080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701521916351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701521916351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX-behave " "Found design unit 1: TX-behave" {  } { { "tx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/tx.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924613 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "tx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ayelet_rX-behave " "Found design unit 1: ayelet_rX-behave" {  } { { "rx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/rx.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924614 ""} { "Info" "ISGN_ENTITY_NAME" "1 ayelet_rX " "Found entity 1: ayelet_rX" {  } { { "rx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_rX-behave " "Found design unit 1: my_rX-behave" {  } { { "my_rx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/my_rx.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924615 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_rX " "Found entity 1: my_rX" {  } { { "my_rx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/my_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf-behave " "Found design unit 1: lpf-behave" {  } { { "lpf.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/lpf.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924616 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "lpf.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/lpf.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half8-behave " "Found design unit 1: half8-behave" {  } { { "half8.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/half8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924617 ""} { "Info" "ISGN_ENTITY_NAME" "1 half8 " "Found entity 1: half8" {  } { { "half8.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/half8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_mux-behave " "Found design unit 1: disp_mux-behave" {  } { { "disp_mux.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/disp_mux.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924617 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_mux " "Found entity 1: disp_mux" {  } { { "disp_mux.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/disp_mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-b " "Found design unit 1: clkdiv-b" {  } { { "clkdiv.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/clkdiv.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924618 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/clkdiv.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boud.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boud.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boud-behave " "Found design unit 1: boud-behave" {  } { { "boud.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/boud.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924619 ""} { "Info" "ISGN_ENTITY_NAME" "1 boud " "Found entity 1: boud" {  } { { "boud.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/boud.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dex-behave " "Found design unit 1: bin2dex-behave" {  } { { "bin2dex.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/bin2dex.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924620 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dex " "Found entity 1: bin2dex" {  } { { "bin2dex.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/bin2dex.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_hex_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_hex_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_hex_display-behave " "Found design unit 1: bin_hex_display-behave" {  } { { "bin_hex_display.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/bin_hex_display.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924621 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_hex_display " "Found entity 1: bin_hex_display" {  } { { "bin_hex_display.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/bin_hex_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxtx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rxtx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rxtx " "Found entity 1: rxtx" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-behave " "Found design unit 1: bin2hex-behave" {  } { { "bin2hex.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/bin2hex.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924624 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/bin2hex.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_x-behave " "Found design unit 1: counter_x-behave" {  } { { "counter_x.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/counter_x.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924625 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_x " "Found entity 1: counter_x" {  } { { "counter_x.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/counter_x.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_controller-behave " "Found design unit 1: data_controller-behave" {  } { { "data_controller.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/data_controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924626 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_controller " "Found entity 1: data_controller" {  } { { "data_controller.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/data_controller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_motor-b " "Found design unit 1: pwm_motor-b" {  } { { "pwm_motor.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/pwm_motor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924627 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_motor " "Found entity 1: pwm_motor" {  } { { "pwm_motor.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/pwm_motor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_motors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_motors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_motors-behave " "Found design unit 1: pwm_motors-behave" {  } { { "pwm_motors.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/pwm_motors.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924628 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_motors " "Found entity 1: pwm_motors" {  } { { "pwm_motors.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/pwm_motors.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_degree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_degree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_degree-b " "Found design unit 1: servo_degree-b" {  } { { "servo_degree.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/servo_degree.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924628 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo_degree " "Found entity 1: servo_degree" {  } { { "servo_degree.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/servo_degree.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triger_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triger_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triger_ctrl-behave " "Found design unit 1: triger_ctrl-behave" {  } { { "triger_ctrl.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/triger_ctrl.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924629 ""} { "Info" "ISGN_ENTITY_NAME" "1 triger_ctrl " "Found entity 1: triger_ctrl" {  } { { "triger_ctrl.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/triger_ctrl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dis_meter_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dis_meter_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dis_meter_sm-behave " "Found design unit 1: dis_meter_sm-behave" {  } { { "dis_meter_sm.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/dis_meter_sm.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924630 ""} { "Info" "ISGN_ENTITY_NAME" "1 dis_meter_sm " "Found entity 1: dis_meter_sm" {  } { { "dis_meter_sm.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/dis_meter_sm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_58msec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div_58msec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_58msec-b " "Found design unit 1: clk_div_58msec-b" {  } { { "clk_div_58msec.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/clk_div_58msec.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924631 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_58msec " "Found entity 1: clk_div_58msec" {  } { { "clk_div_58msec.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/clk_div_58msec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swith_srf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file swith_srf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_SRF-behave " "Found design unit 1: switch_SRF-behave" {  } { { "swith_SRF.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/swith_SRF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924631 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_SRF " "Found entity 1: switch_SRF" {  } { { "swith_SRF.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/swith_SRF.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piazo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piazo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piazo-behave " "Found design unit 1: piazo-behave" {  } { { "piazo.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/piazo.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924632 ""} { "Info" "ISGN_ENTITY_NAME" "1 piazo " "Found entity 1: piazo" {  } { { "piazo.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/piazo.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pll-SYN " "Found design unit 1: my_pll-SYN" {  } { { "my_pll.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/my_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924633 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "my_pll.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/my_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu6050_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mpu6050_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mpu6050_ctrl-SOLUCION " "Found design unit 1: mpu6050_ctrl-SOLUCION" {  } { { "mpu6050_ctrl.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/mpu6050_ctrl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924635 ""} { "Info" "ISGN_ENTITY_NAME" "1 mpu6050_ctrl " "Found entity 1: mpu6050_ctrl" {  } { { "mpu6050_ctrl.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/mpu6050_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider12mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider12mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider12MHz-Behavioral " "Found design unit 1: divider12MHz-Behavioral" {  } { { "divider12MHz.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/divider12MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924636 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider12MHz " "Found entity 1: divider12MHz" {  } { { "divider12MHz.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/divider12MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 padding-behave " "Found design unit 1: padding-behave" {  } { { "padding.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/padding.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924637 ""} { "Info" "ISGN_ENTITY_NAME" "1 padding " "Found entity 1: padding" {  } { { "padding.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/padding.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux_dis_tav.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mux_dis_tav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dis_tav-behave " "Found design unit 1: mux_dis_tav-behave" {  } { { "output_files/mux_dis_tav.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/output_files/mux_dis_tav.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924638 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dis_tav " "Found entity 1: mux_dis_tav" {  } { { "output_files/mux_dis_tav.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/output_files/mux_dis_tav.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521924638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rxtx " "Elaborating entity \"rxtx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701521924681 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "data_in " "Pin \"data_in\" not connected" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1701521924692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:inst6 " "Elaborating entity \"TX\" for hierarchy \"TX:inst6\"" {  } { { "rxtx.bdf" "inst6" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 240 712 904 352 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boud boud:inst " "Elaborating entity \"boud\" for hierarchy \"boud:inst\"" {  } { { "rxtx.bdf" "inst" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 80 272 408 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst9 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst9\"" {  } { { "rxtx.bdf" "inst9" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 240 224 344 320 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dis_tav mux_dis_tav:inst22 " "Elaborating entity \"mux_dis_tav\" for hierarchy \"mux_dis_tav:inst22\"" {  } { { "rxtx.bdf" "inst22" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 528 640 800 640 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hc-sr04.bdf 1 1 " "Using design file hc-sr04.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HC-SR04 " "Found entity 1: HC-SR04" {  } { { "hc-sr04.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/hc-sr04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701521924738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HC-SR04 HC-SR04:inst1 " "Elaborating entity \"HC-SR04\" for hierarchy \"HC-SR04:inst1\"" {  } { { "rxtx.bdf" "inst1" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 480 248 448 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "trigger.vhd 2 1 " "Using design file trigger.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-behave " "Found design unit 1: trigger-behave" {  } { { "trigger.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/trigger.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924738 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/trigger.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701521924738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger HC-SR04:inst1\|trigger:inst2 " "Elaborating entity \"trigger\" for hierarchy \"HC-SR04:inst1\|trigger:inst2\"" {  } { { "hc-sr04.bdf" "inst2" { Schematic "C:/LIHI/ALTERA/new HC-SR04/hc-sr04.bdf" { { 72 312 432 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dis_meter_sm HC-SR04:inst1\|dis_meter_sm:inst1 " "Elaborating entity \"dis_meter_sm\" for hierarchy \"HC-SR04:inst1\|dis_meter_sm:inst1\"" {  } { { "hc-sr04.bdf" "inst1" { Schematic "C:/LIHI/ALTERA/new HC-SR04/hc-sr04.bdf" { { 160 440 592 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_58msec HC-SR04:inst1\|clk_div_58msec:inst " "Elaborating entity \"clk_div_58msec\" for hierarchy \"HC-SR04:inst1\|clk_div_58msec:inst\"" {  } { { "hc-sr04.bdf" "inst" { Schematic "C:/LIHI/ALTERA/new HC-SR04/hc-sr04.bdf" { { 160 200 320 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_rX my_rX:inst2 " "Elaborating entity \"my_rX\" for hierarchy \"my_rX:inst2\"" {  } { { "rxtx.bdf" "inst2" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 64 488 680 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924748 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard.bdf 1 1 " "Using design file keyboard.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/keyboard.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924758 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701521924758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst17 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst17\"" {  } { { "rxtx.bdf" "inst17" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 616 256 464 712 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924758 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sound_div.vhd 2 1 " "Using design file sound_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOUND_DIV-behave " "Found design unit 1: SOUND_DIV-behave" {  } { { "sound_div.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/sound_div.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924758 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOUND_DIV " "Found entity 1: SOUND_DIV" {  } { { "sound_div.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/sound_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924758 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701521924758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOUND_DIV keyboard:inst17\|SOUND_DIV:inst2 " "Elaborating entity \"SOUND_DIV\" for hierarchy \"keyboard:inst17\|SOUND_DIV:inst2\"" {  } { { "keyboard.bdf" "inst2" { Schematic "C:/LIHI/ALTERA/new HC-SR04/keyboard.bdf" { { 264 712 848 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924758 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p_encoder.vhd 2 1 " "Using design file p_encoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P_ENCODER-behave " "Found design unit 1: P_ENCODER-behave" {  } { { "p_encoder.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/p_encoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924770 ""} { "Info" "ISGN_ENTITY_NAME" "1 P_ENCODER " "Found entity 1: P_ENCODER" {  } { { "p_encoder.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/p_encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701521924770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701521924770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_ENCODER keyboard:inst17\|P_ENCODER:inst " "Elaborating entity \"P_ENCODER\" for hierarchy \"keyboard:inst17\|P_ENCODER:inst\"" {  } { { "keyboard.bdf" "inst" { Schematic "C:/LIHI/ALTERA/new HC-SR04/keyboard.bdf" { { 264 464 624 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "padding keyboard:inst17\|padding:inst1 " "Elaborating entity \"padding\" for hierarchy \"keyboard:inst17\|padding:inst1\"" {  } { { "keyboard.bdf" "inst1" { Schematic "C:/LIHI/ALTERA/new HC-SR04/keyboard.bdf" { { 136 656 856 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:inst4 " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:inst4\"" {  } { { "rxtx.bdf" "inst4" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 64 1032 1224 144 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half8 half8:inst3 " "Elaborating entity \"half8\" for hierarchy \"half8:inst3\"" {  } { { "rxtx.bdf" "inst3" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 88 808 984 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521924770 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/tx.vhd" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701521925403 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701521925403 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[6\] GND " "Pin \"highC\[6\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701521925504 "|rxtx|highC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[5\] GND " "Pin \"highC\[5\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701521925504 "|rxtx|highC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[4\] GND " "Pin \"highC\[4\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701521925504 "|rxtx|highC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[3\] GND " "Pin \"highC\[3\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701521925504 "|rxtx|highC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[2\] GND " "Pin \"highC\[2\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701521925504 "|rxtx|highC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[1\] GND " "Pin \"highC\[1\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701521925504 "|rxtx|highC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[0\] VCC " "Pin \"highC\[0\]\" is stuck at VCC" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701521925504 "|rxtx|highC[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701521925504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701521925585 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TX:inst6\|tx_ser_out High " "Register TX:inst6\|tx_ser_out will power up to High" {  } { { "tx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/tx.vhd" 7 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701521925676 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1701521925676 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701521926140 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701521926340 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701521926340 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701521926411 "|rxtx|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701521926411 "|rxtx|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701521926411 "|rxtx|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701521926411 "|rxtx|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701521926411 "|rxtx|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701521926411 "|rxtx|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701521926411 "|rxtx|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701521926411 "|rxtx|data_in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701521926411 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "395 " "Implemented 395 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701521926411 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701521926411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "322 " "Implemented 322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701521926411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701521926411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701521926441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 14:58:46 2023 " "Processing ended: Sat Dec 02 14:58:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701521926441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701521926441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701521926441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701521926441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701521927497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701521927497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 14:58:47 2023 " "Processing started: Sat Dec 02 14:58:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701521927497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701521927497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RXTX -c RXTX " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RXTX -c RXTX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701521927497 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701521927579 ""}
{ "Info" "0" "" "Project  = RXTX" {  } {  } 0 0 "Project  = RXTX" 0 0 "Fitter" 0 0 1701521927579 ""}
{ "Info" "0" "" "Revision = RXTX" {  } {  } 0 0 "Revision = RXTX" 0 0 "Fitter" 0 0 1701521927579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701521927649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701521927649 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RXTX 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"RXTX\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701521927659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701521927699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701521927699 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701521927930 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701521927970 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701521928090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701521928090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701521928090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701521928090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701521928090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701521928090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701521928090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701521928090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701521928090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701521928090 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701521928090 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701521928102 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701521928102 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701521928102 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701521928102 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701521928102 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701521928102 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701521928102 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701521928102 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701521928102 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701521928102 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701521928102 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701521928102 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701521928102 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701521928102 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 73 " "No exact pin location assignment(s) for 2 pins of 73 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701521928403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RXTX.sdc " "Synopsys Design Constraints File file not found: 'RXTX.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701521928959 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701521928959 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701521928959 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701521928959 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701521928959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701521928979 ""}  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 104 0 168 120 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701521928979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boud:inst\|f_out_tmp  " "Automatically promoted node boud:inst\|f_out_tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701521928979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boud:inst\|f_out_tmp~0 " "Destination node boud:inst\|f_out_tmp~0" {  } { { "boud.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/boud.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701521928979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701521928979 ""}  } { { "boud.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/boud.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701521928979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HC-SR04:inst1\|clk_div_58msec:inst\|y  " "Automatically promoted node HC-SR04:inst1\|clk_div_58msec:inst\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701521928989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HC-SR04:inst1\|clk_div_58msec:inst\|y~0 " "Destination node HC-SR04:inst1\|clk_div_58msec:inst\|y~0" {  } { { "clk_div_58msec.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/clk_div_58msec.vhd" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701521928989 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701521928989 ""}  } { { "clk_div_58msec.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/clk_div_58msec.vhd" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701521928989 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701521929349 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701521929349 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701521929349 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701521929349 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701521929349 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701521929349 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701521929349 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701521929349 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701521929369 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701521929369 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701521929369 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701521929389 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701521929389 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701521929389 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701521929389 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701521929389 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701521929389 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 8 40 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701521929389 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 5 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701521929389 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701521929389 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 27 33 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701521929389 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 31 21 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701521929389 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701521929389 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701521929389 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701521929389 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "select_sw " "Node \"select_sw\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "select_sw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701521929499 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701521929499 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701521929499 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701521929510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701521930607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701521930718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701521930748 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701521932245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701521932245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701521932705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/LIHI/ALTERA/new HC-SR04/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701521933821 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701521933821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701521934778 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701521934778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701521934788 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701521934938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701521934948 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701521935290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701521935290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701521935712 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701521936485 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701521936696 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LIHI/ALTERA/new HC-SR04/output_files/RXTX.fit.smsg " "Generated suppressed messages file C:/LIHI/ALTERA/new HC-SR04/output_files/RXTX.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701521936786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5641 " "Peak virtual memory: 5641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701521937159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 14:58:57 2023 " "Processing ended: Sat Dec 02 14:58:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701521937159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701521937159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701521937159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701521937159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701521938123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701521938135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 14:58:58 2023 " "Processing started: Sat Dec 02 14:58:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701521938135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701521938135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RXTX -c RXTX " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RXTX -c RXTX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701521938135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701521938347 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701521939784 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701521939873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701521940652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 14:59:00 2023 " "Processing ended: Sat Dec 02 14:59:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701521940652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701521940652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701521940652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701521940647 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701521941268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701521941690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701521941701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 14:59:01 2023 " "Processing started: Sat Dec 02 14:59:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701521941701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521941701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RXTX -c RXTX " "Command: quartus_sta RXTX -c RXTX" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521941701 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1701521941782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521941882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521941882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521941912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521941912 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RXTX.sdc " "Synopsys Design Constraints File file not found: 'RXTX.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942122 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942122 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name boud:inst\|f_out_tmp boud:inst\|f_out_tmp " "create_clock -period 1.000 -name boud:inst\|f_out_tmp boud:inst\|f_out_tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701521942122 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkdiv:inst9\|y clkdiv:inst9\|y " "create_clock -period 1.000 -name clkdiv:inst9\|y clkdiv:inst9\|y" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701521942122 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701521942122 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RX RX " "create_clock -period 1.000 -name RX RX" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701521942122 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HC-SR04:inst1\|clk_div_58msec:inst\|y HC-SR04:inst1\|clk_div_58msec:inst\|y " "create_clock -period 1.000 -name HC-SR04:inst1\|clk_div_58msec:inst\|y HC-SR04:inst1\|clk_div_58msec:inst\|y" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701521942122 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942122 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942132 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1701521942132 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701521942132 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1701521942144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.115 " "Worst-case setup slack is -5.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.115            -352.356 clk  " "   -5.115            -352.356 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.970             -69.915 boud:inst\|f_out_tmp  " "   -2.970             -69.915 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.651             -16.058 HC-SR04:inst1\|clk_div_58msec:inst\|y  " "   -1.651             -16.058 HC-SR04:inst1\|clk_div_58msec:inst\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 boud:inst\|f_out_tmp  " "    0.341               0.000 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk  " "    0.341               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 HC-SR04:inst1\|clk_div_58msec:inst\|y  " "    0.342               0.000 HC-SR04:inst1\|clk_div_58msec:inst\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.126 " "Worst-case recovery slack is -3.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.126              -3.126 clkdiv:inst9\|y  " "   -3.126              -3.126 clkdiv:inst9\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.813             -41.347 boud:inst\|f_out_tmp  " "   -1.813             -41.347 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599              -1.599 RX  " "   -1.599              -1.599 RX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.451 " "Worst-case removal slack is 1.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.451               0.000 RX  " "    1.451               0.000 RX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.550               0.000 boud:inst\|f_out_tmp  " "    1.550               0.000 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.082               0.000 clkdiv:inst9\|y  " "    3.082               0.000 clkdiv:inst9\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -154.524 clk  " "   -3.000            -154.524 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 RX  " "   -3.000              -4.403 RX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -49.105 boud:inst\|f_out_tmp  " "   -1.403             -49.105 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -25.254 HC-SR04:inst1\|clk_div_58msec:inst\|y  " "   -1.403             -25.254 HC-SR04:inst1\|clk_div_58msec:inst\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 clkdiv:inst9\|y  " "   -1.403              -1.403 clkdiv:inst9\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942167 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701521942184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942756 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.711 " "Worst-case setup slack is -4.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.711            -317.162 clk  " "   -4.711            -317.162 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.679             -63.026 boud:inst\|f_out_tmp  " "   -2.679             -63.026 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423             -13.480 HC-SR04:inst1\|clk_div_58msec:inst\|y  " "   -1.423             -13.480 HC-SR04:inst1\|clk_div_58msec:inst\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 HC-SR04:inst1\|clk_div_58msec:inst\|y  " "    0.306               0.000 HC-SR04:inst1\|clk_div_58msec:inst\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk  " "    0.306               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 boud:inst\|f_out_tmp  " "    0.307               0.000 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.829 " "Worst-case recovery slack is -2.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.829              -2.829 clkdiv:inst9\|y  " "   -2.829              -2.829 clkdiv:inst9\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587             -35.788 boud:inst\|f_out_tmp  " "   -1.587             -35.788 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385              -1.385 RX  " "   -1.385              -1.385 RX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.327 " "Worst-case removal slack is 1.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.327               0.000 RX  " "    1.327               0.000 RX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.424               0.000 boud:inst\|f_out_tmp  " "    1.424               0.000 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.877               0.000 clkdiv:inst9\|y  " "    2.877               0.000 clkdiv:inst9\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -154.524 clk  " "   -3.000            -154.524 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 RX  " "   -3.000              -4.403 RX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -49.105 boud:inst\|f_out_tmp  " "   -1.403             -49.105 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -25.254 HC-SR04:inst1\|clk_div_58msec:inst\|y  " "   -1.403             -25.254 HC-SR04:inst1\|clk_div_58msec:inst\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 clkdiv:inst9\|y  " "   -1.403              -1.403 clkdiv:inst9\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942776 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701521942786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942927 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.742 " "Worst-case setup slack is -1.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.742             -81.522 clk  " "   -1.742             -81.522 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.030             -22.121 boud:inst\|f_out_tmp  " "   -1.030             -22.121 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.085 HC-SR04:inst1\|clk_div_58msec:inst\|y  " "   -0.073              -0.085 HC-SR04:inst1\|clk_div_58msec:inst\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk  " "    0.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 HC-SR04:inst1\|clk_div_58msec:inst\|y  " "    0.148               0.000 HC-SR04:inst1\|clk_div_58msec:inst\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 boud:inst\|f_out_tmp  " "    0.148               0.000 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.138 " "Worst-case recovery slack is -1.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.138              -1.138 clkdiv:inst9\|y  " "   -1.138              -1.138 clkdiv:inst9\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269              -0.269 RX  " "   -0.269              -0.269 RX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206              -3.425 boud:inst\|f_out_tmp  " "   -0.206              -3.425 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.659 " "Worst-case removal slack is 0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 boud:inst\|f_out_tmp  " "    0.659               0.000 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748               0.000 RX  " "    0.748               0.000 RX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.680               0.000 clkdiv:inst9\|y  " "    1.680               0.000 clkdiv:inst9\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -115.133 clk  " "   -3.000            -115.133 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.148 RX  " "   -3.000              -4.148 RX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 boud:inst\|f_out_tmp  " "   -1.000             -35.000 boud:inst\|f_out_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 HC-SR04:inst1\|clk_div_58msec:inst\|y  " "   -1.000             -18.000 HC-SR04:inst1\|clk_div_58msec:inst\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clkdiv:inst9\|y  " "   -1.000              -1.000 clkdiv:inst9\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701521942937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521942937 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521943673 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521943681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701521943734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 14:59:03 2023 " "Processing ended: Sat Dec 02 14:59:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701521943734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701521943734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701521943734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521943734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701521944658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701521944658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 14:59:04 2023 " "Processing started: Sat Dec 02 14:59:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701521944658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701521944658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RXTX -c RXTX " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RXTX -c RXTX" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701521944658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701521944940 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1701521944961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RXTX.vo C:/LIHI/ALTERA/new HC-SR04/output_files/ simulation " "Generated file RXTX.vo in folder \"C:/LIHI/ALTERA/new HC-SR04/output_files/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701521945060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701521945101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 14:59:05 2023 " "Processing ended: Sat Dec 02 14:59:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701521945101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701521945101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701521945101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701521945101 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701521945734 ""}
