# ******************************************************************************

# iCEcube Static Timer

# Version:            2016.02.27810

# Build Date:         Jan 28 2016 17:39:04

# File Generated:     May 27 2017 21:36:00

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SimpleDDS|i_DAC_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SimpleDDS|i_DAC_clk:R vs. SimpleDDS|i_DAC_clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_saw_sel
			6.1.2::Path details for port: i_square_sel
			6.1.3::Path details for port: i_trig_sel
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_DAC_data[0]
			6.2.2::Path details for port: o_DAC_data[1]
			6.2.3::Path details for port: o_DAC_data[2]
			6.2.4::Path details for port: o_DAC_data[3]
			6.2.5::Path details for port: o_DAC_data[4]
			6.2.6::Path details for port: o_DAC_data[5]
			6.2.7::Path details for port: o_DAC_data[6]
			6.2.8::Path details for port: o_DAC_data[7]
			6.2.9::Path details for port: o_DAC_data[8]
			6.2.10::Path details for port: o_DAC_data[9]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_saw_sel
			6.4.2::Path details for port: i_square_sel
			6.4.3::Path details for port: i_trig_sel
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_DAC_data[0]
			6.5.2::Path details for port: o_DAC_data[1]
			6.5.3::Path details for port: o_DAC_data[2]
			6.5.4::Path details for port: o_DAC_data[3]
			6.5.5::Path details for port: o_DAC_data[4]
			6.5.6::Path details for port: o_DAC_data[5]
			6.5.7::Path details for port: o_DAC_data[6]
			6.5.8::Path details for port: o_DAC_data[7]
			6.5.9::Path details for port: o_DAC_data[8]
			6.5.10::Path details for port: o_DAC_data[9]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: SimpleDDS|i_DAC_clk  | Frequency: 319.69 MHz  | Target: 204.50 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SimpleDDS|i_DAC_clk  SimpleDDS|i_DAC_clk  4890             1762        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port     Clock Port  Setup Times  Clock Reference:Phase  
------------  ----------  -----------  ---------------------  
i_saw_sel     i_DAC_clk   3031         SimpleDDS|i_DAC_clk:R  
i_square_sel  i_DAC_clk   3943         SimpleDDS|i_DAC_clk:R  
i_trig_sel    i_DAC_clk   3081         SimpleDDS|i_DAC_clk:R  


                       3.2::Clock to Out
                       -----------------

Data Port      Clock Port  Clock to Out  Clock Reference:Phase  
-------------  ----------  ------------  ---------------------  
o_DAC_data[0]  i_DAC_clk   8790          SimpleDDS|i_DAC_clk:R  
o_DAC_data[1]  i_DAC_clk   8677          SimpleDDS|i_DAC_clk:R  
o_DAC_data[2]  i_DAC_clk   8741          SimpleDDS|i_DAC_clk:R  
o_DAC_data[3]  i_DAC_clk   8741          SimpleDDS|i_DAC_clk:R  
o_DAC_data[4]  i_DAC_clk   9042          SimpleDDS|i_DAC_clk:R  
o_DAC_data[5]  i_DAC_clk   9330          SimpleDDS|i_DAC_clk:R  
o_DAC_data[6]  i_DAC_clk   9330          SimpleDDS|i_DAC_clk:R  
o_DAC_data[7]  i_DAC_clk   9757          SimpleDDS|i_DAC_clk:R  
o_DAC_data[8]  i_DAC_clk   9624          SimpleDDS|i_DAC_clk:R  
o_DAC_data[9]  i_DAC_clk   9757          SimpleDDS|i_DAC_clk:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port     Clock Port  Hold Times  Clock Reference:Phase  
------------  ----------  ----------  ---------------------  
i_saw_sel     i_DAC_clk   -78         SimpleDDS|i_DAC_clk:R  
i_square_sel  i_DAC_clk   -898        SimpleDDS|i_DAC_clk:R  
i_trig_sel    i_DAC_clk   -407        SimpleDDS|i_DAC_clk:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port      Clock Port  Minimum Clock to Out  Clock Reference:Phase  
-------------  ----------  --------------------  ---------------------  
o_DAC_data[0]  i_DAC_clk   8363                  SimpleDDS|i_DAC_clk:R  
o_DAC_data[1]  i_DAC_clk   8258                  SimpleDDS|i_DAC_clk:R  
o_DAC_data[2]  i_DAC_clk   8307                  SimpleDDS|i_DAC_clk:R  
o_DAC_data[3]  i_DAC_clk   8307                  SimpleDDS|i_DAC_clk:R  
o_DAC_data[4]  i_DAC_clk   8623                  SimpleDDS|i_DAC_clk:R  
o_DAC_data[5]  i_DAC_clk   8903                  SimpleDDS|i_DAC_clk:R  
o_DAC_data[6]  i_DAC_clk   8903                  SimpleDDS|i_DAC_clk:R  
o_DAC_data[7]  i_DAC_clk   9303                  SimpleDDS|i_DAC_clk:R  
o_DAC_data[8]  i_DAC_clk   9135                  SimpleDDS|i_DAC_clk:R  
o_DAC_data[9]  i_DAC_clk   9303                  SimpleDDS|i_DAC_clk:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for SimpleDDS|i_DAC_clk
*************************************************
Clock: SimpleDDS|i_DAC_clk
Frequency: 319.69 MHz | Target: 204.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_count_1_LC_2_5_5/lcout
Path End         : r_count_10_LC_1_6_1/in3
Capture Clock    : r_count_10_LC_1_6_1/clk
Setup Constraint : 4890p
Path slack       : 1762p

Capture Clock Arrival Time (SimpleDDS|i_DAC_clk:R#2)   4890
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6998

Launch Clock Arrival Time (SimpleDDS|i_DAC_clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2315
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5236
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_DAC_clk                                               SimpleDDS                      0                 0  RISE       1
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__131/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__131/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__132/I                                                GlobalMux                      0              1918  RISE       1
I__132/O                                                GlobalMux                    154              2073  RISE       1
I__138/I                                                ClkMux                         0              2073  RISE       1
I__138/O                                                ClkMux                       309              2381  RISE       1
r_count_1_LC_2_5_5/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_count_1_LC_2_5_5/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   1762  RISE       3
I__216/I                                 LocalMux                       0              2921   1762  RISE       1
I__216/O                                 LocalMux                     330              3251   1762  RISE       1
I__219/I                                 InMux                          0              3251   1762  RISE       1
I__219/O                                 InMux                        259              3510   1762  RISE       1
un2_r_count_1_cry_0_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1762  RISE       1
un2_r_count_1_cry_0_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1762  RISE       2
r_count_2_LC_1_5_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770   1762  RISE       1
r_count_2_LC_1_5_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896   1762  RISE       2
r_count_3_LC_1_5_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896   1762  RISE       1
r_count_3_LC_1_5_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022   1762  RISE       2
r_count_4_LC_1_5_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022   1762  RISE       1
r_count_4_LC_1_5_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149   1762  RISE       2
r_count_5_LC_1_5_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149   1762  RISE       1
r_count_5_LC_1_5_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275   1762  RISE       2
r_count_6_LC_1_5_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275   1762  RISE       1
r_count_6_LC_1_5_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401   1762  RISE       2
r_count_7_LC_1_5_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401   1762  RISE       1
r_count_7_LC_1_5_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527   1762  RISE       2
r_count_8_LC_1_5_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527   1762  RISE       1
r_count_8_LC_1_5_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654   1762  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1762  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1762  RISE       2
r_count_9_LC_1_6_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850   1762  RISE       1
r_count_9_LC_1_6_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976   1762  RISE       1
I__50/I                                  InMux                          0              4976   1762  RISE       1
I__50/O                                  InMux                        259              5236   1762  RISE       1
r_count_10_LC_1_6_1/in3                  LogicCell40_SEQ_MODE_1000      0              5236   1762  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_DAC_clk                                               SimpleDDS                      0                 0  RISE       1
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__131/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__131/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__132/I                                                GlobalMux                      0              1918  RISE       1
I__132/O                                                GlobalMux                    154              2073  RISE       1
I__134/I                                                ClkMux                         0              2073  RISE       1
I__134/O                                                ClkMux                       309              2381  RISE       1
r_count_10_LC_1_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SimpleDDS|i_DAC_clk:R vs. SimpleDDS|i_DAC_clk:R)
*******************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_count_1_LC_2_5_5/lcout
Path End         : r_count_10_LC_1_6_1/in3
Capture Clock    : r_count_10_LC_1_6_1/clk
Setup Constraint : 4890p
Path slack       : 1762p

Capture Clock Arrival Time (SimpleDDS|i_DAC_clk:R#2)   4890
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2381
- Setup Time                                           -274
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6998

Launch Clock Arrival Time (SimpleDDS|i_DAC_clk:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2381
+ Clock To Q                                           540
+ Data Path Delay                                     2315
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5236
 
Launch Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_DAC_clk                                               SimpleDDS                      0                 0  RISE       1
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__131/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__131/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__132/I                                                GlobalMux                      0              1918  RISE       1
I__132/O                                                GlobalMux                    154              2073  RISE       1
I__138/I                                                ClkMux                         0              2073  RISE       1
I__138/O                                                ClkMux                       309              2381  RISE       1
r_count_1_LC_2_5_5/clk                                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_count_1_LC_2_5_5/lcout                 LogicCell40_SEQ_MODE_1000    540              2921   1762  RISE       3
I__216/I                                 LocalMux                       0              2921   1762  RISE       1
I__216/O                                 LocalMux                     330              3251   1762  RISE       1
I__219/I                                 InMux                          0              3251   1762  RISE       1
I__219/O                                 InMux                        259              3510   1762  RISE       1
un2_r_count_1_cry_0_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1762  RISE       1
un2_r_count_1_cry_0_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1762  RISE       2
r_count_2_LC_1_5_1/carryin               LogicCell40_SEQ_MODE_1000      0              3770   1762  RISE       1
r_count_2_LC_1_5_1/carryout              LogicCell40_SEQ_MODE_1000    126              3896   1762  RISE       2
r_count_3_LC_1_5_2/carryin               LogicCell40_SEQ_MODE_1000      0              3896   1762  RISE       1
r_count_3_LC_1_5_2/carryout              LogicCell40_SEQ_MODE_1000    126              4022   1762  RISE       2
r_count_4_LC_1_5_3/carryin               LogicCell40_SEQ_MODE_1000      0              4022   1762  RISE       1
r_count_4_LC_1_5_3/carryout              LogicCell40_SEQ_MODE_1000    126              4149   1762  RISE       2
r_count_5_LC_1_5_4/carryin               LogicCell40_SEQ_MODE_1000      0              4149   1762  RISE       1
r_count_5_LC_1_5_4/carryout              LogicCell40_SEQ_MODE_1000    126              4275   1762  RISE       2
r_count_6_LC_1_5_5/carryin               LogicCell40_SEQ_MODE_1000      0              4275   1762  RISE       1
r_count_6_LC_1_5_5/carryout              LogicCell40_SEQ_MODE_1000    126              4401   1762  RISE       2
r_count_7_LC_1_5_6/carryin               LogicCell40_SEQ_MODE_1000      0              4401   1762  RISE       1
r_count_7_LC_1_5_6/carryout              LogicCell40_SEQ_MODE_1000    126              4527   1762  RISE       2
r_count_8_LC_1_5_7/carryin               LogicCell40_SEQ_MODE_1000      0              4527   1762  RISE       1
r_count_8_LC_1_5_7/carryout              LogicCell40_SEQ_MODE_1000    126              4654   1762  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin            ICE_CARRY_IN_MUX               0              4654   1762  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout           ICE_CARRY_IN_MUX             196              4850   1762  RISE       2
r_count_9_LC_1_6_0/carryin               LogicCell40_SEQ_MODE_1000      0              4850   1762  RISE       1
r_count_9_LC_1_6_0/carryout              LogicCell40_SEQ_MODE_1000    126              4976   1762  RISE       1
I__50/I                                  InMux                          0              4976   1762  RISE       1
I__50/O                                  InMux                        259              5236   1762  RISE       1
r_count_10_LC_1_6_1/in3                  LogicCell40_SEQ_MODE_1000      0              5236   1762  RISE       1

Capture Clock Path
pin name                                                model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_DAC_clk                                               SimpleDDS                      0                 0  RISE       1
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__131/I                                                gio2CtrlBuf                    0              1918  RISE       1
I__131/O                                                gio2CtrlBuf                    0              1918  RISE       1
I__132/I                                                GlobalMux                      0              1918  RISE       1
I__132/O                                                GlobalMux                    154              2073  RISE       1
I__134/I                                                ClkMux                         0              2073  RISE       1
I__134/O                                                ClkMux                       309              2381  RISE       1
r_count_10_LC_1_6_1/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_saw_sel 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_saw_sel
Clock Port        : i_DAC_clk
Clock Reference   : SimpleDDS|i_DAC_clk:R
Setup Time        : 3031


Data Path Delay                5412
+ Setup Time                      0
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3031

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_saw_sel                               SimpleDDS                  0      0                  RISE  1       
i_saw_sel_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
i_saw_sel_ibuf_iopad/DOUT               IO_PAD                     510    510                RISE  1       
i_saw_sel_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_saw_sel_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__232/I                                Odrv12                     0      1127               RISE  1       
I__232/O                                Odrv12                     491    1618               RISE  1       
I__233/I                                Span12Mux_s10_h            0      1618               RISE  1       
I__233/O                                Span12Mux_s10_h            428    2046               RISE  1       
I__234/I                                LocalMux                   0      2046               RISE  1       
I__234/O                                LocalMux                   330    2376               RISE  1       
I__236/I                                InMux                      0      2376               RISE  1       
I__236/O                                InMux                      259    2635               RISE  1       
i_trig_sel_ibuf_RNI2F4F_LC_1_7_5/in3    LogicCell40_SEQ_MODE_0000  0      2635               RISE  1       
i_trig_sel_ibuf_RNI2F4F_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_0000  316    2951               RISE  10      
I__183/I                                LocalMux                   0      2951               RISE  1       
I__183/O                                LocalMux                   330    3280               RISE  1       
I__187/I                                InMux                      0      3280               RISE  1       
I__187/O                                InMux                      259    3540               RISE  1       
count_tap_sbtinv_LC_1_7_0/in0           LogicCell40_SEQ_MODE_0000  0      3540               RISE  1       
count_tap_sbtinv_LC_1_7_0/lcout         LogicCell40_SEQ_MODE_0000  449    3989               RISE  1       
I__128/I                                Odrv12                     0      3989               RISE  1       
I__128/O                                Odrv12                     491    4480               RISE  1       
I__129/I                                LocalMux                   0      4480               RISE  1       
I__129/O                                LocalMux                   330    4809               RISE  1       
I__130/I                                CEMux                      0      4809               RISE  1       
I__130/O                                CEMux                      603    5412               RISE  1       
count_tap_e_0_LC_2_7_7/ce               LogicCell40_SEQ_MODE_1000  0      5412               RISE  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__135/I                                                ClkMux                     0      2073               RISE  1       
I__135/O                                                ClkMux                     309    2381               RISE  1       
count_tap_e_0_LC_2_7_7/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.1.2::Path details for port: i_square_sel
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_square_sel
Clock Port        : i_DAC_clk
Clock Reference   : SimpleDDS|i_DAC_clk:R
Setup Time        : 3943


Data Path Delay                6324
+ Setup Time                      0
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3943

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_square_sel                            SimpleDDS                  0      0                  RISE  1       
i_square_sel_ibuf_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
i_square_sel_ibuf_iopad/DOUT            IO_PAD                     510    510                RISE  1       
i_square_sel_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_square_sel_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__239/I                                Odrv12                     0      1127               RISE  1       
I__239/O                                Odrv12                     491    1618               RISE  1       
I__240/I                                Span12Mux_s10_h            0      1618               RISE  1       
I__240/O                                Span12Mux_s10_h            428    2046               RISE  1       
I__241/I                                Sp12to4                    0      2046               RISE  1       
I__241/O                                Sp12to4                    428    2474               RISE  1       
I__242/I                                Span4Mux_v                 0      2474               RISE  1       
I__242/O                                Span4Mux_v                 351    2824               RISE  1       
I__243/I                                LocalMux                   0      2824               RISE  1       
I__243/O                                LocalMux                   330    3154               RISE  1       
I__244/I                                InMux                      0      3154               RISE  1       
I__244/O                                InMux                      259    3414               RISE  1       
i_trig_sel_ibuf_RNI2F4F_LC_1_7_5/in0    LogicCell40_SEQ_MODE_0000  0      3414               RISE  1       
i_trig_sel_ibuf_RNI2F4F_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_0000  449    3862               RISE  10      
I__183/I                                LocalMux                   0      3862               RISE  1       
I__183/O                                LocalMux                   330    4192               RISE  1       
I__187/I                                InMux                      0      4192               RISE  1       
I__187/O                                InMux                      259    4452               RISE  1       
count_tap_sbtinv_LC_1_7_0/in0           LogicCell40_SEQ_MODE_0000  0      4452               RISE  1       
count_tap_sbtinv_LC_1_7_0/lcout         LogicCell40_SEQ_MODE_0000  449    4900               RISE  1       
I__128/I                                Odrv12                     0      4900               RISE  1       
I__128/O                                Odrv12                     491    5391               RISE  1       
I__129/I                                LocalMux                   0      5391               RISE  1       
I__129/O                                LocalMux                   330    5721               RISE  1       
I__130/I                                CEMux                      0      5721               RISE  1       
I__130/O                                CEMux                      603    6324               RISE  1       
count_tap_e_0_LC_2_7_7/ce               LogicCell40_SEQ_MODE_1000  0      6324               RISE  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__135/I                                                ClkMux                     0      2073               RISE  1       
I__135/O                                                ClkMux                     309    2381               RISE  1       
count_tap_e_0_LC_2_7_7/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.1.3::Path details for port: i_trig_sel
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_trig_sel
Clock Port        : i_DAC_clk
Clock Reference   : SimpleDDS|i_DAC_clk:R
Setup Time        : 3081


Data Path Delay                5462
+ Setup Time                      0
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3081

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_trig_sel                              SimpleDDS                  0      0                  RISE  1       
i_trig_sel_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  RISE  1       
i_trig_sel_ibuf_iopad/DOUT              IO_PAD                     510    510                RISE  1       
i_trig_sel_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_trig_sel_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__64/I                                 Odrv12                     0      1127               RISE  1       
I__64/O                                 Odrv12                     491    1618               RISE  1       
I__65/I                                 Span12Mux_s9_h             0      1618               RISE  1       
I__65/O                                 Span12Mux_s9_h             393    2011               RISE  1       
I__66/I                                 LocalMux                   0      2011               RISE  1       
I__66/O                                 LocalMux                   330    2341               RISE  1       
I__67/I                                 InMux                      0      2341               RISE  1       
I__67/O                                 InMux                      259    2600               RISE  1       
i_trig_sel_ibuf_RNI2F4F_LC_1_7_5/in1    LogicCell40_SEQ_MODE_0000  0      2600               RISE  1       
i_trig_sel_ibuf_RNI2F4F_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_0000  400    3000               RISE  10      
I__183/I                                LocalMux                   0      3000               RISE  1       
I__183/O                                LocalMux                   330    3329               RISE  1       
I__187/I                                InMux                      0      3329               RISE  1       
I__187/O                                InMux                      259    3589               RISE  1       
count_tap_sbtinv_LC_1_7_0/in0           LogicCell40_SEQ_MODE_0000  0      3589               RISE  1       
count_tap_sbtinv_LC_1_7_0/lcout         LogicCell40_SEQ_MODE_0000  449    4038               RISE  1       
I__128/I                                Odrv12                     0      4038               RISE  1       
I__128/O                                Odrv12                     491    4529               RISE  1       
I__129/I                                LocalMux                   0      4529               RISE  1       
I__129/O                                LocalMux                   330    4858               RISE  1       
I__130/I                                CEMux                      0      4858               RISE  1       
I__130/O                                CEMux                      603    5462               RISE  1       
count_tap_e_0_LC_2_7_7/ce               LogicCell40_SEQ_MODE_1000  0      5462               RISE  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__135/I                                                ClkMux                     0      2073               RISE  1       
I__135/O                                                ClkMux                     309    2381               RISE  1       
count_tap_e_0_LC_2_7_7/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_DAC_data[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[0]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 8790


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5869
---------------------------- ------
Clock To Out Delay             8790

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__133/I                                                ClkMux                     0      2073               RISE  1       
I__133/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_0_LC_1_7_7/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_0_LC_1_7_7/lcout          LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__226/I                                Odrv4                      0      2921               RISE  1       
I__226/O                                Odrv4                      351    3272               RISE  1       
I__227/I                                Span4Mux_v                 0      3272               RISE  1       
I__227/O                                Span4Mux_v                 351    3623               RISE  1       
I__228/I                                Span4Mux_s2_v              0      3623               RISE  1       
I__228/O                                Span4Mux_s2_v              252    3875               RISE  1       
I__229/I                                LocalMux                   0      3875               RISE  1       
I__229/O                                LocalMux                   330    4205               RISE  1       
I__230/I                                IoInMux                    0      4205               RISE  1       
I__230/O                                IoInMux                    259    4464               RISE  1       
o_DAC_data_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4464               RISE  1       
o_DAC_data_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6702               FALL  1       
o_DAC_data_obuf_0_iopad/DIN             IO_PAD                     0      6702               FALL  1       
o_DAC_data_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   8790               FALL  1       
o_DAC_data[0]                           SimpleDDS                  0      8790               FALL  1       

6.2.2::Path details for port: o_DAC_data[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[1]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 8677


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5756
---------------------------- ------
Clock To Out Delay             8677

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__137/I                                                ClkMux                     0      2073               RISE  1       
I__137/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_1_LC_2_6_2/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_1_LC_2_6_2/lcout          LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__211/I                                Odrv4                      0      2921               RISE  1       
I__211/O                                Odrv4                      351    3272               RISE  1       
I__212/I                                Span4Mux_s1_v              0      3272               RISE  1       
I__212/O                                Span4Mux_s1_v              203    3475               RISE  1       
I__213/I                                IoSpan4Mux                 0      3475               RISE  1       
I__213/O                                IoSpan4Mux                 288    3763               RISE  1       
I__214/I                                LocalMux                   0      3763               RISE  1       
I__214/O                                LocalMux                   330    4093               RISE  1       
I__215/I                                IoInMux                    0      4093               RISE  1       
I__215/O                                IoInMux                    259    4352               RISE  1       
o_DAC_data_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4352               RISE  1       
o_DAC_data_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6589               FALL  1       
o_DAC_data_obuf_1_iopad/DIN             IO_PAD                     0      6589               FALL  1       
o_DAC_data_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   8677               FALL  1       
o_DAC_data[1]                           SimpleDDS                  0      8677               FALL  1       

6.2.3::Path details for port: o_DAC_data[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[2]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 8741


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5820
---------------------------- ------
Clock To Out Delay             8741

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__134/I                                                ClkMux                     0      2073               RISE  1       
I__134/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_2_LC_1_6_2/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_2_LC_1_6_2/lcout          LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__123/I                                Odrv4                      0      2921               RISE  1       
I__123/O                                Odrv4                      351    3272               RISE  1       
I__124/I                                Span4Mux_v                 0      3272               RISE  1       
I__124/O                                Span4Mux_v                 351    3623               RISE  1       
I__125/I                                Span4Mux_s1_v              0      3623               RISE  1       
I__125/O                                Span4Mux_s1_v              203    3826               RISE  1       
I__126/I                                LocalMux                   0      3826               RISE  1       
I__126/O                                LocalMux                   330    4156               RISE  1       
I__127/I                                IoInMux                    0      4156               RISE  1       
I__127/O                                IoInMux                    259    4415               RISE  1       
o_DAC_data_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4415               RISE  1       
o_DAC_data_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6653               FALL  1       
o_DAC_data_obuf_2_iopad/DIN             IO_PAD                     0      6653               FALL  1       
o_DAC_data_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   8741               FALL  1       
o_DAC_data[2]                           SimpleDDS                  0      8741               FALL  1       

6.2.4::Path details for port: o_DAC_data[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[3]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 8741


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5820
---------------------------- ------
Clock To Out Delay             8741

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__134/I                                                ClkMux                     0      2073               RISE  1       
I__134/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_3_LC_1_6_3/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_3_LC_1_6_3/lcout          LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__113/I                                Odrv4                      0      2921               RISE  1       
I__113/O                                Odrv4                      351    3272               RISE  1       
I__114/I                                Span4Mux_v                 0      3272               RISE  1       
I__114/O                                Span4Mux_v                 351    3623               RISE  1       
I__115/I                                Span4Mux_s1_v              0      3623               RISE  1       
I__115/O                                Span4Mux_s1_v              203    3826               RISE  1       
I__116/I                                LocalMux                   0      3826               RISE  1       
I__116/O                                LocalMux                   330    4156               RISE  1       
I__117/I                                IoInMux                    0      4156               RISE  1       
I__117/O                                IoInMux                    259    4415               RISE  1       
o_DAC_data_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4415               RISE  1       
o_DAC_data_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6653               FALL  1       
o_DAC_data_obuf_3_iopad/DIN             IO_PAD                     0      6653               FALL  1       
o_DAC_data_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   8741               FALL  1       
o_DAC_data[3]                           SimpleDDS                  0      8741               FALL  1       

6.2.5::Path details for port: o_DAC_data[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[4]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 9042


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6121
---------------------------- ------
Clock To Out Delay             9042

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__134/I                                                ClkMux                     0      2073               RISE  1       
I__134/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_4_LC_1_6_6/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_4_LC_1_6_6/lcout          LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__80/I                                 Odrv4                      0      2921               RISE  1       
I__80/O                                 Odrv4                      351    3272               RISE  1       
I__81/I                                 Span4Mux_h                 0      3272               RISE  1       
I__81/O                                 Span4Mux_h                 302    3574               RISE  1       
I__82/I                                 Span4Mux_v                 0      3574               RISE  1       
I__82/O                                 Span4Mux_v                 351    3924               RISE  1       
I__83/I                                 Span4Mux_s1_v              0      3924               RISE  1       
I__83/O                                 Span4Mux_s1_v              203    4128               RISE  1       
I__84/I                                 LocalMux                   0      4128               RISE  1       
I__84/O                                 LocalMux                   330    4457               RISE  1       
I__85/I                                 IoInMux                    0      4457               RISE  1       
I__85/O                                 IoInMux                    259    4717               RISE  1       
o_DAC_data_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4717               RISE  1       
o_DAC_data_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6954               FALL  1       
o_DAC_data_obuf_4_iopad/DIN             IO_PAD                     0      6954               FALL  1       
o_DAC_data_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   9042               FALL  1       
o_DAC_data[4]                           SimpleDDS                  0      9042               FALL  1       

6.2.6::Path details for port: o_DAC_data[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[5]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 9330


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6409
---------------------------- ------
Clock To Out Delay             9330

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__134/I                                                ClkMux                     0      2073               RISE  1       
I__134/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_5_LC_1_6_5/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_5_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__91/I                                 Odrv12                     0      2921               FALL  1       
I__91/O                                 Odrv12                     540    3461               FALL  1       
I__92/I                                 Sp12to4                    0      3461               FALL  1       
I__92/O                                 Sp12to4                    449    3910               FALL  1       
I__93/I                                 Span4Mux_v                 0      3910               FALL  1       
I__93/O                                 Span4Mux_v                 372    4282               FALL  1       
I__94/I                                 Span4Mux_s1_v              0      4282               FALL  1       
I__94/O                                 Span4Mux_s1_v              196    4478               FALL  1       
I__95/I                                 LocalMux                   0      4478               FALL  1       
I__95/O                                 LocalMux                   309    4787               FALL  1       
I__96/I                                 IoInMux                    0      4787               FALL  1       
I__96/O                                 IoInMux                    217    5004               FALL  1       
o_DAC_data_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5004               FALL  1       
o_DAC_data_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7242               FALL  1       
o_DAC_data_obuf_5_iopad/DIN             IO_PAD                     0      7242               FALL  1       
o_DAC_data_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   9330               FALL  1       
o_DAC_data[5]                           SimpleDDS                  0      9330               FALL  1       

6.2.7::Path details for port: o_DAC_data[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[6]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 9330


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6409
---------------------------- ------
Clock To Out Delay             9330

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__137/I                                                ClkMux                     0      2073               RISE  1       
I__137/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_6_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_6_LC_2_6_4/lcout          LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__199/I                                Odrv12                     0      2921               FALL  1       
I__199/O                                Odrv12                     540    3461               FALL  1       
I__200/I                                Sp12to4                    0      3461               FALL  1       
I__200/O                                Sp12to4                    449    3910               FALL  1       
I__201/I                                Span4Mux_v                 0      3910               FALL  1       
I__201/O                                Span4Mux_v                 372    4282               FALL  1       
I__202/I                                Span4Mux_s1_v              0      4282               FALL  1       
I__202/O                                Span4Mux_s1_v              196    4478               FALL  1       
I__203/I                                LocalMux                   0      4478               FALL  1       
I__203/O                                LocalMux                   309    4787               FALL  1       
I__204/I                                IoInMux                    0      4787               FALL  1       
I__204/O                                IoInMux                    217    5004               FALL  1       
o_DAC_data_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5004               FALL  1       
o_DAC_data_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7242               FALL  1       
o_DAC_data_obuf_6_iopad/DIN             IO_PAD                     0      7242               FALL  1       
o_DAC_data_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   9330               FALL  1       
o_DAC_data[6]                           SimpleDDS                  0      9330               FALL  1       

6.2.8::Path details for port: o_DAC_data[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[7]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 9757


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6836
---------------------------- ------
Clock To Out Delay             9757

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__137/I                                                ClkMux                     0      2073               RISE  1       
I__137/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_7_LC_2_6_5/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_7_LC_2_6_5/lcout          LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__161/I                                Odrv12                     0      2921               FALL  1       
I__161/O                                Odrv12                     540    3461               FALL  1       
I__162/I                                Sp12to4                    0      3461               FALL  1       
I__162/O                                Sp12to4                    449    3910               FALL  1       
I__163/I                                Span4Mux_v                 0      3910               FALL  1       
I__163/O                                Span4Mux_v                 372    4282               FALL  1       
I__164/I                                Span4Mux_v                 0      4282               FALL  1       
I__164/O                                Span4Mux_v                 372    4654               FALL  1       
I__165/I                                Span4Mux_s2_v              0      4654               FALL  1       
I__165/O                                Span4Mux_s2_v              252    4906               FALL  1       
I__166/I                                LocalMux                   0      4906               FALL  1       
I__166/O                                LocalMux                   309    5215               FALL  1       
I__167/I                                IoInMux                    0      5215               FALL  1       
I__167/O                                IoInMux                    217    5432               FALL  1       
o_DAC_data_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5432               FALL  1       
o_DAC_data_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7669               FALL  1       
o_DAC_data_obuf_7_iopad/DIN             IO_PAD                     0      7669               FALL  1       
o_DAC_data_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2088   9757               FALL  1       
o_DAC_data[7]                           SimpleDDS                  0      9757               FALL  1       

6.2.9::Path details for port: o_DAC_data[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[8]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 9624


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6703
---------------------------- ------
Clock To Out Delay             9624

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__134/I                                                ClkMux                     0      2073               RISE  1       
I__134/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_8_LC_1_6_7/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_8_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__69/I                                 Odrv12                     0      2921               FALL  1       
I__69/O                                 Odrv12                     540    3461               FALL  1       
I__70/I                                 Span12Mux_s11_h            0      3461               FALL  1       
I__70/O                                 Span12Mux_s11_h            526    3987               FALL  1       
I__71/I                                 Sp12to4                    0      3987               FALL  1       
I__71/O                                 Sp12to4                    449    4436               FALL  1       
I__72/I                                 Span4Mux_s3_v              0      4436               FALL  1       
I__72/O                                 Span4Mux_s3_v              337    4773               FALL  1       
I__73/I                                 LocalMux                   0      4773               FALL  1       
I__73/O                                 LocalMux                   309    5082               FALL  1       
I__74/I                                 IoInMux                    0      5082               FALL  1       
I__74/O                                 IoInMux                    217    5299               FALL  1       
o_DAC_data_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5299               FALL  1       
o_DAC_data_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7536               FALL  1       
o_DAC_data_obuf_8_iopad/DIN             IO_PAD                     0      7536               FALL  1       
o_DAC_data_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                     2088   9624               FALL  1       
o_DAC_data[8]                           SimpleDDS                  0      9624               FALL  1       

6.2.10::Path details for port: o_DAC_data[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[9]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 9757


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6836
---------------------------- ------
Clock To Out Delay             9757

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__134/I                                                ClkMux                     0      2073               RISE  1       
I__134/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_9_LC_1_6_4/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_9_LC_1_6_4/lcout          LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__102/I                                Odrv12                     0      2921               FALL  1       
I__102/O                                Odrv12                     540    3461               FALL  1       
I__103/I                                Sp12to4                    0      3461               FALL  1       
I__103/O                                Sp12to4                    449    3910               FALL  1       
I__104/I                                Span4Mux_v                 0      3910               FALL  1       
I__104/O                                Span4Mux_v                 372    4282               FALL  1       
I__105/I                                Span4Mux_v                 0      4282               FALL  1       
I__105/O                                Span4Mux_v                 372    4654               FALL  1       
I__106/I                                Span4Mux_s2_v              0      4654               FALL  1       
I__106/O                                Span4Mux_s2_v              252    4906               FALL  1       
I__107/I                                LocalMux                   0      4906               FALL  1       
I__107/O                                LocalMux                   309    5215               FALL  1       
I__108/I                                IoInMux                    0      5215               FALL  1       
I__108/O                                IoInMux                    217    5432               FALL  1       
o_DAC_data_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5432               FALL  1       
o_DAC_data_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7669               FALL  1       
o_DAC_data_obuf_9_iopad/DIN             IO_PAD                     0      7669               FALL  1       
o_DAC_data_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                     2088   9757               FALL  1       
o_DAC_data[9]                           SimpleDDS                  0      9757               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_saw_sel 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_saw_sel
Clock Port        : i_DAC_clk
Clock Reference   : SimpleDDS|i_DAC_clk:R
Hold Time         : -78


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2459
---------------------------- ------
Hold Time                       -78

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_saw_sel                           SimpleDDS                  0      0                  FALL  1       
i_saw_sel_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_saw_sel_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_saw_sel_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_saw_sel_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__232/I                            Odrv12                     0      923                FALL  1       
I__232/O                            Odrv12                     540    1463               FALL  1       
I__233/I                            Span12Mux_s10_h            0      1463               FALL  1       
I__233/O                            Span12Mux_s10_h            470    1933               FALL  1       
I__234/I                            LocalMux                   0      1933               FALL  1       
I__234/O                            LocalMux                   309    2241               FALL  1       
I__237/I                            InMux                      0      2241               FALL  1       
I__237/O                            InMux                      217    2459               FALL  1       
o_DAC_dataZ0Z_0_LC_1_7_7/in1        LogicCell40_SEQ_MODE_1000  0      2459               FALL  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__133/I                                                ClkMux                     0      2073               RISE  1       
I__133/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_0_LC_1_7_7/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.4.2::Path details for port: i_square_sel
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_square_sel
Clock Port        : i_DAC_clk
Clock Reference   : SimpleDDS|i_DAC_clk:R
Hold Time         : -898


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -3279
---------------------------- ------
Hold Time                      -898

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_square_sel                           SimpleDDS                  0      0                  FALL  1       
i_square_sel_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_square_sel_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_square_sel_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_square_sel_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__239/I                               Odrv12                     0      923                FALL  1       
I__239/O                               Odrv12                     540    1463               FALL  1       
I__240/I                               Span12Mux_s10_h            0      1463               FALL  1       
I__240/O                               Span12Mux_s10_h            470    1933               FALL  1       
I__241/I                               Sp12to4                    0      1933               FALL  1       
I__241/O                               Sp12to4                    449    2382               FALL  1       
I__242/I                               Span4Mux_v                 0      2382               FALL  1       
I__242/O                               Span4Mux_v                 372    2753               FALL  1       
I__243/I                               LocalMux                   0      2753               FALL  1       
I__243/O                               LocalMux                   309    3062               FALL  1       
I__246/I                               InMux                      0      3062               FALL  1       
I__246/O                               InMux                      217    3279               FALL  1       
o_DAC_dataZ0Z_0_LC_1_7_7/in0           LogicCell40_SEQ_MODE_1000  0      3279               FALL  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__133/I                                                ClkMux                     0      2073               RISE  1       
I__133/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_0_LC_1_7_7/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.4.3::Path details for port: i_trig_sel
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_trig_sel
Clock Port        : i_DAC_clk
Clock Reference   : SimpleDDS|i_DAC_clk:R
Hold Time         : -407


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2788
---------------------------- ------
Hold Time                      -407

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_trig_sel                              SimpleDDS                  0      0                  FALL  1       
i_trig_sel_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
i_trig_sel_ibuf_iopad/DOUT              IO_PAD                     460    460                FALL  1       
i_trig_sel_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_trig_sel_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__64/I                                 Odrv12                     0      923                FALL  1       
I__64/O                                 Odrv12                     540    1463               FALL  1       
I__65/I                                 Span12Mux_s9_h             0      1463               FALL  1       
I__65/O                                 Span12Mux_s9_h             435    1898               FALL  1       
I__66/I                                 LocalMux                   0      1898               FALL  1       
I__66/O                                 LocalMux                   309    2206               FALL  1       
I__68/I                                 InMux                      0      2206               FALL  1       
I__68/O                                 InMux                      217    2424               FALL  1       
i_trig_sel_ibuf_RNILIDK_LC_1_7_6/in0    LogicCell40_SEQ_MODE_0000  0      2424               FALL  1       
i_trig_sel_ibuf_RNILIDK_LC_1_7_6/ltout  LogicCell40_SEQ_MODE_0000  365    2788               RISE  1       
I__231/I                                CascadeMux                 0      2788               RISE  1       
I__231/O                                CascadeMux                 0      2788               RISE  1       
o_DAC_dataZ0Z_0_LC_1_7_7/in2            LogicCell40_SEQ_MODE_1000  0      2788               RISE  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__133/I                                                ClkMux                     0      2073               RISE  1       
I__133/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_0_LC_1_7_7/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_DAC_data[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[0]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 8363


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5442
---------------------------- ------
Clock To Out Delay             8363

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__133/I                                                ClkMux                     0      2073               RISE  1       
I__133/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_0_LC_1_7_7/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_0_LC_1_7_7/lcout          LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__226/I                                Odrv4                      0      2921               FALL  1       
I__226/O                                Odrv4                      372    3293               FALL  1       
I__227/I                                Span4Mux_v                 0      3293               FALL  1       
I__227/O                                Span4Mux_v                 372    3665               FALL  1       
I__228/I                                Span4Mux_s2_v              0      3665               FALL  1       
I__228/O                                Span4Mux_s2_v              252    3917               FALL  1       
I__229/I                                LocalMux                   0      3917               FALL  1       
I__229/O                                LocalMux                   309    4226               FALL  1       
I__230/I                                IoInMux                    0      4226               FALL  1       
I__230/O                                IoInMux                    217    4443               FALL  1       
o_DAC_data_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4443               FALL  1       
o_DAC_data_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6449               RISE  1       
o_DAC_data_obuf_0_iopad/DIN             IO_PAD                     0      6449               RISE  1       
o_DAC_data_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   8363               RISE  1       
o_DAC_data[0]                           SimpleDDS                  0      8363               RISE  1       

6.5.2::Path details for port: o_DAC_data[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[1]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 8258


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5337
---------------------------- ------
Clock To Out Delay             8258

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__137/I                                                ClkMux                     0      2073               RISE  1       
I__137/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_1_LC_2_6_2/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_1_LC_2_6_2/lcout          LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__211/I                                Odrv4                      0      2921               FALL  1       
I__211/O                                Odrv4                      372    3293               FALL  1       
I__212/I                                Span4Mux_s1_v              0      3293               FALL  1       
I__212/O                                Span4Mux_s1_v              196    3489               FALL  1       
I__213/I                                IoSpan4Mux                 0      3489               FALL  1       
I__213/O                                IoSpan4Mux                 323    3812               FALL  1       
I__214/I                                LocalMux                   0      3812               FALL  1       
I__214/O                                LocalMux                   309    4121               FALL  1       
I__215/I                                IoInMux                    0      4121               FALL  1       
I__215/O                                IoInMux                    217    4338               FALL  1       
o_DAC_data_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4338               FALL  1       
o_DAC_data_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6344               RISE  1       
o_DAC_data_obuf_1_iopad/DIN             IO_PAD                     0      6344               RISE  1       
o_DAC_data_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   8258               RISE  1       
o_DAC_data[1]                           SimpleDDS                  0      8258               RISE  1       

6.5.3::Path details for port: o_DAC_data[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[2]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 8307


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5386
---------------------------- ------
Clock To Out Delay             8307

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__134/I                                                ClkMux                     0      2073               RISE  1       
I__134/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_2_LC_1_6_2/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_2_LC_1_6_2/lcout          LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__123/I                                Odrv4                      0      2921               FALL  1       
I__123/O                                Odrv4                      372    3293               FALL  1       
I__124/I                                Span4Mux_v                 0      3293               FALL  1       
I__124/O                                Span4Mux_v                 372    3665               FALL  1       
I__125/I                                Span4Mux_s1_v              0      3665               FALL  1       
I__125/O                                Span4Mux_s1_v              196    3861               FALL  1       
I__126/I                                LocalMux                   0      3861               FALL  1       
I__126/O                                LocalMux                   309    4170               FALL  1       
I__127/I                                IoInMux                    0      4170               FALL  1       
I__127/O                                IoInMux                    217    4387               FALL  1       
o_DAC_data_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4387               FALL  1       
o_DAC_data_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6393               RISE  1       
o_DAC_data_obuf_2_iopad/DIN             IO_PAD                     0      6393               RISE  1       
o_DAC_data_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   8307               RISE  1       
o_DAC_data[2]                           SimpleDDS                  0      8307               RISE  1       

6.5.4::Path details for port: o_DAC_data[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[3]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 8307


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5386
---------------------------- ------
Clock To Out Delay             8307

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__134/I                                                ClkMux                     0      2073               RISE  1       
I__134/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_3_LC_1_6_3/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_3_LC_1_6_3/lcout          LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__113/I                                Odrv4                      0      2921               FALL  1       
I__113/O                                Odrv4                      372    3293               FALL  1       
I__114/I                                Span4Mux_v                 0      3293               FALL  1       
I__114/O                                Span4Mux_v                 372    3665               FALL  1       
I__115/I                                Span4Mux_s1_v              0      3665               FALL  1       
I__115/O                                Span4Mux_s1_v              196    3861               FALL  1       
I__116/I                                LocalMux                   0      3861               FALL  1       
I__116/O                                LocalMux                   309    4170               FALL  1       
I__117/I                                IoInMux                    0      4170               FALL  1       
I__117/O                                IoInMux                    217    4387               FALL  1       
o_DAC_data_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4387               FALL  1       
o_DAC_data_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6393               RISE  1       
o_DAC_data_obuf_3_iopad/DIN             IO_PAD                     0      6393               RISE  1       
o_DAC_data_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   8307               RISE  1       
o_DAC_data[3]                           SimpleDDS                  0      8307               RISE  1       

6.5.5::Path details for port: o_DAC_data[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[4]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 8623


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5702
---------------------------- ------
Clock To Out Delay             8623

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__134/I                                                ClkMux                     0      2073               RISE  1       
I__134/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_4_LC_1_6_6/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_4_LC_1_6_6/lcout          LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__80/I                                 Odrv4                      0      2921               FALL  1       
I__80/O                                 Odrv4                      372    3293               FALL  1       
I__81/I                                 Span4Mux_h                 0      3293               FALL  1       
I__81/O                                 Span4Mux_h                 316    3609               FALL  1       
I__82/I                                 Span4Mux_v                 0      3609               FALL  1       
I__82/O                                 Span4Mux_v                 372    3980               FALL  1       
I__83/I                                 Span4Mux_s1_v              0      3980               FALL  1       
I__83/O                                 Span4Mux_s1_v              196    4177               FALL  1       
I__84/I                                 LocalMux                   0      4177               FALL  1       
I__84/O                                 LocalMux                   309    4485               FALL  1       
I__85/I                                 IoInMux                    0      4485               FALL  1       
I__85/O                                 IoInMux                    217    4703               FALL  1       
o_DAC_data_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4703               FALL  1       
o_DAC_data_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6709               RISE  1       
o_DAC_data_obuf_4_iopad/DIN             IO_PAD                     0      6709               RISE  1       
o_DAC_data_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   8623               RISE  1       
o_DAC_data[4]                           SimpleDDS                  0      8623               RISE  1       

6.5.6::Path details for port: o_DAC_data[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[5]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 8903


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5982
---------------------------- ------
Clock To Out Delay             8903

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__134/I                                                ClkMux                     0      2073               RISE  1       
I__134/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_5_LC_1_6_5/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_5_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__91/I                                 Odrv12                     0      2921               RISE  1       
I__91/O                                 Odrv12                     491    3412               RISE  1       
I__92/I                                 Sp12to4                    0      3412               RISE  1       
I__92/O                                 Sp12to4                    428    3840               RISE  1       
I__93/I                                 Span4Mux_v                 0      3840               RISE  1       
I__93/O                                 Span4Mux_v                 351    4191               RISE  1       
I__94/I                                 Span4Mux_s1_v              0      4191               RISE  1       
I__94/O                                 Span4Mux_s1_v              203    4394               RISE  1       
I__95/I                                 LocalMux                   0      4394               RISE  1       
I__95/O                                 LocalMux                   330    4724               RISE  1       
I__96/I                                 IoInMux                    0      4724               RISE  1       
I__96/O                                 IoInMux                    259    4983               RISE  1       
o_DAC_data_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4983               RISE  1       
o_DAC_data_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6989               RISE  1       
o_DAC_data_obuf_5_iopad/DIN             IO_PAD                     0      6989               RISE  1       
o_DAC_data_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   8903               RISE  1       
o_DAC_data[5]                           SimpleDDS                  0      8903               RISE  1       

6.5.7::Path details for port: o_DAC_data[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[6]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 8903


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5982
---------------------------- ------
Clock To Out Delay             8903

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__137/I                                                ClkMux                     0      2073               RISE  1       
I__137/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_6_LC_2_6_4/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_6_LC_2_6_4/lcout          LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__199/I                                Odrv12                     0      2921               RISE  1       
I__199/O                                Odrv12                     491    3412               RISE  1       
I__200/I                                Sp12to4                    0      3412               RISE  1       
I__200/O                                Sp12to4                    428    3840               RISE  1       
I__201/I                                Span4Mux_v                 0      3840               RISE  1       
I__201/O                                Span4Mux_v                 351    4191               RISE  1       
I__202/I                                Span4Mux_s1_v              0      4191               RISE  1       
I__202/O                                Span4Mux_s1_v              203    4394               RISE  1       
I__203/I                                LocalMux                   0      4394               RISE  1       
I__203/O                                LocalMux                   330    4724               RISE  1       
I__204/I                                IoInMux                    0      4724               RISE  1       
I__204/O                                IoInMux                    259    4983               RISE  1       
o_DAC_data_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4983               RISE  1       
o_DAC_data_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6989               RISE  1       
o_DAC_data_obuf_6_iopad/DIN             IO_PAD                     0      6989               RISE  1       
o_DAC_data_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   8903               RISE  1       
o_DAC_data[6]                           SimpleDDS                  0      8903               RISE  1       

6.5.8::Path details for port: o_DAC_data[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[7]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 9303


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6382
---------------------------- ------
Clock To Out Delay             9303

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__137/I                                                ClkMux                     0      2073               RISE  1       
I__137/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_7_LC_2_6_5/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_7_LC_2_6_5/lcout          LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__161/I                                Odrv12                     0      2921               RISE  1       
I__161/O                                Odrv12                     491    3412               RISE  1       
I__162/I                                Sp12to4                    0      3412               RISE  1       
I__162/O                                Sp12to4                    428    3840               RISE  1       
I__163/I                                Span4Mux_v                 0      3840               RISE  1       
I__163/O                                Span4Mux_v                 351    4191               RISE  1       
I__164/I                                Span4Mux_v                 0      4191               RISE  1       
I__164/O                                Span4Mux_v                 351    4541               RISE  1       
I__165/I                                Span4Mux_s2_v              0      4541               RISE  1       
I__165/O                                Span4Mux_s2_v              252    4794               RISE  1       
I__166/I                                LocalMux                   0      4794               RISE  1       
I__166/O                                LocalMux                   330    5124               RISE  1       
I__167/I                                IoInMux                    0      5124               RISE  1       
I__167/O                                IoInMux                    259    5383               RISE  1       
o_DAC_data_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5383               RISE  1       
o_DAC_data_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7389               RISE  1       
o_DAC_data_obuf_7_iopad/DIN             IO_PAD                     0      7389               RISE  1       
o_DAC_data_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     1914   9303               RISE  1       
o_DAC_data[7]                           SimpleDDS                  0      9303               RISE  1       

6.5.9::Path details for port: o_DAC_data[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[8]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 9135


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6214
---------------------------- ------
Clock To Out Delay             9135

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__134/I                                                ClkMux                     0      2073               RISE  1       
I__134/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_8_LC_1_6_7/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_8_LC_1_6_7/lcout          LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__69/I                                 Odrv12                     0      2921               RISE  1       
I__69/O                                 Odrv12                     491    3412               RISE  1       
I__70/I                                 Span12Mux_s11_h            0      3412               RISE  1       
I__70/O                                 Span12Mux_s11_h            470    3882               RISE  1       
I__71/I                                 Sp12to4                    0      3882               RISE  1       
I__71/O                                 Sp12to4                    428    4310               RISE  1       
I__72/I                                 Span4Mux_s3_v              0      4310               RISE  1       
I__72/O                                 Span4Mux_s3_v              316    4626               RISE  1       
I__73/I                                 LocalMux                   0      4626               RISE  1       
I__73/O                                 LocalMux                   330    4955               RISE  1       
I__74/I                                 IoInMux                    0      4955               RISE  1       
I__74/O                                 IoInMux                    259    5215               RISE  1       
o_DAC_data_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5215               RISE  1       
o_DAC_data_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7221               RISE  1       
o_DAC_data_obuf_8_iopad/DIN             IO_PAD                     0      7221               RISE  1       
o_DAC_data_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                     1914   9135               RISE  1       
o_DAC_data[8]                           SimpleDDS                  0      9135               RISE  1       

6.5.10::Path details for port: o_DAC_data[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_DAC_data[9]
Clock Port         : i_DAC_clk
Clock Reference    : SimpleDDS|i_DAC_clk:R
Clock to Out Delay : 9303


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6382
---------------------------- ------
Clock To Out Delay             9303

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_DAC_clk                                               SimpleDDS                  0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_DAC_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_DAC_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__131/I                                                gio2CtrlBuf                0      1918               RISE  1       
I__131/O                                                gio2CtrlBuf                0      1918               RISE  1       
I__132/I                                                GlobalMux                  0      1918               RISE  1       
I__132/O                                                GlobalMux                  154    2073               RISE  1       
I__134/I                                                ClkMux                     0      2073               RISE  1       
I__134/O                                                ClkMux                     309    2381               RISE  1       
o_DAC_dataZ0Z_9_LC_1_6_4/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
o_DAC_dataZ0Z_9_LC_1_6_4/lcout          LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__102/I                                Odrv12                     0      2921               RISE  1       
I__102/O                                Odrv12                     491    3412               RISE  1       
I__103/I                                Sp12to4                    0      3412               RISE  1       
I__103/O                                Sp12to4                    428    3840               RISE  1       
I__104/I                                Span4Mux_v                 0      3840               RISE  1       
I__104/O                                Span4Mux_v                 351    4191               RISE  1       
I__105/I                                Span4Mux_v                 0      4191               RISE  1       
I__105/O                                Span4Mux_v                 351    4541               RISE  1       
I__106/I                                Span4Mux_s2_v              0      4541               RISE  1       
I__106/O                                Span4Mux_s2_v              252    4794               RISE  1       
I__107/I                                LocalMux                   0      4794               RISE  1       
I__107/O                                LocalMux                   330    5124               RISE  1       
I__108/I                                IoInMux                    0      5124               RISE  1       
I__108/O                                IoInMux                    259    5383               RISE  1       
o_DAC_data_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5383               RISE  1       
o_DAC_data_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7389               RISE  1       
o_DAC_data_obuf_9_iopad/DIN             IO_PAD                     0      7389               RISE  1       
o_DAC_data_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                     1914   9303               RISE  1       
o_DAC_data[9]                           SimpleDDS                  0      9303               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

