

================================================================
== Vitis HLS Report for 'store'
================================================================
* Date:           Mon Nov 28 00:22:39 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        hotspot3D.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262154|   262154|  0.873 ms|  0.873 ms|  262154|  262154|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_61_1_VITIS_LOOP_62_2_VITIS_LOOP_63_3  |   262147|   262147|         5|          1|          1|  262144|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     302|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     157|    -|
|Register             |        -|     -|      273|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      273|     491|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln61_1_fu_248_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln61_2_fu_236_p2       |         +|   0|  0|  26|          19|           1|
    |add_ln61_fu_210_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln62_1_fu_332_p2       |         +|   0|  0|  21|          14|           1|
    |add_ln62_fu_298_p2         |         +|   0|  0|  17|          10|           1|
    |add_ln63_fu_326_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln64_1_fu_373_p2       |         +|   0|  0|  25|          18|          18|
    |add_ln64_fu_356_p2         |         +|   0|  0|  22|          15|          15|
    |and_ln61_fu_292_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln61_fu_242_p2        |      icmp|   0|  0|  14|          19|          20|
    |icmp_ln62_fu_254_p2        |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln63_fu_286_p2        |      icmp|   0|  0|   9|           4|           5|
    |or_ln62_fu_304_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln61_1_fu_268_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln61_fu_260_p3      |    select|   0|  0|  10|           1|           1|
    |select_ln62_1_fu_318_p3    |    select|   0|  0|  10|           1|          10|
    |select_ln62_2_fu_338_p3    |    select|   0|  0|  14|           1|           1|
    |select_ln62_fu_310_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    |xor_ln61_fu_280_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 302|         201|         169|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  49|          9|    1|          9|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4     |   9|          2|    1|          2|
    |ap_phi_mux_x_phi_fu_180_p4  |   9|          2|   10|         20|
    |ap_phi_mux_y_phi_fu_158_p4  |   9|          2|    7|         14|
    |gmem2_blk_n_AW              |   9|          2|    1|          2|
    |gmem2_blk_n_B               |   9|          2|    1|          2|
    |gmem2_blk_n_W               |   9|          2|    1|          2|
    |indvar_flatten13_reg_143    |   9|          2|   19|         38|
    |indvar_flatten_reg_165      |   9|          2|   14|         28|
    |x_reg_176                   |   9|          2|   10|         20|
    |y_reg_154                   |   9|          2|    7|         14|
    |z_reg_187                   |   9|          2|    4|          8|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 157|         33|   77|        161|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln64_1_reg_433        |  18|   0|   18|          0|
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |gmem2_addr_reg_387        |  64|   0|   64|          0|
    |icmp_ln61_reg_398         |   1|   0|    1|          0|
    |indvar_flatten13_reg_143  |  19|   0|   19|          0|
    |indvar_flatten_reg_165    |  14|   0|   14|          0|
    |select_ln61_1_reg_402     |   7|   0|    7|          0|
    |select_ln62_1_reg_417     |  10|   0|   10|          0|
    |select_ln62_reg_412       |   4|   0|    4|          0|
    |src_load_reg_443          |  32|   0|   32|          0|
    |trunc_ln64_reg_407        |   6|   0|    6|          0|
    |x_reg_176                 |  10|   0|   10|          0|
    |y_reg_154                 |   7|   0|    7|          0|
    |z_reg_187                 |   4|   0|    4|          0|
    |icmp_ln61_reg_398         |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 273|  32|  210|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         store|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         store|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         store|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         store|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         store|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         store|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|         gmem2|       pointer|
|dst                   |   in|   64|     ap_none|           dst|        scalar|
|src_address0          |  out|   18|   ap_memory|           src|         array|
|src_ce0               |  out|    1|   ap_memory|           src|         array|
|src_q0                |   in|   32|   ap_memory|           src|         array|
|row                   |   in|    9|     ap_none|           row|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

