// Seed: 1920318918
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign id_1 = -1'b0;
  uwire id_2 = id_2, id_3;
  assign id_1 = id_2;
  wire id_4;
  assign id_3 = id_3;
  wire id_5;
  wire id_6, id_7, id_8;
  wire id_9;
  wire id_10;
  assign id_8 = id_9;
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_2 = id_1;
  assign id_1 = id_2;
  module_0 modCall_1 (id_2);
endmodule
module module_2;
  parameter id_1 = id_1;
  assign module_3.type_8 = 0;
endmodule
module module_3 (
    output wor id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5
);
  id_7(
      -1, -1
  );
  xnor primCall (id_0, id_2, id_3, id_4, id_5, id_7);
  module_2 modCall_1 ();
endmodule
