From: Israel Rukshin <israelr@mellanox.com>
Subject: [PATCH] BACKPORT: drivers/nvme/host/pci.c

Change-Id: I126cff9b8793bd2de2ee0cce424f41fcebe7fb78
---
 drivers/nvme/host/pci.c | 504 +++++++++++++++++++++++++++++++++++++++++++++++-
 1 file changed, 501 insertions(+), 3 deletions(-)

--- a/drivers/nvme/host/pci.c
+++ b/drivers/nvme/host/pci.c
@@ -16,13 +16,22 @@
 #include <linux/mm.h>
 #include <linux/module.h>
 #include <linux/mutex.h>
+#ifdef HAVE_ONCE_H
 #include <linux/once.h>
+#endif
 #include <linux/pci.h>
 #include <linux/nvme-peer.h>
 #include <linux/t10-pi.h>
 #include <linux/types.h>
+#ifdef HAVE_IO_64_NONATOMIC_LO_HI_H
 #include <linux/io-64-nonatomic-lo-hi.h>
+#else
+#include <asm-generic/io-64-nonatomic-lo-hi.h>
+#endif
+#ifdef HAVE_LINUX_SED_OPAL_H
 #include <linux/sed-opal.h>
+#endif
+#include <linux/sizes.h>
 #include <linux/pci-p2pdma.h>
 
 #include "trace.h"
@@ -68,6 +77,7 @@ static int io_queue_depth = 1024;
 module_param_cb(io_queue_depth, &io_queue_depth_ops, &io_queue_depth, 0644);
 MODULE_PARM_DESC(io_queue_depth, "set io queue depth, should >= 2");
 
+#ifdef HAVE_BLK_MQ_HCTX_TYPE
 static int queue_count_set(const char *val, const struct kernel_param *kp);
 static const struct kernel_param_ops queue_count_ops = {
 	.set = queue_count_set,
@@ -83,6 +93,14 @@ MODULE_PARM_DESC(write_queues,
 static int poll_queues = 0;
 module_param_cb(poll_queues, &queue_count_ops, &poll_queues, 0644);
 MODULE_PARM_DESC(poll_queues, "Number of queues to use for polled IO.");
+#else
+static int write_queues = 0;
+MODULE_PARM_DESC(write_queues,
+	"Number of queues to use for writes [deprecated]");
+
+static int poll_queues = 0;
+MODULE_PARM_DESC(poll_queues, "Number of queues to use for polled IO [deprecated]");
+#endif
 
 static int num_p2p_queues_set(const char *val, const struct kernel_param *kp);
 static const struct kernel_param_ops num_p2p_queues_ops = {
@@ -118,10 +136,17 @@ struct nvme_dev {
 	struct dma_pool *prp_small_pool;
 	unsigned online_queues;
 	unsigned max_qid;
+#ifdef HAVE_BLK_MQ_HCTX_TYPE
 	unsigned io_queues[HCTX_MAX_TYPES];
+#endif
+#if defined(HAVE_PCI_IRQ_API) && defined(HAVE_IRQ_CALC_AFFINITY_VECTORS_3_ARGS)
 	unsigned int num_vecs;
+#endif
 	int q_depth;
 	u32 db_stride;
+#ifndef HAVE_PCI_IRQ_API
+	struct msix_entry *entry;
+#endif
 	void __iomem *bar;
 	unsigned long bar_mapped_size;
 	struct work_struct remove_work;
@@ -161,6 +186,7 @@ static int io_queue_depth_set(const char
 	return param_set_int(val, kp);
 }
 
+#ifdef HAVE_BLK_MQ_HCTX_TYPE
 static int queue_count_set(const char *val, const struct kernel_param *kp)
 {
 	int n, ret;
@@ -173,6 +199,7 @@ static int queue_count_set(const char *v
 
 	return param_set_int(val, kp);
 }
+#endif
 
 static int num_p2p_queues_set(const char *val, const struct kernel_param *kp)
 {
@@ -207,6 +234,9 @@ static inline struct nvme_dev *to_nvme_d
  */
 struct nvme_queue {
 	struct nvme_dev *dev;
+#ifndef HAVE_PCI_FREE_IRQ
+	char irqname[24];	/* nvme4294967295-65535\0 */
+#endif
 	spinlock_t sq_lock;
 	struct nvme_command *sq_cmds;
 	 /* only used for poll queues: */
@@ -219,7 +249,9 @@ struct nvme_queue {
 	u16 q_depth;
 	u16 cq_vector;
 	u16 sq_tail;
+#ifdef HAVE_BLK_MQ_OPS_COMMIT_RQS
 	u16 last_sq_tail;
+#endif
 	u16 cq_head;
 	u16 last_cq_head;
 	u16 qid;
@@ -254,8 +286,12 @@ struct nvme_iod {
 	int npages;		/* In the PRP list. 0 means small pool in use */
 	int nents;		/* Used in scatterlist */
 	dma_addr_t first_dma;
+#if defined(HAVE_BLKDEV_DMA_MAP_BVEC) && defined(HAVE_BLKDEV_REQ_BVEC)
 	unsigned int dma_len;	/* length of single DMA segment mapping */
 	dma_addr_t meta_dma;
+#else
+	struct scatterlist meta_sg;
+#endif
 	struct scatterlist *sg;
 };
 
@@ -270,11 +306,19 @@ static int nvme_peer_init_resource(struc
 
 	if (mask & NVME_PEER_SQT_DBR)
 		/* Calculation from NVMe 1.2.1 SPEC */
+#ifndef CONFIG_PPC
 		nvmeq->resource.sqt_dbr_addr = pci_bus_address(pdev, 0) + (0x1000 + ((2 * (qid)) * (4 << NVME_CAP_STRIDE(dev->ctrl.cap))));
+#else
+		nvmeq->resource.sqt_dbr_addr = 0x800000000000000 | (pci_resource_start(pdev, 0) + (0x1000 + ((2 * (qid)) * (4 << NVME_CAP_STRIDE(dev->ctrl.cap)))));
+#endif
 
 	if (mask & NVME_PEER_CQH_DBR)
 		/* Calculation from NVMe 1.2.1 SPEC */
+#ifndef CONFIG_PPC
 		nvmeq->resource.cqh_dbr_addr = pci_bus_address(pdev, 0) + (0x1000 + ((2 * (qid) + 1) * (4 << NVME_CAP_STRIDE(dev->ctrl.cap))));
+#else
+		nvmeq->resource.cqh_dbr_addr = 0x800000000000000 | (pci_resource_start(pdev, 0) + (0x1000 + ((2 * (qid) + 1) * (4 << NVME_CAP_STRIDE(dev->ctrl.cap)))));
+#endif
 
 	if (mask & NVME_PEER_SQ_PAS)
 		nvmeq->resource.sq_dma_addr = nvmeq->sq_dma_addr;
@@ -513,6 +557,17 @@ static unsigned int nvme_pci_iod_alloc_s
 	return alloc_size + sizeof(struct scatterlist) * nseg;
 }
 
+#ifndef HAVE_PCI_FREE_IRQ
+static int nvmeq_irq(struct nvme_queue *nvmeq)
+{
+#ifdef HAVE_PCI_IRQ_API
+	return pci_irq_vector(to_pci_dev(nvmeq->dev->dev), nvmeq->cq_vector);
+#else
+	return nvmeq->dev->entry[nvmeq->cq_vector].vector;
+#endif
+}
+#endif
+
 static int nvme_admin_init_hctx(struct blk_mq_hw_ctx *hctx, void *data,
 				unsigned int hctx_idx)
 {
@@ -549,6 +604,7 @@ static int nvme_init_hctx(struct blk_mq_
 	return 0;
 }
 
+#ifdef HAVE_BLK_MQ_OPS_INIT_REQUEST_HAS_4_PARAMS
 static int nvme_init_request(struct blk_mq_tag_set *set, struct request *req,
 		unsigned int hctx_idx, unsigned int numa_node)
 {
@@ -563,16 +619,53 @@ static int nvme_init_request(struct blk_
 	nvme_req(req)->ctrl = &dev->ctrl;
 	return 0;
 }
+#else
+static int nvme_init_request(void *data, struct request *req,
+		unsigned int hctx_idx, unsigned int rq_idx,
+		unsigned int numa_node)
+{
+	struct nvme_dev *dev = data;
+	struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
+	struct nvme_queue *nvmeq = &dev->queues[hctx_idx + 1];
+
+	BUG_ON(!nvmeq);
+	iod->nvmeq = nvmeq;
+
+	nvme_req(req)->ctrl = &dev->ctrl;
+	return 0;
+}
 
+static int nvme_admin_init_request(void *data, struct request *req,
+		unsigned int hctx_idx, unsigned int rq_idx,
+		unsigned int numa_node)
+{
+	struct nvme_dev *dev = data;
+	struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
+	struct nvme_queue *nvmeq = &dev->queues[0];
+
+	BUG_ON(!nvmeq);
+	iod->nvmeq = nvmeq;
+
+	nvme_req(req)->ctrl = &dev->ctrl;
+	return 0;
+}
+#endif
+
+#if defined(HAVE_BLK_MQ_OPS_MAP_QUEUES) && \
+	(defined(HAVE_PCI_IRQ_GET_AFFINITY) || \
+	defined(HAVE_BLK_MQ_PCI_MAP_QUEUES_3_ARGS))
 static int queue_irq_offset(struct nvme_dev *dev)
 {
+#if defined(HAVE_PCI_IRQ_API) && defined(HAVE_IRQ_CALC_AFFINITY_VECTORS_3_ARGS)
 	/* if we have more than 1 vec, admin queue offsets us by 1 */
 	if (dev->num_vecs > 1)
 		return 1;
+#endif
 
 	return 0;
 }
 
+#ifdef HAVE_BLK_MQ_HCTX_TYPE
 static int nvme_pci_map_queues(struct blk_mq_tag_set *set)
 {
 	struct nvme_dev *dev = set->driver_data;
@@ -603,7 +696,26 @@ static int nvme_pci_map_queues(struct bl
 
 	return 0;
 }
+#else
+static int nvme_pci_map_queues(struct blk_mq_tag_set *set)
+{
+	struct nvme_dev *dev = set->driver_data;
+	int offset = queue_irq_offset(dev);
+
+#ifdef HAVE_BLK_MQ_PCI_MAP_QUEUES_3_ARGS
+#ifdef HAVE_BLK_MQ_QUEUE_MAP
+	return blk_mq_pci_map_queues(&set->map[0], to_pci_dev(dev->dev), offset);
+#else
+	return blk_mq_pci_map_queues(set, to_pci_dev(dev->dev), offset);
+#endif
+#else
+	return __blk_mq_pci_map_queues(set, to_pci_dev(dev->dev), offset);
+#endif /* HAVE_BLK_MQ_PCI_MAP_QUEUES_3_ARGS */
+}
+#endif /* HAVE_BLK_MQ_TAG_SET_NR_MAPS */
+#endif
 
+#ifdef HAVE_BLK_MQ_OPS_COMMIT_RQS
 /*
  * Write sq tail if we are asked to, or if the next command would wrap.
  */
@@ -623,6 +735,7 @@ static inline void nvme_write_sq_db(stru
 		writel(nvmeq->sq_tail, nvmeq->q_db);
 	nvmeq->last_sq_tail = nvmeq->sq_tail;
 }
+#endif
 
 /**
  * nvme_submit_cmd() - Copy a command into a queue and ring the doorbell
@@ -637,10 +750,17 @@ static void nvme_submit_cmd(struct nvme_
 	memcpy(&nvmeq->sq_cmds[nvmeq->sq_tail], cmd, sizeof(*cmd));
 	if (++nvmeq->sq_tail == nvmeq->q_depth)
 		nvmeq->sq_tail = 0;
+#ifdef HAVE_BLK_MQ_OPS_COMMIT_RQS
 	nvme_write_sq_db(nvmeq, write_sq);
+#else
+	if (nvme_dbbuf_update_and_check_event(nvmeq->sq_tail,
+			nvmeq->dbbuf_sq_db, nvmeq->dbbuf_sq_ei))
+		writel(nvmeq->sq_tail, nvmeq->q_db);
+#endif
 	spin_unlock(&nvmeq->sq_lock);
 }
 
+#ifdef HAVE_BLK_MQ_OPS_COMMIT_RQS
 static void nvme_commit_rqs(struct blk_mq_hw_ctx *hctx)
 {
 	struct nvme_queue *nvmeq = hctx->driver_data;
@@ -650,6 +770,7 @@ static void nvme_commit_rqs(struct blk_m
 		nvme_write_sq_db(nvmeq, true);
 	spin_unlock(&nvmeq->sq_lock);
 }
+#endif
 
 static void **nvme_pci_iod_list(struct request *req)
 {
@@ -666,7 +787,11 @@ static inline bool nvme_pci_use_sgls(str
 	if (nseg == 0)
 		return false;
 
+#ifdef HAVE_BLK_RQ_NR_PAYLOAD_BYTES
 	avg_seg_size = DIV_ROUND_UP(blk_rq_payload_bytes(req), nseg);
+#else
+	avg_seg_size = DIV_ROUND_UP(nvme_map_len(req), nseg);
+#endif
 
 	if (!(dev->ctrl.sgls & ((1 << 0) | (1 << 1))))
 		return false;
@@ -686,6 +811,7 @@ static void nvme_unmap_data(struct nvme_
 	dma_addr_t dma_addr = iod->first_dma, next_dma_addr;
 	int i;
 
+#if defined(HAVE_BLKDEV_DMA_MAP_BVEC) && defined(HAVE_BLKDEV_REQ_BVEC)
 	if (iod->dma_len) {
 		dma_unmap_page(dev->dev, dma_addr, iod->dma_len, dma_dir);
 		return;
@@ -697,6 +823,13 @@ static void nvme_unmap_data(struct nvme_
 	if (!is_pci_p2pdma_page(sg_page(iod->sg)))
 		dma_unmap_sg(dev->dev, iod->sg, iod->nents, rq_dma_dir(req));
 
+#else
+	if (iod->nents) {
+		/* P2PDMA requests do not need to be unmapped */
+		if (!is_pci_p2pdma_page(sg_page(iod->sg)))
+			dma_unmap_sg(dev->dev, iod->sg, iod->nents, dma_dir);
+	}
+#endif
 
 	if (iod->npages == 0)
 		dma_pool_free(dev->prp_small_pool, nvme_pci_iod_list(req)[0],
@@ -723,6 +856,7 @@ static void nvme_unmap_data(struct nvme_
 	mempool_free(iod->sg, dev->iod_mempool);
 }
 
+#ifdef HAVE_ONCE_H
 static void nvme_print_sgl(struct scatterlist *sgl, int nents)
 {
 	int i;
@@ -736,13 +870,18 @@ static void nvme_print_sgl(struct scatte
 			sg_dma_len(sg));
 	}
 }
+#endif
 
 static blk_status_t nvme_pci_setup_prps(struct nvme_dev *dev,
 		struct request *req, struct nvme_rw_command *cmnd)
 {
 	struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
 	struct dma_pool *pool;
+#ifdef HAVE_BLK_RQ_NR_PAYLOAD_BYTES
 	int length = blk_rq_payload_bytes(req);
+#else
+	int length = nvme_map_len(req);
+#endif
 	struct scatterlist *sg = iod->sg;
 	int dma_len = sg_dma_len(sg);
 	u64 dma_addr = sg_dma_address(sg);
@@ -824,9 +963,31 @@ done:
 	return BLK_STS_OK;
 
  bad_sgl:
+#ifdef HAVE_ONCE_H
 	WARN(DO_ONCE(nvme_print_sgl, iod->sg, iod->nents),
 			"Invalid SGL for payload:%d nents:%d\n",
+#ifdef HAVE_BLK_RQ_NR_PAYLOAD_BYTES
 			blk_rq_payload_bytes(req), iod->nents);
+#else
+			nvme_map_len(req), iod->nents);
+#endif
+#else
+	if (WARN_ONCE(1, "Invalid SGL for payload:%d nents:%d\n",
+#ifdef HAVE_BLK_RQ_NR_PAYLOAD_BYTES
+		      blk_rq_payload_bytes(req), iod->nents)) {
+#else
+		      nvme_map_len(req), iod->nents)) {
+#endif
+		for_each_sg(iod->sg, sg, iod->nents, i) {
+			dma_addr_t phys = sg_phys(sg);
+			pr_warn("sg[%d] phys_addr:%pad offset:%d length:%d "
+				"dma_address:%pad dma_length:%d\n", i, &phys,
+				sg->offset, sg->length,
+				&sg_dma_address(sg),
+				sg_dma_len(sg));
+		}
+	}
+#endif
 	return BLK_STS_IOERR;
 }
 
@@ -910,6 +1071,7 @@ static blk_status_t nvme_pci_setup_sgls(
 	return BLK_STS_OK;
 }
 
+#if defined(HAVE_BLKDEV_DMA_MAP_BVEC) && defined(HAVE_BLKDEV_REQ_BVEC)
 static blk_status_t nvme_setup_prp_simple(struct nvme_dev *dev,
 		struct request *req, struct nvme_rw_command *cmnd,
 		struct bio_vec *bv)
@@ -945,6 +1107,7 @@ static blk_status_t nvme_setup_sgl_simpl
 	cmnd->dptr.sgl.type = NVME_SGL_FMT_DATA_DESC << 4;
 	return 0;
 }
+#endif
 
 static blk_status_t nvme_map_data(struct nvme_dev *dev, struct request *req,
 		struct nvme_command *cmnd)
@@ -953,6 +1116,7 @@ static blk_status_t nvme_map_data(struct
 	blk_status_t ret = BLK_STS_RESOURCE;
 	int nr_mapped;
 
+#if defined(HAVE_BLKDEV_DMA_MAP_BVEC) && defined(HAVE_BLKDEV_REQ_BVEC)
 	if (blk_rq_nr_phys_segments(req) == 1) {
 		struct bio_vec bv = req_bvec(req);
 
@@ -969,6 +1133,7 @@ static blk_status_t nvme_map_data(struct
 	}
 
 	iod->dma_len = 0;
+#endif
 	iod->sg = mempool_alloc(dev->iod_mempool, GFP_ATOMIC);
 	if (!iod->sg)
 		return BLK_STS_RESOURCE;
@@ -981,8 +1146,14 @@ static blk_status_t nvme_map_data(struct
 		nr_mapped = pci_p2pdma_map_sg(dev->dev, iod->sg, iod->nents,
 					      rq_dma_dir(req));
 	else
+#if defined(HAVE_DMA_ATTR_NO_WARN) && \
+	defined(HAVE_DMA_SET_ATTR_TAKES_UNSIGNED_LONG_ATTRS)
 		nr_mapped = dma_map_sg_attrs(dev->dev, iod->sg, iod->nents,
 					     rq_dma_dir(req), DMA_ATTR_NO_WARN);
+#else
+		nr_mapped = dma_map_sg(dev->dev, iod->sg, iod->nents,
+				       rq_dma_dir(req));
+#endif
 	if (!nr_mapped)
 		goto out;
 
@@ -1002,11 +1173,24 @@ static blk_status_t nvme_map_metadata(st
 {
 	struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
 
+#if defined(HAVE_BLKDEV_DMA_MAP_BVEC) && defined(HAVE_BLKDEV_REQ_BVEC)
 	iod->meta_dma = dma_map_bvec(dev->dev, rq_integrity_vec(req),
 			rq_dma_dir(req), 0);
 	if (dma_mapping_error(dev->dev, iod->meta_dma))
 		return BLK_STS_IOERR;
 	cmnd->rw.metadata = cpu_to_le64(iod->meta_dma);
+#else
+	if (blk_rq_count_integrity_sg(req->q, req->bio) != 1)
+		return BLK_STS_IOERR;
+
+	sg_init_table(&iod->meta_sg, 1);
+	if (blk_rq_map_integrity_sg(req->q, req->bio, &iod->meta_sg) != 1)
+		return BLK_STS_IOERR;
+
+	if (!dma_map_sg(dev->dev, &iod->meta_sg, 1, rq_dma_dir(req)))
+		return BLK_STS_IOERR;
+	cmnd->rw.metadata = cpu_to_le64(sg_dma_address(&iod->meta_sg));
+#endif
 	return 0;
 }
 
@@ -1068,8 +1252,12 @@ static void nvme_pci_complete_rq(struct
 
 	nvme_cleanup_cmd(req);
 	if (blk_integrity_rq(req))
+#if defined(HAVE_BLKDEV_DMA_MAP_BVEC) && defined(HAVE_BLKDEV_REQ_BVEC)
 		dma_unmap_page(dev->dev, iod->meta_dma,
 			       rq_integrity_vec(req)->bv_len, rq_data_dir(req));
+#else
+		dma_unmap_sg(dev->dev, &iod->meta_sg, 1, rq_data_dir(req));
+#endif
 	if (blk_rq_nr_phys_segments(req))
 		nvme_unmap_data(dev, req);
 	nvme_complete_rq(req);
@@ -1196,7 +1384,9 @@ static irqreturn_t nvme_irq_check(int ir
  */
 static int nvme_poll_irqdisable(struct nvme_queue *nvmeq, unsigned int tag)
 {
+#ifdef HAVE_PCI_IRQ_API
 	struct pci_dev *pdev = to_pci_dev(nvmeq->dev->dev);
+#endif
 	u16 start, end;
 	int found;
 
@@ -1213,16 +1403,29 @@ static int nvme_poll_irqdisable(struct n
 		found = nvme_process_cq(nvmeq, &start, &end, tag);
 		spin_unlock(&nvmeq->cq_poll_lock);
 	} else {
+#ifdef HAVE_PCI_IRQ_API
 		disable_irq(pci_irq_vector(pdev, nvmeq->cq_vector));
+#else
+		disable_irq(nvmeq->dev->entry[nvmeq->cq_vector].vector);
+#endif
 		found = nvme_process_cq(nvmeq, &start, &end, tag);
+#ifdef HAVE_PCI_IRQ_API
 		enable_irq(pci_irq_vector(pdev, nvmeq->cq_vector));
+#else
+		enable_irq(nvmeq->dev->entry[nvmeq->cq_vector].vector);
+#endif
 	}
 
 	nvme_complete_cqes(nvmeq, start, end);
 	return found;
 }
 
+#ifdef HAVE_BLK_MQ_OPS_POLL
+#ifdef HAVE_BLK_MQ_POLL_FN_1_ARG
 static int nvme_poll(struct blk_mq_hw_ctx *hctx)
+#else
+static int nvme_poll(struct blk_mq_hw_ctx *hctx, unsigned int tag)
+#endif
 {
 	struct nvme_queue *nvmeq = hctx->driver_data;
 	u16 start, end;
@@ -1232,12 +1435,17 @@ static int nvme_poll(struct blk_mq_hw_ct
 		return 0;
 
 	spin_lock(&nvmeq->cq_poll_lock);
+#ifdef HAVE_BLK_MQ_POLL_FN_1_ARG
 	found = nvme_process_cq(nvmeq, &start, &end, -1);
+#else
+	found = nvme_process_cq(nvmeq, &start, &end, tag);
+#endif
 	spin_unlock(&nvmeq->cq_poll_lock);
 
 	nvme_complete_cqes(nvmeq, start, end);
 	return found;
 }
+#endif /* HAVE_BLK_MQ_OPS_POLL */
 
 static void nvme_pci_submit_async_event(struct nvme_ctrl *ctrl)
 {
@@ -1404,7 +1612,11 @@ static enum blk_eh_timer_return nvme_tim
 		nvme_warn_reset(dev, csts);
 		nvme_dev_disable(dev, false);
 		nvme_reset_ctrl(&dev->ctrl);
+#ifdef HAVE_BLK_EH_DONE
 		return BLK_EH_DONE;
+#else
+		return BLK_EH_HANDLED;
+#endif
 	}
 
 	/*
@@ -1414,7 +1626,11 @@ static enum blk_eh_timer_return nvme_tim
 		dev_warn(dev->ctrl.device,
 			 "I/O %d QID %d timeout, completion polled\n",
 			 req->tag, nvmeq->qid);
+#ifdef HAVE_BLK_EH_DONE
 		return BLK_EH_DONE;
+#else
+		return BLK_EH_HANDLED;
+#endif
 	}
 
 	/*
@@ -1433,7 +1649,11 @@ static enum blk_eh_timer_return nvme_tim
 			 req->tag, nvmeq->qid);
 		nvme_dev_disable(dev, true);
 		nvme_req(req)->flags |= NVME_REQ_CANCELLED;
+#ifdef HAVE_BLK_EH_DONE
 		return BLK_EH_DONE;
+#else
+		return BLK_EH_HANDLED;
+#endif
 	case NVME_CTRL_RESETTING:
 		return BLK_EH_RESET_TIMER;
 	default:
@@ -1453,7 +1673,11 @@ static enum blk_eh_timer_return nvme_tim
 		nvme_reset_ctrl(&dev->ctrl);
 
 		nvme_req(req)->flags |= NVME_REQ_CANCELLED;
+#ifdef HAVE_BLK_EH_DONE
 		return BLK_EH_DONE;
+#else
+		return BLK_EH_HANDLED;
+#endif
 	}
 
 	if (atomic_dec_return(&dev->ctrl.abort_limit) < 0) {
@@ -1471,8 +1695,13 @@ static enum blk_eh_timer_return nvme_tim
 		"I/O %d QID %d timeout, aborting\n",
 		 req->tag, nvmeq->qid);
 
+#ifdef HAVE_BLK_MQ_ALLOC_REQUEST_HAS_3_PARAMS
 	abort_req = nvme_alloc_request(dev->ctrl.admin_q, &cmd,
 			BLK_MQ_REQ_NOWAIT, NVME_QID_ANY);
+#else
+	abort_req = nvme_alloc_request(dev->ctrl.admin_q, &cmd,
+			GFP_KERNEL, reserved, NVME_QID_ANY);
+#endif
 	if (IS_ERR(abort_req)) {
 		atomic_inc(&dev->ctrl.abort_limit);
 		return BLK_EH_RESET_TIMER;
@@ -1539,9 +1768,17 @@ static int nvme_suspend_queue(struct nvm
 
 	nvmeq->dev->online_queues--;
 	if (!nvmeq->qid && nvmeq->dev->ctrl.admin_q)
+#ifdef HAVE_BLK_MQ_UNQUIESCE_QUEUE
 		blk_mq_quiesce_queue(nvmeq->dev->ctrl.admin_q);
+#else
+		blk_mq_stop_hw_queues(nvmeq->dev->ctrl.admin_q);
+#endif
 	if (!nvmeq->p2p && !test_and_clear_bit(NVMEQ_POLLED, &nvmeq->flags))
+#ifdef HAVE_PCI_FREE_IRQ
 		pci_free_irq(to_pci_dev(nvmeq->dev->dev), nvmeq->cq_vector, nvmeq);
+#else
+		free_irq(nvmeq_irq(nvmeq), nvmeq);
+#endif
 	return 0;
 }
 
@@ -1627,6 +1864,10 @@ static int nvme_alloc_queue(struct nvme_
 		goto free_cqdma;
 
 	nvmeq->dev = dev;
+#ifndef HAVE_PCI_FREE_IRQ
+	snprintf(nvmeq->irqname, sizeof(nvmeq->irqname), "nvme%dq%d",
+		 dev->ctrl.instance, qid);
+#endif
 	spin_lock_init(&nvmeq->sq_lock);
 	spin_lock_init(&nvmeq->cq_poll_lock);
 	nvmeq->cq_head = 0;
@@ -1650,6 +1891,7 @@ static int nvme_alloc_queue(struct nvme_
 
 static int queue_request_irq(struct nvme_queue *nvmeq)
 {
+#ifdef HAVE_PCI_FREE_IRQ
 	struct pci_dev *pdev = to_pci_dev(nvmeq->dev->dev);
 	int nr = nvmeq->dev->ctrl.instance;
 
@@ -1660,6 +1902,14 @@ static int queue_request_irq(struct nvme
 		return pci_request_irq(pdev, nvmeq->cq_vector, nvme_irq,
 				NULL, nvmeq, "nvme%dq%d", nr, nvmeq->qid);
 	}
+#else
+	if (use_threaded_interrupts)
+		return request_threaded_irq(nvmeq_irq(nvmeq), nvme_irq_check,
+				nvme_irq, IRQF_SHARED, nvmeq->irqname, nvmeq);
+	else
+		return request_irq(nvmeq_irq(nvmeq), nvme_irq, IRQF_SHARED,
+				nvmeq->irqname, nvmeq);
+#endif
 }
 
 static void nvme_init_queue(struct nvme_queue *nvmeq, u16 qid)
@@ -1667,7 +1917,9 @@ static void nvme_init_queue(struct nvme_
 	struct nvme_dev *dev = nvmeq->dev;
 
 	nvmeq->sq_tail = 0;
+#ifdef HAVE_BLK_MQ_OPS_COMMIT_RQS
 	nvmeq->last_sq_tail = 0;
+#endif
 	nvmeq->cq_head = 0;
 	nvmeq->cq_phase = 1;
 	nvmeq->q_db = &dev->dbs[qid * 2 * dev->db_stride];
@@ -1690,7 +1942,11 @@ static int nvme_create_queue(struct nvme
 	 * has only one vector available.
 	 */
 	if (!polled && !nvmeq->p2p)
+#if defined(HAVE_PCI_IRQ_API) && defined(HAVE_IRQ_CALC_AFFINITY_VECTORS_3_ARGS)
 		vector = dev->num_vecs == 1 ? 0 : qid;
+#else
+		vector = qid - 1;
+#endif
 	else if (polled)
 		set_bit(NVMEQ_POLLED, &nvmeq->flags);
 
@@ -1724,24 +1980,50 @@ release_cq:
 	return result;
 }
 
+#ifdef HAVE_BLK_MQ_TAG_SET_HAS_CONST_OPS
 static const struct blk_mq_ops nvme_mq_admin_ops = {
+#else
+static struct blk_mq_ops nvme_mq_admin_ops = {
+#endif
 	.queue_rq	= nvme_queue_rq,
 	.complete	= nvme_pci_complete_rq,
+#ifdef HAVE_BLK_MQ_OPS_MAP_QUEUE
+	.map_queue	= blk_mq_map_queue,
+#endif
 	.init_hctx	= nvme_admin_init_hctx,
 	.exit_hctx      = nvme_admin_exit_hctx,
+#ifdef HAVE_BLK_MQ_OPS_INIT_REQUEST_HAS_4_PARAMS
 	.init_request	= nvme_init_request,
+#else
+	.init_request	= nvme_admin_init_request,
+#endif
 	.timeout	= nvme_timeout,
 };
 
+#ifdef HAVE_BLK_MQ_TAG_SET_HAS_CONST_OPS
 static const struct blk_mq_ops nvme_mq_ops = {
+#else
+static struct blk_mq_ops nvme_mq_ops = {
+#endif
 	.queue_rq	= nvme_queue_rq,
 	.complete	= nvme_pci_complete_rq,
+#ifdef HAVE_BLK_MQ_OPS_MAP_QUEUE
+	.map_queue	= blk_mq_map_queue,
+#endif
+#ifdef HAVE_BLK_MQ_OPS_COMMIT_RQS
 	.commit_rqs	= nvme_commit_rqs,
+#endif
 	.init_hctx	= nvme_init_hctx,
 	.init_request	= nvme_init_request,
+#if defined(HAVE_BLK_MQ_OPS_MAP_QUEUES) && \
+	(defined(HAVE_PCI_IRQ_GET_AFFINITY) || \
+	defined(HAVE_BLK_MQ_PCI_MAP_QUEUES_3_ARGS))
 	.map_queues	= nvme_pci_map_queues,
+#endif
 	.timeout	= nvme_timeout,
+#ifdef HAVE_BLK_MQ_OPS_POLL
 	.poll		= nvme_poll,
+#endif
 };
 
 static void nvme_dev_remove_admin(struct nvme_dev *dev)
@@ -1752,7 +2034,11 @@ static void nvme_dev_remove_admin(struct
 		 * user requests may be waiting on a stopped queue. Start the
 		 * queue to flush these to completion.
 		 */
+#ifdef HAVE_BLK_MQ_UNQUIESCE_QUEUE
 		blk_mq_unquiesce_queue(dev->ctrl.admin_q);
+#else
+		blk_mq_start_stopped_hw_queues(dev->ctrl.admin_q, true);
+#endif
 		blk_cleanup_queue(dev->ctrl.admin_q);
 		blk_mq_free_tag_set(&dev->admin_tagset);
 	}
@@ -1768,7 +2054,9 @@ static int nvme_alloc_admin_tags(struct
 		dev->admin_tagset.timeout = ADMIN_TIMEOUT;
 		dev->admin_tagset.numa_node = dev_to_node(dev->dev);
 		dev->admin_tagset.cmd_size = sizeof(struct nvme_iod);
+#ifdef HAVE_BLK_MQ_F_NO_SCHED
 		dev->admin_tagset.flags = BLK_MQ_F_NO_SCHED;
+#endif
 		dev->admin_tagset.driver_data = dev;
 
 		if (blk_mq_alloc_tag_set(&dev->admin_tagset))
@@ -1786,7 +2074,11 @@ static int nvme_alloc_admin_tags(struct
 			return -ENODEV;
 		}
 	} else
+#ifdef HAVE_BLK_MQ_UNQUIESCE_QUEUE
 		blk_mq_unquiesce_queue(dev->ctrl.admin_q);
+#else
+		blk_mq_start_stopped_hw_queues(dev->ctrl.admin_q, true);
+#endif
 
 	return 0;
 }
@@ -1879,12 +2171,16 @@ static int nvme_create_io_queues(struct
 	}
 
 	max = min(dev->max_qid, dev->ctrl.queue_count - 1);
+#ifdef HAVE_BLK_MQ_HCTX_TYPE
 	if (max != 1 && dev->io_queues[HCTX_TYPE_POLL]) {
 		rw_queues = dev->io_queues[HCTX_TYPE_DEFAULT] +
 				dev->io_queues[HCTX_TYPE_READ];
 	} else {
 		rw_queues = max;
 	}
+#else
+	rw_queues = max;
+#endif
 
 	for (i = dev->online_queues; i <= max; i++) {
 		bool polled = i > rw_queues && !dev->queues[i].p2p;
@@ -2030,9 +2326,20 @@ static void nvme_free_host_mem(struct nv
 		struct nvme_host_mem_buf_desc *desc = &dev->host_mem_descs[i];
 		size_t size = le32_to_cpu(desc->size) * dev->ctrl.page_size;
 
+#ifdef HAVE_DMA_ATTRS
+		DEFINE_DMA_ATTRS(attrs);
+		dma_set_attr(DMA_ATTR_NO_KERNEL_MAPPING, &attrs);
+		dma_free_attrs(dev->dev, size, dev->host_mem_desc_bufs[i],
+			       le64_to_cpu(desc->addr), &attrs);
+#else
 		dma_free_attrs(dev->dev, size, dev->host_mem_desc_bufs[i],
 			       le64_to_cpu(desc->addr),
+#ifdef HAVE_DMA_ATTR_NO_WARN
 			       DMA_ATTR_NO_KERNEL_MAPPING | DMA_ATTR_NO_WARN);
+#else
+			       DMA_ATTR_NO_KERNEL_MAPPING);
+#endif
+#endif
 	}
 
 	kfree(dev->host_mem_desc_bufs);
@@ -2072,10 +2379,26 @@ static int __nvme_alloc_host_mem(struct
 
 	for (size = 0; size < preferred && i < max_entries; size += len) {
 		dma_addr_t dma_addr;
+#ifndef HAVE_DMA_SET_ATTR_TAKES_UNSIGNED_LONG_ATTRS
+		DEFINE_DMA_ATTRS(attrs);
+#ifdef HAVE_DMA_ATTR_NO_WARN
+		dma_set_attr(DMA_ATTR_NO_KERNEL_MAPPING | DMA_ATTR_NO_WARN, &attrs);
+#else
+		dma_set_attr(DMA_ATTR_NO_KERNEL_MAPPING, &attrs);
+#endif
+#endif
 
 		len = min_t(u64, chunk_size, preferred - size);
 		bufs[i] = dma_alloc_attrs(dev->dev, len, &dma_addr, GFP_KERNEL,
+#ifdef HAVE_DMA_SET_ATTR_TAKES_UNSIGNED_LONG_ATTRS
+#ifdef HAVE_DMA_ATTR_NO_WARN
 				DMA_ATTR_NO_KERNEL_MAPPING | DMA_ATTR_NO_WARN);
+#else
+				DMA_ATTR_NO_KERNEL_MAPPING);
+#endif
+#else
+				&attrs);
+#endif
 		if (!bufs[i])
 			break;
 
@@ -2098,9 +2421,20 @@ out_free_bufs:
 	while (--i >= 0) {
 		size_t size = le32_to_cpu(descs[i].size) * dev->ctrl.page_size;
 
+#ifdef HAVE_DMA_ATTRS
+		DEFINE_DMA_ATTRS(attrs);
+		dma_set_attr(DMA_ATTR_NO_KERNEL_MAPPING, &attrs);
+		dma_free_attrs(dev->dev, size, bufs[i],
+			       le64_to_cpu(descs[i].addr), &attrs);
+#else
 		dma_free_attrs(dev->dev, size, bufs[i],
 			       le64_to_cpu(descs[i].addr),
+#ifdef HAVE_DMA_ATTR_NO_WARN
 			       DMA_ATTR_NO_KERNEL_MAPPING | DMA_ATTR_NO_WARN);
+#else
+			       DMA_ATTR_NO_KERNEL_MAPPING);
+#endif
+#endif
 	}
 
 	kfree(bufs);
@@ -2175,6 +2509,7 @@ static int nvme_setup_host_mem(struct nv
 	return ret;
 }
 
+#ifdef HAVE_IRQ_AFFINITY_PRIV
 /*
  * nirqs is the number of interrupts available for write and read
  * queues. The core already reserved an interrupt for the admin queue.
@@ -2212,14 +2547,18 @@ static void nvme_calc_irq_sets(struct ir
 	affd->set_size[HCTX_TYPE_READ] = nr_read_queues;
 	affd->nr_sets = nr_read_queues ? 2 : 1;
 }
+#endif
 
+#if defined(HAVE_PCI_IRQ_API) && defined(HAVE_IRQ_CALC_AFFINITY_VECTORS_3_ARGS)
 static int nvme_setup_irqs(struct nvme_dev *dev, unsigned int nr_io_queues)
 {
 	struct pci_dev *pdev = to_pci_dev(dev->dev);
 	struct irq_affinity affd = {
 		.pre_vectors	= 1,
+#ifdef HAVE_IRQ_AFFINITY_PRIV
 		.calc_sets	= nvme_calc_irq_sets,
 		.priv		= dev,
+#endif
 	};
 	unsigned int irq_queues, this_p_queues;
 
@@ -2234,15 +2573,18 @@ static int nvme_setup_irqs(struct nvme_d
 	} else {
 		irq_queues = nr_io_queues - this_p_queues + 1 - dev->num_p2p_queues;
 	}
+#ifdef HAVE_BLK_MQ_HCTX_TYPE
 	dev->io_queues[HCTX_TYPE_POLL] = this_p_queues;
 
 	/* Initialize for the single interrupt case */
 	dev->io_queues[HCTX_TYPE_DEFAULT] = 1;
 	dev->io_queues[HCTX_TYPE_READ] = 0;
+#endif
 
 	return pci_alloc_irq_vectors_affinity(pdev, 1, irq_queues,
 			      PCI_IRQ_ALL_TYPES | PCI_IRQ_AFFINITY, &affd);
 }
+#endif
 
 static void nvme_disable_io_queues(struct nvme_dev *dev)
 {
@@ -2254,7 +2596,11 @@ static int nvme_setup_io_queues(struct n
 {
 	struct nvme_queue *adminq = &dev->queues[0];
 	struct pci_dev *pdev = to_pci_dev(dev->dev);
+#ifdef HAVE_PCI_IRQ_API
 	int result, nr_io_queues;
+#else
+	int result, i, vecs, nr_io_queues;
+#endif
 	unsigned long size;
 
 	nr_io_queues = max_io_queues() + dev->num_p2p_queues;
@@ -2299,21 +2645,60 @@ static int nvme_setup_io_queues(struct n
 
  retry:
 	/* Deregister the admin queue's interrupt */
+#ifdef HAVE_PCI_FREE_IRQ
 	pci_free_irq(pdev, 0, adminq);
+#elif defined(HAVE_PCI_IRQ_API)
+	free_irq(pci_irq_vector(pdev, 0), adminq);
+#else
+	free_irq(dev->entry[0].vector, adminq);
+#endif
 
 	/*
 	 * If we enable msix early due to not intx, disable it again before
 	 * setting up the full range we need.
 	 */
+#ifdef HAVE_PCI_IRQ_API
 	pci_free_irq_vectors(pdev);
-
+#ifdef HAVE_IRQ_CALC_AFFINITY_VECTORS_3_ARGS
 	result = nvme_setup_irqs(dev, nr_io_queues);
 	if (result <= 0)
 		return -EIO;
 
 	dev->num_vecs = result;
 	result = max(result - 1 + dev->num_p2p_queues, 1u);
+#ifdef HAVE_BLK_MQ_HCTX_TYPE
 	dev->max_qid = result + dev->io_queues[HCTX_TYPE_POLL];
+#else
+	dev->max_qid = result;
+#endif
+#else
+	nr_io_queues = pci_alloc_irq_vectors(pdev, 1, nr_io_queues - dev->num_p2p_queues,
+				PCI_IRQ_ALL_TYPES | PCI_IRQ_AFFINITY);
+	if (nr_io_queues <= 0)
+		return -EIO;
+	dev->max_qid = nr_io_queues + dev->num_p2p_queues;
+#endif
+#else
+	if (pdev->msi_enabled)
+		pci_disable_msi(pdev);
+	else if (pdev->msix_enabled)
+		pci_disable_msix(pdev);
+
+	for (i = 0; i < nr_io_queues - dev->num_p2p_queues; i++)
+		dev->entry[i].entry = i;
+	vecs = pci_enable_msix_range(pdev, dev->entry, 1, nr_io_queues - dev->num_p2p_queues);
+	if (vecs < 0) {
+		vecs = pci_enable_msi_range(pdev, 1, min((nr_io_queues - dev->num_p2p_queues), 32u));
+		if (vecs < 0) {
+			vecs = 1;
+		} else {
+			for (i = 0; i < vecs; i++)
+				dev->entry[i].vector = i + pdev->irq;
+		}
+	}
+	nr_io_queues = vecs;
+	dev->max_qid = nr_io_queues + dev->num_p2p_queues;
+#endif /* HAVE_PCI_IRQ_API */
 
 	/*
 	 * Should investigate if there's a performance win from allocating
@@ -2336,10 +2721,12 @@ static int nvme_setup_io_queues(struct n
 		nvme_suspend_io_queues(dev);
 		goto retry;
 	}
+#ifdef HAVE_BLK_MQ_HCTX_TYPE
 	dev_info(dev->ctrl.device, "%d/%d/%d default/read/poll queues\n",
 					dev->io_queues[HCTX_TYPE_DEFAULT],
 					dev->io_queues[HCTX_TYPE_READ],
 					dev->io_queues[HCTX_TYPE_POLL]);
+#endif
 	return 0;
 }
 
@@ -2371,7 +2758,11 @@ static int nvme_delete_queue(struct nvme
 	cmd.delete_queue.opcode = opcode;
 	cmd.delete_queue.qid = cpu_to_le16(nvmeq->qid);
 
+#ifdef HAVE_BLK_MQ_ALLOC_REQUEST_HAS_3_PARAMS
 	req = nvme_alloc_request(q, &cmd, BLK_MQ_REQ_NOWAIT, NVME_QID_ANY);
+#else
+	req = nvme_alloc_request(q, &cmd, GFP_KERNEL, false, NVME_QID_ANY);
+#endif
 	if (IS_ERR(req))
 		return PTR_ERR(req);
 
@@ -2429,9 +2820,11 @@ static int nvme_dev_add(struct nvme_dev
 	if (!dev->ctrl.tagset) {
 		dev->tagset.ops = &nvme_mq_ops;
 		dev->tagset.nr_hw_queues = nr_hw_queues;
+#ifdef HAVE_BLK_MQ_HCTX_TYPE
 		dev->tagset.nr_maps = 2; /* default + read */
 		if (dev->io_queues[HCTX_TYPE_POLL])
 			dev->tagset.nr_maps++;
+#endif
 		dev->tagset.timeout = NVME_IO_TIMEOUT;
 		dev->tagset.numa_node = dev_to_node(dev->dev);
 		dev->tagset.queue_depth =
@@ -2448,7 +2841,9 @@ static int nvme_dev_add(struct nvme_dev
 		}
 		dev->ctrl.tagset = &dev->tagset;
 	} else {
+#ifdef HAVE_BLK_MQ_UPDATE_NR_HW_QUEUES
 		blk_mq_update_nr_hw_queues(&dev->tagset, nr_hw_queues);
+#endif
 
 		/* Free previously allocated queues that are no longer usable */
 		nvme_free_queues(dev, dev->online_queues);
@@ -2482,9 +2877,21 @@ static int nvme_pci_enable(struct nvme_d
 	 * interrupts. Pre-enable a single MSIX or MSI vec for setup. We'll
 	 * adjust this later.
 	 */
+#ifdef HAVE_PCI_IRQ_API
 	result = pci_alloc_irq_vectors(pdev, 1, 1, PCI_IRQ_ALL_TYPES);
 	if (result < 0)
 		return result;
+#else
+	if (pci_enable_msix(pdev, dev->entry, 1)) {
+		pci_enable_msi(pdev);
+		dev->entry[0].vector = pdev->irq;
+	}
+
+	if (!dev->entry[0].vector) {
+		result = -ENODEV;
+		goto disable;
+	}
+#endif
 
 	dev->ctrl.cap = lo_hi_readq(dev->bar + NVME_REG_CAP);
 
@@ -2532,7 +2939,14 @@ static void nvme_pci_disable(struct nvme
 {
 	struct pci_dev *pdev = to_pci_dev(dev->dev);
 
+#ifdef HAVE_PCI_IRQ_API
 	pci_free_irq_vectors(pdev);
+#else
+	if (pdev->msi_enabled)
+		pci_disable_msi(pdev);
+	else if (pdev->msix_enabled)
+		pci_disable_msix(pdev);
+#endif
 
 	if (pci_is_enabled(pdev)) {
 		pci_disable_pcie_error_reporting(pdev);
@@ -2588,7 +3002,11 @@ static void nvme_dev_disable(struct nvme
 	if (shutdown) {
 		nvme_start_queues(&dev->ctrl);
 		if (dev->ctrl.admin_q && !blk_queue_dying(dev->ctrl.admin_q))
+#ifdef HAVE_BLK_MQ_UNQUIESCE_QUEUE
 			blk_mq_unquiesce_queue(dev->ctrl.admin_q);
+#else
+			blk_mq_start_stopped_hw_queues(dev->ctrl.admin_q, true);
+#endif
 	}
 	mutex_unlock(&dev->shutdown_lock);
 }
@@ -2627,7 +3045,12 @@ static void nvme_pci_free_ctrl(struct nv
 	if (dev->ctrl.admin_q)
 		blk_put_queue(dev->ctrl.admin_q);
 	kfree(dev->queues);
+#ifdef HAVE_LINUX_SED_OPAL_H
 	free_opal_dev(dev->ctrl.opal_dev);
+#endif
+#ifndef HAVE_PCI_IRQ_API
+	kfree(dev->entry);
+#endif
 	mempool_destroy(dev->iod_mempool);
 	kfree(dev);
 }
@@ -2647,7 +3070,9 @@ static void nvme_reset_work(struct work_
 {
 	struct nvme_dev *dev =
 		container_of(work, struct nvme_dev, ctrl.reset_work);
+#ifdef HAVE_LINUX_SED_OPAL_H
 	bool was_suspend = !!(dev->ctrl.ctrl_config & NVME_CC_SHN_NORMAL);
+#endif
 	int result = -ENODEV;
 	enum nvme_ctrl_state new_state = NVME_CTRL_LIVE;
 
@@ -2704,6 +3129,7 @@ static void nvme_reset_work(struct work_
 	if (result)
 		goto out;
 
+#ifdef HAVE_LINUX_SED_OPAL_H
 	if (dev->ctrl.oacs & NVME_CTRL_OACS_SEC_SUPP) {
 		if (!dev->ctrl.opal_dev)
 			dev->ctrl.opal_dev =
@@ -2714,6 +3140,7 @@ static void nvme_reset_work(struct work_
 		free_opal_dev(dev->ctrl.opal_dev);
 		dev->ctrl.opal_dev = NULL;
 	}
+#endif
 
 	if (dev->ctrl.oacs & NVME_CTRL_OACS_DBBUF_SUPP) {
 		result = nvme_dbbuf_dma_alloc(dev);
@@ -2910,6 +3337,13 @@ static int nvme_probe(struct pci_dev *pd
 	if (!dev)
 		return -ENOMEM;
 
+#ifndef HAVE_PCI_IRQ_API
+	dev->entry = kzalloc_node(num_possible_cpus() * sizeof(*dev->entry),
+				  GFP_KERNEL, node);
+	if (!dev->entry)
+		goto free;
+#endif
+
 	dev->queues = kcalloc_node(max_queue_count() + num_p2p_queues, sizeof(struct nvme_queue),
 					GFP_KERNEL, node);
 	if (!dev->queues)
@@ -2984,10 +3418,24 @@ static int nvme_probe(struct pci_dev *pd
 	put_device(dev->dev);
  free:
 	kfree(dev->queues);
+#ifndef HAVE_PCI_IRQ_API
+	kfree(dev->entry);
+#endif
 	kfree(dev);
 	return result;
 }
 
+#ifdef HAVE_PCI_ERROR_HANDLERS_RESET_NOTIFY
+static void nvme_reset_notify(struct pci_dev *pdev, bool prepare)
+{
+	struct nvme_dev *dev = pci_get_drvdata(pdev);
+
+	if (prepare)
+		nvme_dev_disable(dev, false);
+	else
+		nvme_reset_ctrl(&dev->ctrl);
+}
+#elif defined(HAVE_PCI_ERROR_HANDLERS_RESET_PREPARE) && defined(HAVE_PCI_ERROR_HANDLERS_RESET_DONE)
 static void nvme_reset_prepare(struct pci_dev *pdev)
 {
 	struct nvme_dev *dev = pci_get_drvdata(pdev);
@@ -2999,6 +3447,7 @@ static void nvme_reset_done(struct pci_d
 	struct nvme_dev *dev = pci_get_drvdata(pdev);
 	nvme_reset_ctrl_sync(&dev->ctrl);
 }
+#endif
 
 static void nvme_shutdown(struct pci_dev *pdev)
 {
@@ -3107,11 +3556,20 @@ static const struct pci_error_handlers n
 	.error_detected	= nvme_error_detected,
 	.slot_reset	= nvme_slot_reset,
 	.resume		= nvme_error_resume,
-	.reset_prepare	= nvme_reset_prepare,
-	.reset_done	= nvme_reset_done,
+#ifdef HAVE_PCI_ERROR_HANDLERS_RESET_NOTIFY
+	.reset_notify   = nvme_reset_notify,
+#elif defined(HAVE_PCI_ERROR_HANDLERS_RESET_PREPARE) && defined(HAVE_PCI_ERROR_HANDLERS_RESET_DONE)
+	.reset_prepare  = nvme_reset_prepare,
+	.reset_done     = nvme_reset_done,
+#endif /* HAVE_PCI_ERROR_HANDLERS_RESET_NOTIFY */
 };
 
+#ifndef HAVE_PCI_CLASS_STORAGE_EXPRESS
+#define PCI_CLASS_STORAGE_EXPRESS      0x010802
+#endif
+
 static const struct pci_device_id nvme_id_table[] = {
+#ifdef HAVE_BLK_QUEUE_MAX_WRITE_ZEROES_SECTORS
 	{ PCI_VDEVICE(INTEL, 0x0953),
 		.driver_data = NVME_QUIRK_STRIPE_SIZE |
 				NVME_QUIRK_DEALLOCATE_ZEROES, },
@@ -3124,6 +3582,17 @@ static const struct pci_device_id nvme_i
 	{ PCI_VDEVICE(INTEL, 0x0a55),
 		.driver_data = NVME_QUIRK_STRIPE_SIZE |
 				NVME_QUIRK_DEALLOCATE_ZEROES, },
+#else
+	{ PCI_VDEVICE(INTEL, 0x0953),
+		.driver_data = NVME_QUIRK_STRIPE_SIZE |
+				NVME_QUIRK_DISCARD_ZEROES, },
+	{ PCI_VDEVICE(INTEL, 0x0a53),
+		.driver_data = NVME_QUIRK_STRIPE_SIZE |
+				NVME_QUIRK_DISCARD_ZEROES, },
+	{ PCI_VDEVICE(INTEL, 0x0a54),
+		.driver_data = NVME_QUIRK_STRIPE_SIZE |
+				NVME_QUIRK_DISCARD_ZEROES, },
+#endif
 	{ PCI_VDEVICE(INTEL, 0xf1a5),	/* Intel 600P/P3100 */
 		.driver_data = NVME_QUIRK_NO_DEEPEST_PS |
 				NVME_QUIRK_MEDIUM_PRIO_SQ },
@@ -3157,6 +3626,26 @@ static const struct pci_device_id nvme_i
 };
 MODULE_DEVICE_TABLE(pci, nvme_id_table);
 
+#ifndef PCI_SRIOV_CONFIGURE_SIMPLE
+static int nvme_pci_sriov_configure(struct pci_dev *pdev, int numvfs)
+{
+	int ret = 0;
+
+	if (numvfs == 0) {
+		if (pci_vfs_assigned(pdev)) {
+			dev_warn(&pdev->dev,
+				 "Cannot disable SR-IOV VFs while assigned\n");
+			return -EPERM;
+		}
+		pci_disable_sriov(pdev);
+		return 0;
+	}
+
+	ret = pci_enable_sriov(pdev, numvfs);
+	return ret ? ret : numvfs;
+}
+#endif
+
 static struct pci_driver nvme_driver = {
 	.name		= "nvme",
 	.id_table	= nvme_id_table,
@@ -3166,7 +3655,11 @@ static struct pci_driver nvme_driver = {
 	.driver		= {
 		.pm	= &nvme_dev_pm_ops,
 	},
+#ifdef PCI_SRIOV_CONFIGURE_SIMPLE
 	.sriov_configure = pci_sriov_configure_simple,
+#else
+	.sriov_configure = nvme_pci_sriov_configure,
+#endif
 	.err_handler	= &nvme_err_handler,
 };
 
@@ -3175,7 +3668,9 @@ static int __init nvme_init(void)
 	BUILD_BUG_ON(sizeof(struct nvme_create_cq) != 64);
 	BUILD_BUG_ON(sizeof(struct nvme_create_sq) != 64);
 	BUILD_BUG_ON(sizeof(struct nvme_delete_queue) != 64);
+#ifdef HAVE_IRQ_AFFINITY_PRIV
 	BUILD_BUG_ON(IRQ_AFFINITY_MAX_SETS < 2);
+#endif
 	return pci_register_driver(&nvme_driver);
 }
 
@@ -3187,6 +3682,9 @@ static void __exit nvme_exit(void)
 
 MODULE_AUTHOR("Matthew Wilcox <willy@linux.intel.com>");
 MODULE_LICENSE("GPL");
+#ifdef RETPOLINE_MLNX
+MODULE_INFO(retpoline, "Y");
+#endif
 MODULE_VERSION("1.0");
 module_init(nvme_init);
 module_exit(nvme_exit);
