QE_CLK17	,	V_59
QE_CLK16	,	V_46
QE_CLK19	,	V_51
QE_CLK18	,	V_60
QE_CLK13	,	V_49
ucc_set_qe_mux_rxtx	,	F_11
QE_CLK12	,	V_44
QE_CLK15	,	V_45
__iomem	,	T_2
shift	,	V_27
QE_CLK14	,	V_50
ucc3	,	V_17
ucc4	,	V_18
ucc1	,	V_14
get_cmxucr_reg	,	F_7
QE_CLK11	,	V_43
ucc2	,	V_16
QE_CLK10	,	V_42
mode	,	V_33
COMM_DIR_RX	,	V_35
ucc_num	,	V_1
QE_BRG1	,	V_37
u32	,	T_4
QE_BRG2	,	V_38
QE_BRG5	,	V_47
QE_BRG7	,	V_39
clrsetbits_be32	,	F_3
clrsetbits_8	,	F_6
QE_BRG6	,	V_48
QE_BRG9	,	V_53
QE_BRG8	,	V_40
ucc_set_qe_mux_mii_mng	,	F_1
ucc_set_type	,	F_5
cmxgcr	,	V_8
QE_CLK8	,	V_62
spin_unlock_irqrestore	,	F_4
QE_CLK7	,	V_61
QE_CLK9	,	V_41
slow	,	V_15
spin_lock_irqsave	,	F_2
cmxucr	,	V_25
QE_BRG16	,	V_56
QE_BRG15	,	V_55
QE_CMXGCR_MII_ENET_MNG	,	V_9
__be32	,	T_3
QE_CMXUCR_TX_CLK_SRC_MASK	,	V_70
flags	,	V_2
QE_CLK4	,	V_58
QE_CMXGCR_MII_ENET_MNG_SHIFT	,	V_10
QE_CLK3	,	V_57
speed	,	V_12
comm_dir	,	V_32
QE_CLK6	,	V_66
cmx	,	V_28
QE_CLK5	,	V_65
COMM_DIR_TX	,	V_36
UCC_GUEMR_SET_RESERVED3	,	V_24
UCC_GUEMR_MODE_MASK	,	V_23
ucc_speed_type	,	V_11
QE_BRG10	,	V_54
qmx	,	V_7
ucc_mux_set_grant_tsa_bkpt	,	F_8
QE_BRG14	,	V_64
mask	,	V_30
qe_clock	,	V_31
QE_BRG13	,	V_63
cmxgcr_lock	,	V_5
u8	,	T_1
reg_num	,	V_26
set	,	V_29
setbits32	,	F_9
clock_bits	,	V_34
QE_CLK20	,	V_52
QE_CLK22	,	V_68
QE_CLK21	,	V_67
ENOENT	,	V_69
UCC_MAX_NUM	,	V_3
EINVAL	,	V_4
qe_immr	,	V_6
ucc7	,	V_21
ucc8	,	V_22
ucc5	,	V_19
ucc6	,	V_20
clrbits32	,	F_10
guemr	,	V_13
