0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/33381/CPU-Design-and-Practice/lab/lab2_3/lab2_3.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab2_3/lab2_3.srcs/sim_1/imports/debug_task/tb.v,1641655684,verilog,,,,tb,,,,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab2_3/lab2_3.srcs/sources_1/imports/debug_task/show_sw.v,1641656246,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab2_3/lab2_3.srcs/sim_1/imports/debug_task/tb.v,,show_num;show_sw,,,,,,,,
