--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml led_test.twx led_test.ncd -o led_test.twr led_test.pcf
-ucf led_test.ucf

Design file:              led_test.ncd
Physical constraint file: led_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2206 paths analyzed, 88 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.049ns.
--------------------------------------------------------------------------------

Paths for end point led_3 (SLICE_X3Y13.B6), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_31 (FF)
  Destination:          led_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.058ns (Levels of Logic = 4)
  Clock Path Skew:      0.044ns (0.704 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_31 to led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.BQ       Tcko                  0.476   timer<31>
                                                       timer_31
    SLICE_X6Y17.D1       net (fanout=2)        1.216   timer<31>
    SLICE_X6Y17.D        Tilo                  0.235   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y14.C1       net (fanout=9)        1.280   timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y14.C        Tilo                  0.259   timer[31]_GND_1_o_equal_5_o<31>11
                                                       timer[31]_GND_1_o_equal_5_o<31>14
    SLICE_X3Y13.A5       net (fanout=1)        0.817   timer[31]_GND_1_o_equal_5_o<31>1
    SLICE_X3Y13.A        Tilo                  0.259   led_3
                                                       led_3_rstpot_SW0
    SLICE_X3Y13.B6       net (fanout=1)        0.143   N16
    SLICE_X3Y13.CLK      Tas                   0.373   led_3
                                                       led_3_rstpot
                                                       led_3
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (1.602ns logic, 3.456ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_28 (FF)
  Destination:          led_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 4)
  Clock Path Skew:      0.046ns (0.704 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_28 to led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   timer<29>
                                                       timer_28
    SLICE_X6Y17.D2       net (fanout=2)        1.009   timer<28>
    SLICE_X6Y17.D        Tilo                  0.235   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y14.C1       net (fanout=9)        1.280   timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y14.C        Tilo                  0.259   timer[31]_GND_1_o_equal_5_o<31>11
                                                       timer[31]_GND_1_o_equal_5_o<31>14
    SLICE_X3Y13.A5       net (fanout=1)        0.817   timer[31]_GND_1_o_equal_5_o<31>1
    SLICE_X3Y13.A        Tilo                  0.259   led_3
                                                       led_3_rstpot_SW0
    SLICE_X3Y13.B6       net (fanout=1)        0.143   N16
    SLICE_X3Y13.CLK      Tas                   0.373   led_3
                                                       led_3_rstpot
                                                       led_3
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (1.556ns logic, 3.249ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_9 (FF)
  Destination:          led_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.507ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.338 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_9 to led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y15.CQ       Tcko                  0.430   timer<10>
                                                       timer_9
    SLICE_X6Y17.D4       net (fanout=2)        0.711   timer<9>
    SLICE_X6Y17.D        Tilo                  0.235   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y14.C1       net (fanout=9)        1.280   timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y14.C        Tilo                  0.259   timer[31]_GND_1_o_equal_5_o<31>11
                                                       timer[31]_GND_1_o_equal_5_o<31>14
    SLICE_X3Y13.A5       net (fanout=1)        0.817   timer[31]_GND_1_o_equal_5_o<31>1
    SLICE_X3Y13.A        Tilo                  0.259   led_3
                                                       led_3_rstpot_SW0
    SLICE_X3Y13.B6       net (fanout=1)        0.143   N16
    SLICE_X3Y13.CLK      Tas                   0.373   led_3
                                                       led_3_rstpot
                                                       led_3
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (1.556ns logic, 2.951ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point timer_15 (SLICE_X7Y16.A3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_31 (FF)
  Destination:          timer_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_31 to timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.BQ       Tcko                  0.476   timer<31>
                                                       timer_31
    SLICE_X6Y17.D1       net (fanout=2)        1.216   timer<31>
    SLICE_X6Y17.D        Tilo                  0.235   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y13.A3       net (fanout=9)        1.336   timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y13.A        Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X7Y16.A3       net (fanout=17)       1.046   timer[31]_GND_1_o_equal_8_o
    SLICE_X7Y16.CLK      Tas                   0.373   timer<17>
                                                       Mcount_timer_eqn_151
                                                       timer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (1.343ns logic, 3.598ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_28 (FF)
  Destination:          timer_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.688ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_28 to timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   timer<29>
                                                       timer_28
    SLICE_X6Y17.D2       net (fanout=2)        1.009   timer<28>
    SLICE_X6Y17.D        Tilo                  0.235   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y13.A3       net (fanout=9)        1.336   timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y13.A        Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X7Y16.A3       net (fanout=17)       1.046   timer[31]_GND_1_o_equal_8_o
    SLICE_X7Y16.CLK      Tas                   0.373   timer<17>
                                                       Mcount_timer_eqn_151
                                                       timer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.688ns (1.297ns logic, 3.391ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_9 (FF)
  Destination:          timer_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.636 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_9 to timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y15.CQ       Tcko                  0.430   timer<10>
                                                       timer_9
    SLICE_X6Y17.D4       net (fanout=2)        0.711   timer<9>
    SLICE_X6Y17.D        Tilo                  0.235   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y13.A3       net (fanout=9)        1.336   timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y13.A        Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X7Y16.A3       net (fanout=17)       1.046   timer[31]_GND_1_o_equal_8_o
    SLICE_X7Y16.CLK      Tas                   0.373   timer<17>
                                                       Mcount_timer_eqn_151
                                                       timer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (1.297ns logic, 3.093ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point timer_16 (SLICE_X7Y16.B4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_31 (FF)
  Destination:          timer_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.934ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_31 to timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.BQ       Tcko                  0.476   timer<31>
                                                       timer_31
    SLICE_X6Y17.D1       net (fanout=2)        1.216   timer<31>
    SLICE_X6Y17.D        Tilo                  0.235   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y13.A3       net (fanout=9)        1.336   timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y13.A        Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X7Y16.B4       net (fanout=17)       1.039   timer[31]_GND_1_o_equal_8_o
    SLICE_X7Y16.CLK      Tas                   0.373   timer<17>
                                                       Mcount_timer_eqn_161
                                                       timer_16
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (1.343ns logic, 3.591ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_28 (FF)
  Destination:          timer_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.681ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_28 to timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   timer<29>
                                                       timer_28
    SLICE_X6Y17.D2       net (fanout=2)        1.009   timer<28>
    SLICE_X6Y17.D        Tilo                  0.235   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y13.A3       net (fanout=9)        1.336   timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y13.A        Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X7Y16.B4       net (fanout=17)       1.039   timer[31]_GND_1_o_equal_8_o
    SLICE_X7Y16.CLK      Tas                   0.373   timer<17>
                                                       Mcount_timer_eqn_161
                                                       timer_16
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (1.297ns logic, 3.384ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_9 (FF)
  Destination:          timer_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.383ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.636 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_9 to timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y15.CQ       Tcko                  0.430   timer<10>
                                                       timer_9
    SLICE_X6Y17.D4       net (fanout=2)        0.711   timer<9>
    SLICE_X6Y17.D        Tilo                  0.235   timer<31>
                                                       timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y13.A3       net (fanout=9)        1.336   timer[31]_GND_1_o_equal_5_o<31>13
    SLICE_X5Y13.A        Tilo                  0.259   timer<2>
                                                       timer[31]_GND_1_o_equal_8_o<31>1
    SLICE_X7Y16.B4       net (fanout=17)       1.039   timer[31]_GND_1_o_equal_8_o
    SLICE_X7Y16.CLK      Tas                   0.373   timer<17>
                                                       Mcount_timer_eqn_161
                                                       timer_16
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.297ns logic, 3.086ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led_3 (SLICE_X3Y13.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.657ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_3 (FF)
  Destination:          led_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_3 to led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.BQ       Tcko                  0.198   led_3
                                                       led_3
    SLICE_X3Y13.B4       net (fanout=2)        0.244   led_3
    SLICE_X3Y13.CLK      Tah         (-Th)    -0.215   led_3
                                                       led_3_rstpot
                                                       led_3
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.413ns logic, 0.244ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X2Y12.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_0 (FF)
  Destination:          led_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_0 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y12.AQ       Tcko                  0.200   led_2
                                                       led_0
    SLICE_X2Y12.A2       net (fanout=2)        0.296   led_0
    SLICE_X2Y12.CLK      Tah         (-Th)    -0.190   led_2
                                                       led_0_rstpot
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (0.390ns logic, 0.296ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (SLICE_X2Y12.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_1 (FF)
  Destination:          led_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y12.CQ       Tcko                  0.200   led_2
                                                       led_1
    SLICE_X2Y12.C1       net (fanout=2)        0.347   led_1
    SLICE_X2Y12.CLK      Tah         (-Th)    -0.190   led_2
                                                       led_1_rstpot
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.390ns logic, 0.347ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: led_2/SR
  Logical resource: led_0/SR
  Location pin: SLICE_X2Y12.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: led_2/SR
  Logical resource: led_1/SR
  Location pin: SLICE_X2Y12.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.049|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2206 paths, 0 nets, and 310 connections

Design statistics:
   Minimum period:   5.049ns{1}   (Maximum frequency: 198.059MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 25 09:39:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



