# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do synkronisering_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Dev/ele111/synkronisering/flankedeteksjon.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:14 on Oct 14,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/ele111/synkronisering/flankedeteksjon.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flankedeteksjon
# -- Compiling architecture RTL of flankedeteksjon
# End time: 09:39:15 on Oct 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:15 on Oct 14,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flankedeteksjon_vhd_tst
# -- Compiling architecture flankedeteksjon_arch of flankedeteksjon_vhd_tst
# End time: 09:41:15 on Oct 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:21 on Oct 14,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flankedeteksjon_vhd_tst
# -- Compiling architecture flankedeteksjon_arch of flankedeteksjon_vhd_tst
# ** Error: C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht(68): Illegal sequential statement.
# ** Error: C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht(80): near "flankedeteksjon_arch": (vcom-1576) expecting PROCESS.
# End time: 09:44:21 on Oct 14,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:39 on Oct 14,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flankedeteksjon_vhd_tst
# -- Compiling architecture flankedeteksjon_arch of flankedeteksjon_vhd_tst
# End time: 09:44:39 on Oct 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:14 on Oct 14,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flankedeteksjon_vhd_tst
# -- Compiling architecture flankedeteksjon_arch of flankedeteksjon_vhd_tst
# ** Error: C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht(71): near "'": syntax error
# ** Error: C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht(84): VHDL Compiler exiting
# End time: 09:46:14 on Oct 14,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:33 on Oct 14,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flankedeteksjon_vhd_tst
# -- Compiling architecture flankedeteksjon_arch of flankedeteksjon_vhd_tst
# ** Error: C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht(71): near "'": syntax error
# ** Error: C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht(82): VHDL Compiler exiting
# End time: 09:46:33 on Oct 14,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:43 on Oct 14,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flankedeteksjon_vhd_tst
# -- Compiling architecture flankedeteksjon_arch of flankedeteksjon_vhd_tst
# End time: 09:46:44 on Oct 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.flankedeteksjon_vhd_tst
# vsim -gui -l msim_transcript work.flankedeteksjon_vhd_tst 
# Start time: 09:46:51 on Oct 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.flankedeteksjon_vhd_tst(flankedeteksjon_arch)
# Loading ieee.numeric_std(body)
# Loading work.flankedeteksjon(rtl)
add wave -position insertpoint  \
sim:/flankedeteksjon_vhd_tst/i1/clk \
sim:/flankedeteksjon_vhd_tst/i1/data_in \
sim:/flankedeteksjon_vhd_tst/i1/neg_flanke_puls \
sim:/flankedeteksjon_vhd_tst/i1/flanke_puls \
sim:/flankedeteksjon_vhd_tst/i1/input_Q \
sim:/flankedeteksjon_vhd_tst/i1/input_QQ \
sim:/flankedeteksjon_vhd_tst/i1/input_QQQ
run 70 us
restart -f
run 150 us
restart -f
vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:47 on Oct 14,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/synkronisering/simulation/modelsim/flankedeteksjon.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flankedeteksjon_vhd_tst
# -- Compiling architecture flankedeteksjon_arch of flankedeteksjon_vhd_tst
# End time: 09:50:47 on Oct 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.flankedeteksjon_vhd_tst(flankedeteksjon_arch)
run 200 us
# End time: 09:53:03 on Oct 14,2019, Elapsed time: 0:06:12
# Errors: 0, Warnings: 0
