<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="e_alu_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="e_mdu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="e_mdu_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="m_dm_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stall_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1699966446" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1699966446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1700011130" xil_pn:in_ck="9000178819010935772" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1700011130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="controller_tb.v"/>
      <outfile xil_pn:name="d_cmp.v"/>
      <outfile xil_pn:name="d_ext.v"/>
      <outfile xil_pn:name="d_grf.v"/>
      <outfile xil_pn:name="d_npc.v"/>
      <outfile xil_pn:name="de_reg.v"/>
      <outfile xil_pn:name="def.v"/>
      <outfile xil_pn:name="e_alu.v"/>
      <outfile xil_pn:name="e_alu_tb.v"/>
      <outfile xil_pn:name="e_mdu.v"/>
      <outfile xil_pn:name="e_mdu_tb.v"/>
      <outfile xil_pn:name="em_reg.v"/>
      <outfile xil_pn:name="f_ifu.v"/>
      <outfile xil_pn:name="fd_reg.v"/>
      <outfile xil_pn:name="m_dm.v"/>
      <outfile xil_pn:name="m_dm_tb.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="mw_reg.v"/>
      <outfile xil_pn:name="stall.v"/>
      <outfile xil_pn:name="stall_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1699977815" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4373869695554850289" xil_pn:start_ts="1699977815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699977815" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="297113288094283195" xil_pn:start_ts="1699977815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1699977326" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7030738802500402749" xil_pn:start_ts="1699977326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1700011130" xil_pn:in_ck="9000178819010935772" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1700011130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="controller_tb.v"/>
      <outfile xil_pn:name="d_cmp.v"/>
      <outfile xil_pn:name="d_ext.v"/>
      <outfile xil_pn:name="d_grf.v"/>
      <outfile xil_pn:name="d_npc.v"/>
      <outfile xil_pn:name="de_reg.v"/>
      <outfile xil_pn:name="def.v"/>
      <outfile xil_pn:name="e_alu.v"/>
      <outfile xil_pn:name="e_alu_tb.v"/>
      <outfile xil_pn:name="e_mdu.v"/>
      <outfile xil_pn:name="e_mdu_tb.v"/>
      <outfile xil_pn:name="em_reg.v"/>
      <outfile xil_pn:name="f_ifu.v"/>
      <outfile xil_pn:name="fd_reg.v"/>
      <outfile xil_pn:name="m_dm.v"/>
      <outfile xil_pn:name="m_dm_tb.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="mw_reg.v"/>
      <outfile xil_pn:name="stall.v"/>
      <outfile xil_pn:name="stall_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1700011133" xil_pn:in_ck="9000178819010935772" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2804690085473785390" xil_pn:start_ts="1700011130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_beh.prj"/>
      <outfile xil_pn:name="mips_txt_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1700011133" xil_pn:in_ck="-8620283737658353131" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5717317031220145969" xil_pn:start_ts="1700011133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
