

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon May 16 19:15:59 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Transpose_FIR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    743|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|    660|    200|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|    675|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   1335|    943|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      3|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_5ns_32_2_1_U1  |mul_32s_5ns_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_8ns_32_2_1_U2  |mul_32s_8ns_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_9ns_32_2_1_U3  |mul_32s_9ns_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_9ns_32_2_1_U4  |mul_32s_9ns_32_2_1  |        0|   0|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   0|  660| 200|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_10_fu_341_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln26_11_fu_356_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln26_12_fu_372_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln26_13_fu_387_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln26_14_fu_403_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln26_15_fu_222_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln26_1_fu_153_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln26_2_fu_185_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln26_3_fu_201_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln26_4_fu_232_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln26_5_fu_248_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln26_6_fu_263_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln26_7_fu_294_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln26_8_fu_310_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln26_9_fu_326_p2   |         +|   0|  0|  39|          32|          32|
    |out_r                  |         +|   0|  0|  39|          32|          32|
    |sub_ln26_1_fu_175_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln26_2_fu_284_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln26_fu_143_p2     |         -|   0|  0|  39|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 743|         609|         610|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |Acc1_0                         |  32|   0|   32|          0|
    |Acc1_1                         |  32|   0|   32|          0|
    |Acc1_10                        |  32|   0|   32|          0|
    |Acc1_11                        |  32|   0|   32|          0|
    |Acc1_12                        |  32|   0|   32|          0|
    |Acc1_13                        |  32|   0|   32|          0|
    |Acc1_14                        |  32|   0|   32|          0|
    |Acc1_2                         |  32|   0|   32|          0|
    |Acc1_3                         |  32|   0|   32|          0|
    |Acc1_4                         |  32|   0|   32|          0|
    |Acc1_5                         |  32|   0|   32|          0|
    |Acc1_6                         |  32|   0|   32|          0|
    |Acc1_7                         |  32|   0|   32|          0|
    |Acc1_8                         |  32|   0|   32|          0|
    |Acc1_9                         |  32|   0|   32|          0|
    |ap_CS_fsm                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |in_read_reg_420                |  32|   0|   32|          0|
    |in_read_reg_420_pp0_iter1_reg  |  32|   0|   32|          0|
    |mul_ln26_1_reg_442             |  32|   0|   32|          0|
    |mul_ln26_2_reg_448             |  32|   0|   32|          0|
    |mul_ln26_3_reg_454             |  32|   0|   32|          0|
    |mul_ln26_reg_436               |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 675|   0|  675|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|           fir|  return value|
|in_r          |   in|   32|     ap_none|          in_r|        scalar|
|out_r         |  out|   32|      ap_vld|         out_r|       pointer|
|out_r_ap_vld  |  out|    1|      ap_vld|         out_r|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.86>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_r" [fir.cpp:10]   --->   Operation 4 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (6.86ns)   --->   "%mul_ln26 = mul i32 %in_read, i32 11" [fir.cpp:26]   --->   Operation 5 'mul' 'mul_ln26' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [2/2] (6.86ns)   --->   "%mul_ln26_1 = mul i32 %in_read, i32 83" [fir.cpp:26]   --->   Operation 6 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [2/2] (6.86ns)   --->   "%mul_ln26_2 = mul i32 %in_read, i32 181" [fir.cpp:26]   --->   Operation 7 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [2/2] (6.86ns)   --->   "%mul_ln26_3 = mul i32 %in_read, i32 226" [fir.cpp:26]   --->   Operation 8 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.86>
ST_2 : Operation 9 [1/2] (6.86ns)   --->   "%mul_ln26 = mul i32 %in_read, i32 11" [fir.cpp:26]   --->   Operation 9 'mul' 'mul_ln26' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/2] (6.86ns)   --->   "%mul_ln26_1 = mul i32 %in_read, i32 83" [fir.cpp:26]   --->   Operation 10 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/2] (6.86ns)   --->   "%mul_ln26_2 = mul i32 %in_read, i32 181" [fir.cpp:26]   --->   Operation 11 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/2] (6.86ns)   --->   "%mul_ln26_3 = mul i32 %in_read, i32 226" [fir.cpp:26]   --->   Operation 12 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%Acc1_14_load = load i32 %Acc1_14" [fir.cpp:26]   --->   Operation 19 'load' 'Acc1_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (2.70ns)   --->   "%add_ln26 = add i32 %Acc1_14_load, i32 %mul_ln26" [fir.cpp:26]   --->   Operation 20 'add' 'add_ln26' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26, i32 %Acc1_15" [fir.cpp:26]   --->   Operation 21 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26)   --->   "%shl_ln26 = shl i32 %in_read, i32 5" [fir.cpp:26]   --->   Operation 22 'shl' 'shl_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26)   --->   "%shl_ln26_1 = shl i32 %in_read, i32 3" [fir.cpp:26]   --->   Operation 23 'shl' 'shl_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.70ns) (out node of the LUT)   --->   "%sub_ln26 = sub i32 %shl_ln26, i32 %shl_ln26_1" [fir.cpp:26]   --->   Operation 24 'sub' 'sub_ln26' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%Acc1_13_load = load i32 %Acc1_13" [fir.cpp:26]   --->   Operation 25 'load' 'Acc1_13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.70ns)   --->   "%add_ln26_1 = add i32 %Acc1_13_load, i32 %sub_ln26" [fir.cpp:26]   --->   Operation 26 'add' 'add_ln26_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_1, i32 %Acc1_14" [fir.cpp:26]   --->   Operation 27 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_1)   --->   "%shl_ln26_2 = shl i32 %in_read, i32 6" [fir.cpp:26]   --->   Operation 28 'shl' 'shl_ln26_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_1)   --->   "%shl_ln26_3 = shl i32 %in_read, i32 4" [fir.cpp:26]   --->   Operation 29 'shl' 'shl_ln26_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.70ns) (out node of the LUT)   --->   "%sub_ln26_1 = sub i32 %shl_ln26_2, i32 %shl_ln26_3" [fir.cpp:26]   --->   Operation 30 'sub' 'sub_ln26_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%Acc1_12_load = load i32 %Acc1_12" [fir.cpp:26]   --->   Operation 31 'load' 'Acc1_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.70ns)   --->   "%add_ln26_2 = add i32 %Acc1_12_load, i32 %sub_ln26_1" [fir.cpp:26]   --->   Operation 32 'add' 'add_ln26_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_2, i32 %Acc1_13" [fir.cpp:26]   --->   Operation 33 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%Acc1_11_load = load i32 %Acc1_11" [fir.cpp:26]   --->   Operation 34 'load' 'Acc1_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.70ns)   --->   "%add_ln26_3 = add i32 %Acc1_11_load, i32 %mul_ln26_1" [fir.cpp:26]   --->   Operation 35 'add' 'add_ln26_3' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_3, i32 %Acc1_12" [fir.cpp:26]   --->   Operation 36 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_15)   --->   "%shl_ln26_4 = shl i32 %in_read, i32 7" [fir.cpp:26]   --->   Operation 37 'shl' 'shl_ln26_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_15)   --->   "%shl_ln26_5 = shl i32 %in_read, i32 1" [fir.cpp:26]   --->   Operation 38 'shl' 'shl_ln26_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln26_15 = add i32 %shl_ln26_4, i32 %shl_ln26_5" [fir.cpp:26]   --->   Operation 39 'add' 'add_ln26_15' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%Acc1_10_load = load i32 %Acc1_10" [fir.cpp:26]   --->   Operation 40 'load' 'Acc1_10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.70ns)   --->   "%add_ln26_4 = add i32 %Acc1_10_load, i32 %add_ln26_15" [fir.cpp:26]   --->   Operation 41 'add' 'add_ln26_4' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_4, i32 %Acc1_11" [fir.cpp:26]   --->   Operation 42 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%Acc1_9_load = load i32 %Acc1_9" [fir.cpp:26]   --->   Operation 43 'load' 'Acc1_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.70ns)   --->   "%add_ln26_5 = add i32 %Acc1_9_load, i32 %mul_ln26_2" [fir.cpp:26]   --->   Operation 44 'add' 'add_ln26_5' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_5, i32 %Acc1_10" [fir.cpp:26]   --->   Operation 45 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%Acc1_8_load = load i32 %Acc1_8" [fir.cpp:26]   --->   Operation 46 'load' 'Acc1_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.70ns)   --->   "%add_ln26_6 = add i32 %Acc1_8_load, i32 %mul_ln26_3" [fir.cpp:26]   --->   Operation 47 'add' 'add_ln26_6' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_6, i32 %Acc1_9" [fir.cpp:26]   --->   Operation 48 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_2)   --->   "%shl_ln26_6 = shl i32 %in_read, i32 8" [fir.cpp:26]   --->   Operation 49 'shl' 'shl_ln26_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_2)   --->   "%shl_ln26_7 = shl i32 %in_read, i32 2" [fir.cpp:26]   --->   Operation 50 'shl' 'shl_ln26_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.70ns) (out node of the LUT)   --->   "%sub_ln26_2 = sub i32 %shl_ln26_6, i32 %shl_ln26_7" [fir.cpp:26]   --->   Operation 51 'sub' 'sub_ln26_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%Acc1_7_load = load i32 %Acc1_7" [fir.cpp:26]   --->   Operation 52 'load' 'Acc1_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.70ns)   --->   "%add_ln26_7 = add i32 %Acc1_7_load, i32 %sub_ln26_2" [fir.cpp:26]   --->   Operation 53 'add' 'add_ln26_7' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_7, i32 %Acc1_8" [fir.cpp:26]   --->   Operation 54 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%Acc1_6_load = load i32 %Acc1_6" [fir.cpp:26]   --->   Operation 55 'load' 'Acc1_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.70ns)   --->   "%add_ln26_8 = add i32 %Acc1_6_load, i32 %sub_ln26_2" [fir.cpp:26]   --->   Operation 56 'add' 'add_ln26_8' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_8, i32 %Acc1_7" [fir.cpp:26]   --->   Operation 57 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%Acc1_5_load = load i32 %Acc1_5" [fir.cpp:26]   --->   Operation 58 'load' 'Acc1_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.70ns)   --->   "%add_ln26_9 = add i32 %Acc1_5_load, i32 %mul_ln26_3" [fir.cpp:26]   --->   Operation 59 'add' 'add_ln26_9' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_9, i32 %Acc1_6" [fir.cpp:26]   --->   Operation 60 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%Acc1_4_load = load i32 %Acc1_4" [fir.cpp:26]   --->   Operation 61 'load' 'Acc1_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.70ns)   --->   "%add_ln26_10 = add i32 %Acc1_4_load, i32 %mul_ln26_2" [fir.cpp:26]   --->   Operation 62 'add' 'add_ln26_10' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_10, i32 %Acc1_5" [fir.cpp:26]   --->   Operation 63 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%Acc1_3_load = load i32 %Acc1_3" [fir.cpp:26]   --->   Operation 64 'load' 'Acc1_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.70ns)   --->   "%add_ln26_11 = add i32 %Acc1_3_load, i32 %add_ln26_15" [fir.cpp:26]   --->   Operation 65 'add' 'add_ln26_11' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_11, i32 %Acc1_4" [fir.cpp:26]   --->   Operation 66 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%Acc1_2_load = load i32 %Acc1_2" [fir.cpp:26]   --->   Operation 67 'load' 'Acc1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.70ns)   --->   "%add_ln26_12 = add i32 %Acc1_2_load, i32 %mul_ln26_1" [fir.cpp:26]   --->   Operation 68 'add' 'add_ln26_12' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_12, i32 %Acc1_3" [fir.cpp:26]   --->   Operation 69 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%Acc1_1_load = load i32 %Acc1_1" [fir.cpp:26]   --->   Operation 70 'load' 'Acc1_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.70ns)   --->   "%add_ln26_13 = add i32 %Acc1_1_load, i32 %sub_ln26_1" [fir.cpp:26]   --->   Operation 71 'add' 'add_ln26_13' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_13, i32 %Acc1_2" [fir.cpp:26]   --->   Operation 72 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%Acc1_0_load = load i32 %Acc1_0" [fir.cpp:26]   --->   Operation 73 'load' 'Acc1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (2.70ns)   --->   "%add_ln26_14 = add i32 %Acc1_0_load, i32 %sub_ln26" [fir.cpp:26]   --->   Operation 74 'add' 'add_ln26_14' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %add_ln26_14, i32 %Acc1_1" [fir.cpp:26]   --->   Operation 75 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln28 = store i32 %mul_ln26, i32 %Acc1_0" [fir.cpp:28]   --->   Operation 76 'store' 'store_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_r, i32 %add_ln26" [fir.cpp:29]   --->   Operation 77 'write' 'write_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [fir.cpp:30]   --->   Operation 78 'ret' 'ret_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Acc1_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; IO mode=ap_vld:ce=0
Port [ Acc1_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Acc1_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read         ) [ 0111]
mul_ln26          (mul          ) [ 0101]
mul_ln26_1        (mul          ) [ 0101]
mul_ln26_2        (mul          ) [ 0101]
mul_ln26_3        (mul          ) [ 0101]
specpipeline_ln0  (specpipeline ) [ 0000]
spectopmodule_ln0 (spectopmodule) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
Acc1_14_load      (load         ) [ 0000]
add_ln26          (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
shl_ln26          (shl          ) [ 0000]
shl_ln26_1        (shl          ) [ 0000]
sub_ln26          (sub          ) [ 0000]
Acc1_13_load      (load         ) [ 0000]
add_ln26_1        (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
shl_ln26_2        (shl          ) [ 0000]
shl_ln26_3        (shl          ) [ 0000]
sub_ln26_1        (sub          ) [ 0000]
Acc1_12_load      (load         ) [ 0000]
add_ln26_2        (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
Acc1_11_load      (load         ) [ 0000]
add_ln26_3        (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
shl_ln26_4        (shl          ) [ 0000]
shl_ln26_5        (shl          ) [ 0000]
add_ln26_15       (add          ) [ 0000]
Acc1_10_load      (load         ) [ 0000]
add_ln26_4        (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
Acc1_9_load       (load         ) [ 0000]
add_ln26_5        (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
Acc1_8_load       (load         ) [ 0000]
add_ln26_6        (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
shl_ln26_6        (shl          ) [ 0000]
shl_ln26_7        (shl          ) [ 0000]
sub_ln26_2        (sub          ) [ 0000]
Acc1_7_load       (load         ) [ 0000]
add_ln26_7        (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
Acc1_6_load       (load         ) [ 0000]
add_ln26_8        (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
Acc1_5_load       (load         ) [ 0000]
add_ln26_9        (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
Acc1_4_load       (load         ) [ 0000]
add_ln26_10       (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
Acc1_3_load       (load         ) [ 0000]
add_ln26_11       (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
Acc1_2_load       (load         ) [ 0000]
add_ln26_12       (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
Acc1_1_load       (load         ) [ 0000]
add_ln26_13       (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
Acc1_0_load       (load         ) [ 0000]
add_ln26_14       (add          ) [ 0000]
store_ln26        (store        ) [ 0000]
store_ln28        (store        ) [ 0000]
write_ln29        (write        ) [ 0000]
ret_ln30          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Acc1_14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_14"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Acc1_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Acc1_13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Acc1_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Acc1_11">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Acc1_10">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Acc1_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Acc1_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Acc1_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Acc1_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Acc1_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Acc1_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Acc1_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Acc1_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Acc1_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Acc1_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc1_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="in_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln29_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="5" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="9" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_2/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_3/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="Acc1_14_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_14_load/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln26_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln26_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="shl_ln26_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="shl_ln26_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_1/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sub_ln26_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="Acc1_13_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_13_load/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln26_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln26_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="shl_ln26_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="shl_ln26_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_3/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sub_ln26_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="Acc1_12_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_12_load/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln26_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln26_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="Acc1_11_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_11_load/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln26_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln26_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="shl_ln26_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_4/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="shl_ln26_5_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_5/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln26_15_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_15/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="Acc1_10_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_10_load/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln26_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln26_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="Acc1_9_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_9_load/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln26_5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln26_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="Acc1_8_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_8_load/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln26_6_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln26_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="shl_ln26_6_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_6/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln26_7_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_7/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sub_ln26_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="Acc1_7_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_7_load/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln26_7_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln26_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="Acc1_6_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_6_load/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln26_8_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln26_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="Acc1_5_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_5_load/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln26_9_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="1"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln26_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="Acc1_4_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_4_load/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln26_10_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="1"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln26_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="Acc1_3_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_3_load/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln26_11_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln26_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="Acc1_2_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_2_load/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln26_12_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln26_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="Acc1_1_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_1_load/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln26_13_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_13/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln26_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="Acc1_0_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Acc1_0_load/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln26_14_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_14/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln26_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln28_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="in_read_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="436" class="1005" name="mul_ln26_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="442" class="1005" name="mul_ln26_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26_1 "/>
</bind>
</comp>

<comp id="448" class="1005" name="mul_ln26_2_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26_2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="mul_ln26_3_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="78" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="80" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="80" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="80" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="80" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="121" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="64" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="133" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="143" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="68" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="165" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="175" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="72" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="212" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="222" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="74" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="76" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="274" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="20" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="284" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="284" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="20" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="22" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="24" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="222" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="28" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="32" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="175" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="30" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="34" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="143" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="32" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="80" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="427"><net_src comp="420" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="429"><net_src comp="420" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="431"><net_src comp="420" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="432"><net_src comp="420" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="433"><net_src comp="420" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="434"><net_src comp="420" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="435"><net_src comp="420" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="439"><net_src comp="93" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="445"><net_src comp="99" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="451"><net_src comp="105" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="457"><net_src comp="111" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="326" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 }
	Port: Acc1_14 | {3 }
	Port: Acc1_15 | {3 }
	Port: Acc1_13 | {3 }
	Port: Acc1_12 | {3 }
	Port: Acc1_11 | {3 }
	Port: Acc1_10 | {3 }
	Port: Acc1_9 | {3 }
	Port: Acc1_8 | {3 }
	Port: Acc1_7 | {3 }
	Port: Acc1_6 | {3 }
	Port: Acc1_5 | {3 }
	Port: Acc1_4 | {3 }
	Port: Acc1_3 | {3 }
	Port: Acc1_2 | {3 }
	Port: Acc1_1 | {3 }
	Port: Acc1_0 | {3 }
 - Input state : 
	Port: fir : in_r | {1 }
	Port: fir : Acc1_14 | {3 }
	Port: fir : Acc1_13 | {3 }
	Port: fir : Acc1_12 | {3 }
	Port: fir : Acc1_11 | {3 }
	Port: fir : Acc1_10 | {3 }
	Port: fir : Acc1_9 | {3 }
	Port: fir : Acc1_8 | {3 }
	Port: fir : Acc1_7 | {3 }
	Port: fir : Acc1_6 | {3 }
	Port: fir : Acc1_5 | {3 }
	Port: fir : Acc1_4 | {3 }
	Port: fir : Acc1_3 | {3 }
	Port: fir : Acc1_2 | {3 }
	Port: fir : Acc1_1 | {3 }
	Port: fir : Acc1_0 | {3 }
  - Chain level:
	State 1
	State 2
	State 3
		add_ln26 : 1
		store_ln26 : 2
		add_ln26_1 : 1
		store_ln26 : 2
		add_ln26_2 : 1
		store_ln26 : 2
		add_ln26_3 : 1
		store_ln26 : 2
		add_ln26_4 : 1
		store_ln26 : 2
		add_ln26_5 : 1
		store_ln26 : 2
		add_ln26_6 : 1
		store_ln26 : 2
		add_ln26_7 : 1
		store_ln26 : 2
		add_ln26_8 : 1
		store_ln26 : 2
		add_ln26_9 : 1
		store_ln26 : 2
		add_ln26_10 : 1
		store_ln26 : 2
		add_ln26_11 : 1
		store_ln26 : 2
		add_ln26_12 : 1
		store_ln26 : 2
		add_ln26_13 : 1
		store_ln26 : 2
		add_ln26_14 : 1
		store_ln26 : 2
		write_ln29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        grp_fu_93       |    0    |   165   |    50   |
|    mul   |        grp_fu_99       |    0    |   165   |    50   |
|          |       grp_fu_105       |    0    |   165   |    50   |
|          |       grp_fu_111       |    0    |   165   |    50   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln26_fu_121    |    0    |    0    |    39   |
|          |    add_ln26_1_fu_153   |    0    |    0    |    39   |
|          |    add_ln26_2_fu_185   |    0    |    0    |    39   |
|          |    add_ln26_3_fu_201   |    0    |    0    |    39   |
|          |   add_ln26_15_fu_222   |    0    |    0    |    39   |
|          |    add_ln26_4_fu_232   |    0    |    0    |    39   |
|          |    add_ln26_5_fu_248   |    0    |    0    |    39   |
|    add   |    add_ln26_6_fu_263   |    0    |    0    |    39   |
|          |    add_ln26_7_fu_294   |    0    |    0    |    39   |
|          |    add_ln26_8_fu_310   |    0    |    0    |    39   |
|          |    add_ln26_9_fu_326   |    0    |    0    |    39   |
|          |   add_ln26_10_fu_341   |    0    |    0    |    39   |
|          |   add_ln26_11_fu_356   |    0    |    0    |    39   |
|          |   add_ln26_12_fu_372   |    0    |    0    |    39   |
|          |   add_ln26_13_fu_387   |    0    |    0    |    39   |
|          |   add_ln26_14_fu_403   |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |     sub_ln26_fu_143    |    0    |    0    |    39   |
|    sub   |    sub_ln26_1_fu_175   |    0    |    0    |    39   |
|          |    sub_ln26_2_fu_284   |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|   read   |   in_read_read_fu_80   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln29_write_fu_86 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     shl_ln26_fu_133    |    0    |    0    |    0    |
|          |    shl_ln26_1_fu_138   |    0    |    0    |    0    |
|          |    shl_ln26_2_fu_165   |    0    |    0    |    0    |
|    shl   |    shl_ln26_3_fu_170   |    0    |    0    |    0    |
|          |    shl_ln26_4_fu_212   |    0    |    0    |    0    |
|          |    shl_ln26_5_fu_217   |    0    |    0    |    0    |
|          |    shl_ln26_6_fu_274   |    0    |    0    |    0    |
|          |    shl_ln26_7_fu_279   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |   660   |   941   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  in_read_reg_420 |   32   |
|mul_ln26_1_reg_442|   32   |
|mul_ln26_2_reg_448|   32   |
|mul_ln26_3_reg_454|   32   |
| mul_ln26_reg_436 |   32   |
+------------------+--------+
|       Total      |   160  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_93 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_99 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_105 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_111 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||   6.44  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   660  |   941  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   160  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   820  |   977  |
+-----------+--------+--------+--------+--------+
