field_translation_reset/mem_addr_counter vga_counter_5bit 0
val_4_0_4 2 10998 3150
/ 0
val_4_0_2 2 10998 2162
/ 0
val_4_0_1 2 10998 2688
/ 0
vss 2 9358 2975
/ 0
vdd 2 9358 2481
/ 0
rst_ext 2 10118 3924
/ 0
val_4_0_3 3 10318 2026
/ 0
val_4_0_0 3 9838 3924
/ 0
clk 3 10358 2026
/ 0
rst 3 10078 3924
/ 0
en 3 9878 3924
/ 1
3 n19 ~ 2 10164 3722 0 0 ~
/ 1
3 n26 ~ 2 9764 3754 0 0 ~
/ 1
3 n16 ~ 2 9764 3156 0 0 ~
/ 1
3 n24 ~ 2 9404 3754 0 0 ~
/ 1
3 n22 ~ 2 9644 3722 0 0 ~
/ 1
3 n21 ~ 2 9604 3754 0 0 ~
/ 1
3 n20 ~ 2 9564 3722 0 0 ~
/ 1
3 n14 ~ 2 9364 2240 0 0 ~
/ 1
3 n17 ~ 2 9364 2734 0 0 ~
/ 1
3 n13 ~ 2 10204 3228 0 0 ~
/ 1
3 n25 ~ 2 9444 3722 0 0 ~
/ 1
3 n23 ~ 2 9364 3722 0 0 ~
/ 1
3 n15 ~ 2 10204 2240 0 0 ~
/ 1
3 n27 ~ 2 10284 2734 0 0 ~
field_translation_reset vga_field_trans_reset 0
mem_addr_reset_out_7_0_7 2 10998 3150
/ 0
mem_addr_reset_out_7_0_5 2 10998 2162
/ 0
mem_addr_reset_out_7_0_4 2 10998 2688
/ 0
mem_addr_reset_out_7_0_3 2 10998 3086
/ 0
mem_addr_reset_out_7_0_2 2 9358 2975
/ 0
mem_addr_reset_out_7_0_1 2 9358 2975
/ 0
mem_addr_reset_out_7_0_0 2 9358 2975
/ 0
rst 2 7958 4600
/ 0
end_frame_in 2 10998 4106
/ 0
vdd 2 9358 2481
/ 0
end_field_line_in 2 7958 3676
/ 0
mem_addr_reset_out_7_0_6 3 10318 2026
/ 0
vss 3 10078 2026
/ 0
clk 3 10358 2026
/ 1
3 n32 ~ 2 8044 3196 0 0 ~
/ 1
3 n5 ~ 2 9964 4184 0 0 ~
/ 1
3 n9 ~ 2 8884 3754 0 0 ~
/ 1
3 n47 ~ 2 8724 3754 0 0 ~
/ 1
3 n45 ~ 2 8404 4216 0 0 ~
/ 1
3 n7 ~ 2 10644 4184 0 0 ~
/ 1
3 n1 ~ 2 10484 4184 0 0 ~
/ 1
3 n30 ~ 2 9084 3196 0 0 ~
/ 1
3 n3 ~ 2 8604 3196 0 0 ~
/ 1
3 N25 ~ 2 9924 4184 0 0 ~
/ 1
3 n48 ~ 2 9044 2734 0 0 ~
/ 1
3 n37 ~ 2 8124 2208 0 0 ~
/ 1
3 N24 ~ 2 8844 3754 0 0 ~
/ 1
3 n35 ~ 2 8044 2734 0 0 ~
/ 1
3 n4 ~ 2 8644 2734 0 0 ~
/ 1
3 N26 ~ 2 8564 2240 0 0 ~
/ 1
3 n42 ~ 2 9284 3722 0 0 ~
/ 1
3 n33 ~ 2 8924 2734 0 0 ~
/ 1
3 n8 ~ 2 11004 4216 0 0 ~
/ 1
3 n28_port ~ 2 8324 3754 0 0 ~
/ 1
3 n6 ~ 2 8924 4918 0 0 ~
/ 1
3 counter_state_2_port ~ 2 8324 2208 0 0 ~
/ 1
3 n31 ~ 2 9044 3196 0 0 ~
/ 1
3 n29 ~ 2 8444 2734 0 0 ~
/ 1
3 mem_addr_enable ~ 2 8804 3228 0 0 ~
/ 1
3 n43 ~ 2 9204 3722 0 0 ~
/ 1
3 n2 ~ 2 10884 4216 0 0 ~
/ 1
3 n36 ~ 2 8004 3196 0 0 ~
/ 1
3 n46 ~ 2 8484 4216 0 0 ~
/ 1
3 n39 ~ 2 8524 3754 0 0 ~
/ 1
3 n44 ~ 2 9564 4184 0 0 ~
/ 1
3 n41 ~ 2 8404 2032 0 0 ~
/ 1
3 n10 ~ 2 8164 4918 0 0 ~
/ 1
3 n38 ~ 2 8684 3754 0 0 ~
/ 1
3 n34 ~ 2 9084 4184 0 0 ~
/ 1
3 n40 ~ 2 8484 2208 0 0 ~
/ 1
3 counter_state_0_port ~ 2 8844 4184 0 0 ~
/ 1
3 counter_state_1_port ~ 2 9524 4184 0 0 ~
/ 1
3 N28 ~ 2 8164 3196 0 0 ~
/ 1
3 N27 ~ 2 8204 2240 0 0 ~
/ 1
3 counter_state_3_port ~ 2 9084 2766 0 0 ~
/ 1
3 counter_state_4_port ~ 2 8924 3196 0 0 ~
field_translation/mem_addr_counter vga_counter_8bitset 0
val_7_0_7 2 16518 4346
/ 0
val_7_0_6 2 15278 3014
/ 0
val_7_0_3 2 16518 5556
/ 0
val_7_0_1 2 13518 5166
/ 0
val_7_0_0 2 16518 4840
/ 0
vss 2 15638 4951
/ 0
vdd 2 15638 5445
/ 0
rst 2 13518 5692
/ 0
rst_ext 2 13518 5652
/ 0
set 2 16518 4568
/ 0
di_7_0_0 2 16518 3884
/ 0
di_7_0_1 2 13518 4632
/ 0
di_7_0_2 2 16518 3118
/ 0
di_7_0_4 2 13518 4282
/ 0
di_7_0_5 2 13518 4808
/ 0
di_7_0_7 2 16518 4282
/ 0
en 2 13958 5900
/ 0
val_7_0_5 3 15198 3014
/ 0
val_7_0_4 3 14198 3014
/ 0
val_7_0_2 3 14718 5900
/ 0
clk 3 13718 3014
/ 0
di_7_0_3 3 16238 5900
/ 0
di_7_0_6 3 15078 5900
/ 1
3 n56 ~ 2 16324 5730 0 0 ~
/ 1
3 n75 ~ 2 14964 4742 0 0 ~
/ 1
3 n62 ~ 2 14084 4184 0 0 ~
/ 1
3 n79 ~ 2 16164 3196 0 0 ~
/ 1
3 n74 ~ 2 14924 4742 0 0 ~
/ 1
3 n81 ~ 2 15324 3196 0 0 ~
/ 1
3 n82 ~ 2 16084 3228 0 0 ~
/ 1
3 n35 ~ 2 13524 3722 0 0 ~
/ 1
3 n65 ~ 2 15044 5204 0 0 ~
/ 1
3 n49 ~ 2 14364 4184 0 0 ~
/ 1
3 n63 ~ 2 14124 5172 0 0 ~
/ 1
3 n85 ~ 2 14484 5698 0 0 ~
/ 1
3 n52 ~ 2 13844 5172 0 0 ~
/ 1
3 n59 ~ 2 15244 5172 0 0 ~
/ 1
3 n47 ~ 2 14444 4216 0 0 ~
/ 1
3 n58 ~ 2 15284 5730 0 0 ~
/ 1
3 n86 ~ 2 14924 3754 0 0 ~
/ 1
3 n30 ~ 2 15484 4216 0 0 ~
/ 1
3 n43 ~ 2 13564 4184 0 0 ~
/ 1
3 n37 ~ 2 13524 4742 0 0 ~
/ 1
3 n66 ~ 2 14684 5730 0 0 ~
/ 1
3 n83 ~ 2 15404 3722 0 0 ~
/ 1
3 n36 ~ 2 16364 4742 0 0 ~
/ 1
3 n57 ~ 2 14884 5730 0 0 ~
/ 1
3 n39 ~ 2 16324 4742 0 0 ~
/ 1
3 n51 ~ 2 13644 5698 0 0 ~
/ 1
3 n64 ~ 2 14044 4996 0 0 ~
/ 1
3 n80 ~ 2 16444 4184 0 0 ~
/ 1
3 n42 ~ 2 13524 4184 0 0 ~
/ 1
3 n32 ~ 2 13524 3228 0 0 ~
/ 1
3 n31 ~ 2 14404 3228 0 0 ~
/ 1
3 n53 ~ 2 14204 5698 0 0 ~
/ 1
3 n55 ~ 2 15564 5204 0 0 ~
/ 1
3 n45 ~ 2 13804 5172 0 0 ~
/ 1
3 n69 ~ 2 14844 4742 0 0 ~
/ 1
3 n77 ~ 2 15244 3196 0 0 ~
/ 1
3 n61 ~ 2 13804 4184 0 0 ~
/ 1
3 n84 ~ 2 13684 4184 0 0 ~
/ 1
3 n54 ~ 2 14684 4710 0 0 ~
/ 1
3 n38 ~ 2 15204 4216 0 0 ~
/ 1
3 n34 ~ 2 15364 4184 0 0 ~
/ 1
3 n67 ~ 2 14924 5172 0 0 ~
/ 1
3 n70 ~ 2 13764 4742 0 0 ~
/ 1
3 n60 ~ 2 14684 5172 0 0 ~
/ 1
3 n44 ~ 2 14644 4184 0 0 ~
/ 1
3 n76 ~ 2 15604 3228 0 0 ~
/ 1
3 n41 ~ 2 15164 5172 0 0 ~
/ 1
3 n48 ~ 2 15324 4184 0 0 ~
/ 1
3 n68 ~ 2 13844 4710 0 0 ~
/ 1
3 n50 ~ 2 13724 5698 0 0 ~
/ 1
3 n71 ~ 2 14884 3754 0 0 ~
/ 1
3 n29 ~ 2 16244 3196 0 0 ~
/ 1
3 n72 ~ 2 14564 3722 0 0 ~
/ 1
3 n73 ~ 2 14804 3754 0 0 ~
/ 1
3 n46 ~ 2 14364 4742 0 0 ~
/ 1
3 n33 ~ 2 15564 3722 0 0 ~
/ 1
3 n40 ~ 2 14604 4710 0 0 ~
/ 1
3 n78 ~ 2 15444 3020 0 0 ~
/ 1
3 n87 ~ 2 15564 4216 0 0 ~
field_translation/U28 mu111 0
vss 2 12278 3963
/ 0
vdd 2 12278 3469
/ 0
S 2 12278 3748
/ 0
B 2 12358 3924
/ 0
A 2 12438 3748
/ 0
Y 2 12518 3716
field_translation/U31 mu111 0
vss 2 12278 3963
/ 0
vdd 2 12278 4457
/ 0
S 2 12278 4178
/ 0
B 2 12358 4002
/ 0
A 2 12438 4178
/ 0
Y 2 12518 4210
field_translation/mem_addr_counter/U59 mu111 0
vss 2 15318 4951
/ 0
vdd 2 15318 5445
/ 0
S 2 15318 5166
/ 0
B 2 15398 4990
/ 0
A 2 15478 5166
/ 0
Y 2 15558 5198
field_translation/mem_addr_counter/U81 mu111 0
vss 2 15678 2975
/ 0
vdd 2 15678 3469
/ 0
S 2 15678 3190
/ 0
B 2 15758 3014
/ 0
A 2 15838 3190
/ 0
Y 2 15918 3222
field_translation/mem_addr_counter/U43 mu111 0
vss 2 14958 3963
/ 0
vdd 2 14958 4457
/ 0
S 2 14958 4178
/ 0
B 2 15038 4002
/ 0
A 2 15118 4178
/ 0
Y 2 15198 4210
field_translation/mem_addr_counter/U78 mu111 0
vss 2 15358 2975
/ 0
vdd 2 15358 3469
/ 0
S 2 15358 3190
/ 0
B 2 15438 3014
/ 0
A 2 15518 3190
/ 0
Y 2 15598 3222
field_translation/mem_addr_counter/U50 mu111 0
vss 2 14198 3963
/ 0
vdd 2 14198 4457
/ 0
S 2 14198 4178
/ 0
B 2 14278 4002
/ 0
A 2 14358 4178
/ 0
Y 2 14438 4210
field_translation/mem_addr_counter/U64 mu111 0
vss 2 13958 4951
/ 0
vdd 2 13958 5445
/ 0
S 2 13958 5166
/ 0
B 2 14038 4990
/ 0
A 2 14118 5166
/ 0
Y 2 14198 5198
field_translation/mem_addr_counter/U46 mu111 0
vss 2 13518 4951
/ 0
vdd 2 13518 5445
/ 0
S 2 13518 5166
/ 0
B 2 13598 4990
/ 0
A 2 13678 5166
/ 0
Y 2 13758 5198
field_translation/mem_addr_counter/U73 mu111 0
vss 2 13598 4951
/ 0
vdd 2 13598 4457
/ 0
S 2 13598 4736
/ 0
B 2 13678 4912
/ 0
A 2 13758 4736
/ 0
Y 2 13838 4704
field_translation_reset/U42 mu111 0
vss 2 7958 1987
/ 0
vdd 2 7958 2481
/ 0
S 2 7958 2202
/ 0
B 2 8038 2026
/ 0
A 2 8118 2202
/ 0
Y 2 8198 2234
field_translation_reset/U45 mu111 0
vss 2 8318 1987
/ 0
vdd 2 8318 2481
/ 0
S 2 8318 2202
/ 0
B 2 8398 2026
/ 0
A 2 8478 2202
/ 0
Y 2 8558 2234
field_translation_reset/U54 mu111 0
vss 2 8918 3963
/ 0
vdd 2 8918 4457
/ 0
S 2 8918 4178
/ 0
B 2 8998 4002
/ 0
A 2 9078 4178
/ 0
Y 2 9158 4210
field_translation_reset/U49 mu111 0
vss 2 10158 3963
/ 0
vdd 2 10158 4457
/ 0
S 2 10158 4178
/ 0
B 2 10238 4002
/ 0
A 2 10318 4178
/ 0
Y 2 10398 4210
field_translation vga_field_trans 0
rst 2 12278 3190
/ 0
mem_addr_reset_in_7_0_7 2 16518 4282
/ 0
mem_addr_reset_in_7_0_5 2 12278 4840
/ 0
mem_addr_reset_in_7_0_4 2 12278 4282
/ 0
mem_addr_reset_in_7_0_2 2 16518 3118
/ 0
mem_addr_reset_in_7_0_0 2 16518 3884
/ 0
mem_addr_out_7_0_7 2 16518 4346
/ 0
mem_addr_out_7_0_3 2 16518 5556
/ 0
mem_addr_out_7_0_0 2 16518 4840
/ 0
vdd 2 15638 5445
/ 0
new_frame_in 2 12278 4106
/ 0
new_line_in 2 12278 4074
/ 0
in_field_in 2 12278 4314
/ 0
clk 3 13718 3014
/ 0
vss 3 14478 3014
/ 0
mem_addr_reset_in_7_0_6 3 15078 5900
/ 0
mem_addr_reset_in_7_0_3 3 16238 5900
/ 0
mem_addr_reset_in_7_0_1 3 13558 5900
/ 0
mem_addr_out_7_0_6 3 15278 3014
/ 0
mem_addr_out_7_0_5 3 15198 3014
/ 0
mem_addr_out_7_0_4 3 14198 3014
/ 0
mem_addr_out_7_0_2 3 14718 5900
/ 0
mem_addr_out_7_0_1 3 13998 5900
/ 1
3 n1 ~ 2 13204 3196 0 0 ~
/ 1
3 n5 ~ 2 13164 4184 0 0 ~
/ 1
3 N16 ~ 2 12724 4144 0 0 ~
/ 1
3 N18 ~ 2 12524 3722 0 0 ~
/ 1
3 n3 ~ 2 12404 5172 0 0 ~
/ 1
3 counter_state_0_port ~ 2 12964 4184 0 0 ~
/ 1
3 n2 ~ 2 13364 3196 0 0 ~
/ 1
3 n6 ~ 2 13484 4184 0 0 ~
/ 1
3 n22 ~ 2 12444 4184 0 0 ~
/ 1
3 n21 ~ 2 12324 5172 0 0 ~
/ 1
3 n20 ~ 2 12444 3754 0 0 ~
/ 1
3 N17 ~ 2 12524 4216 0 0 ~
/ 1
3 n18_port ~ 2 12284 4710 0 0 ~
/ 1
3 n19 ~ 2 12364 4710 0 0 ~
/ 1
3 n4 ~ 2 12444 5172 0 0 ~
/ 1
3 mem_addr_enable ~ 2 12404 4710 0 0 ~
/ 1
3 counter_state_2_port ~ 2 12724 5204 0 0 ~
/ 1
3 counter_state_1_port ~ 2 12324 4742 0 0 ~
/ 1
3 n11 ~ 2 13124 4184 0 0 ~
/ 1
3 n9 ~ 2 16524 4574 0 0 ~
/ 1
3 X_Logic0_port ~ 2 12724 4957 0 0 ~
sync vga_sync 0
clk 2 7798 6784
/ 0
rst 2 7798 6154
/ 0
vss 2 7798 5939
/ 0
vdd 2 7798 6433
/ 0
pos_x_in_7_0_5 2 8998 6888
/ 0
pos_x_in_7_0_3 2 8678 6888
/ 0
pos_x_in_7_0_4 2 8838 5978
/ 0
pos_y_in_9_0_8 2 9398 6784
/ 0
pos_y_in_9_0_7 2 9358 6888
/ 0
pos_y_in_9_0_5 2 9158 6888
/ 0
pos_y_in_9_0_2 2 8718 5978
/ 0
pos_y_in_9_0_1 2 9118 5978
/ 0
pos_y_in_9_0_9 2 9398 6258
/ 0
pos_y_in_9_0_3 2 9198 5978
/ 0
v_sync_out 3 8518 5978
/ 0
h_sync_out 3 8518 6888
/ 0
pos_x_in_7_0_7 3 8958 6888
/ 0
pos_x_in_7_0_6 3 8558 6888
/ 0
pos_x_in_7_0_2 3 8878 6888
/ 0
pos_y_in_9_0_6 3 9118 6888
/ 0
pos_y_in_9_0_4 3 8678 5978
/ 1
3 n9 ~ 2 8644 6686 0 0 ~
/ 1
3 n11 ~ 2 8964 6120 0 0 ~
/ 1
3 n14 ~ 2 8804 6192 0 0 ~
/ 1
3 n17 ~ 2 8764 6160 0 0 ~
/ 1
3 n10 ~ 2 8644 6192 0 0 ~
/ 1
3 n16 ~ 2 9364 6192 0 0 ~
/ 1
3 n13 ~ 2 9404 6192 0 0 ~
/ 1
3 n15 ~ 2 9204 6718 0 0 ~
/ 1
3 n12 ~ 2 8604 6160 0 0 ~
/ 1
3 n2 ~ 2 8004 6894 0 0 ~
/ 1
3 n1 ~ 2 8004 5984 0 0 ~
read_and_output vga_read 0
clk 2 4358 2130
/ 0
rst 2 4358 2202
/ 0
vss 2 5878 1987
/ 0
vdd 2 5878 2481
/ 0
v_sync_in 2 4358 2592
/ 0
green_out 2 4358 3086
/ 0
blue_out 2 6598 2688
/ 0
data_in 2 6598 3294
/ 0
h_sync_in 3 6078 2026
/ 0
in_field_in 3 5398 3924
/ 0
in_np_in 3 5318 2026
/ 0
in_score_in 3 5318 3924
/ 0
v_sync_out 3 5118 2026
/ 0
red_out 3 5118 3924
/ 0
h_sync_out 3 5838 2026
/ 1
3 in_field_buf ~ 2 6004 3228 0 0 ~
/ 1
3 in_score_buf ~ 2 6044 3196 0 0 ~
/ 1
3 n3 ~ 2 6124 3228 0 0 ~
/ 1
3 n1 ~ 2 6084 2942 0 0 ~
/ 1
3 v_sync_buf ~ 2 4564 2032 0 0 ~
/ 1
3 in_np_buf ~ 2 6084 3228 0 0 ~
/ 1
3 h_sync_buf ~ 2 5324 2942 0 0 ~
/ 1
3 red_next ~ 2 4564 3020 0 0 ~
field_check vga_field_check 0
end_field_line_out 2 8838 8090
/ 0
vss 2 8118 7915
/ 0
vdd 2 8118 8409
/ 0
in_field_out 2 8838 8616
/ 0
pos_x_in_7_0_1 2 7518 7954
/ 0
pos_x_in_7_0_0 2 6998 8520
/ 0
pos_x_in_7_0_3 2 6998 8234
/ 0
pos_y_in_9_0_4 2 7438 8864
/ 0
pos_y_in_9_0_9 2 6998 8058
/ 0
pos_x_in_7_0_5 2 7878 8864
/ 0
clk 3 8158 8864
/ 0
rst 3 8478 8864
/ 0
pos_x_in_7_0_6 3 7318 7954
/ 0
pos_x_in_7_0_7 3 7358 7954
/ 0
pos_x_in_7_0_2 3 7478 7954
/ 0
pos_y_in_9_0_7 3 7638 7954
/ 0
pos_y_in_9_0_8 3 7998 8864
/ 0
pos_y_in_9_0_5 3 7398 8864
/ 0
pos_y_in_9_0_6 3 7998 7954
/ 0
pos_x_in_7_0_4 3 7838 8864
/ 1
3 N15 ~ 2 8324 7960 0 0 ~
/ 1
3 n28 ~ 2 7484 8694 0 0 ~
/ 1
3 n22 ~ 2 7364 8694 0 0 ~
/ 1
3 n19 ~ 2 7244 8662 0 0 ~
/ 1
3 n17 ~ 2 7004 8136 0 0 ~
/ 1
3 n18_port ~ 2 7404 8168 0 0 ~
/ 1
3 n20 ~ 2 7564 8694 0 0 ~
/ 1
3 n23 ~ 2 7284 8168 0 0 ~
/ 1
3 n25 ~ 2 7004 8694 0 0 ~
/ 1
3 n21 ~ 2 7564 8136 0 0 ~
/ 1
3 n14 ~ 2 7044 8136 0 0 ~
/ 1
3 n24 ~ 2 7804 8694 0 0 ~
/ 1
3 n27 ~ 2 7724 8694 0 0 ~
/ 1
3 n26 ~ 2 8084 8662 0 0 ~
/ 1
3 N18 ~ 2 8324 8870 0 0 ~
/ 1
3 n16 ~ 2 7164 8168 0 0 ~
/ 1
3 n15_port ~ 2 7924 8662 0 0 ~
triggers/end_frame_state_reg dfa11 0
R 2 3238 7628
/ 0
D 2 3438 7876
/ 0
CK 2 3278 7772
/ 0
Q 2 3958 7668
/ 0
vdd 2 3238 7421
/ 0
vss 2 3238 7915
triggers/new_frame_state_reg dfa11 0
R 2 3238 7214
/ 0
D 2 3438 6966
/ 0
CK 2 3278 7070
/ 0
Q 2 3958 7174
/ 0
vdd 2 3238 7421
/ 0
vss 2 3238 6927
triggers/new_line_state_reg dfa11 0
R 2 4038 8616
/ 0
D 2 4238 8864
/ 0
CK 2 4078 8760
/ 0
Q 2 4758 8656
/ 0
vdd 2 4038 8409
/ 0
vss 2 4038 8903
field_check/in_field_state_reg dfa11 0
R 2 8118 8616
/ 0
D 2 8318 8864
/ 0
CK 2 8158 8760
/ 0
Q 2 8838 8656
/ 0
vdd 2 8118 8409
/ 0
vss 2 8118 8903
field_check/end_field_line_state_reg dfa11 0
R 2 8118 8202
/ 0
D 2 8318 7954
/ 0
CK 2 8158 8058
/ 0
Q 2 8838 8162
/ 0
vdd 2 8118 8409
/ 0
vss 2 8118 7915
read_and_output/in_np_buf_reg dfa11 0
R 2 5118 2274
/ 0
D 2 5318 2026
/ 0
CK 2 5158 2130
/ 0
Q 2 5838 2234
/ 0
vdd 2 5118 2481
/ 0
vss 2 5118 1987
read_and_output/v_sync_buf_reg dfa11 0
R 2 4358 2688
/ 0
D 2 4558 2936
/ 0
CK 2 4398 2832
/ 0
Q 2 5078 2728
/ 0
vdd 2 4358 2481
/ 0
vss 2 4358 2975
read_and_output/v_sync_out_reg dfa11 0
R 2 4358 2274
/ 0
D 2 4558 2026
/ 0
CK 2 4398 2130
/ 0
Q 2 5078 2234
/ 0
vdd 2 4358 2481
/ 0
vss 2 4358 1987
read_and_output/red_out_reg dfa11 0
R 2 4358 3676
/ 0
D 2 4558 3924
/ 0
CK 2 4398 3820
/ 0
Q 2 5078 3716
/ 0
vdd 2 4358 3469
/ 0
vss 2 4358 3963
read_and_output/green_out_reg dfa11 0
R 2 4358 3262
/ 0
D 2 4558 3014
/ 0
CK 2 4398 3118
/ 0
Q 2 5078 3222
/ 0
vdd 2 4358 3469
/ 0
vss 2 4358 2975
read_and_output/blue_out_reg dfa11 0
R 2 5878 2688
/ 0
D 2 6078 2936
/ 0
CK 2 5918 2832
/ 0
Q 2 6598 2728
/ 0
vdd 2 5878 2481
/ 0
vss 2 5878 2975
read_and_output/h_sync_buf_reg dfa11 0
R 2 5878 2274
/ 0
D 2 6078 2026
/ 0
CK 2 5918 2130
/ 0
Q 2 6598 2234
/ 0
vdd 2 5878 2481
/ 0
vss 2 5878 1987
read_and_output/h_sync_out_reg dfa11 0
R 2 5118 2688
/ 0
D 2 5318 2936
/ 0
CK 2 5158 2832
/ 0
Q 2 5838 2728
/ 0
vdd 2 5118 2481
/ 0
vss 2 5118 2975
read_and_output/in_score_buf_reg dfa11 0
R 2 5118 3676
/ 0
D 2 5318 3924
/ 0
CK 2 5158 3820
/ 0
Q 2 5838 3716
/ 0
vdd 2 5118 3469
/ 0
vss 2 5118 3963
read_and_output/in_field_buf_reg dfa11 0
R 2 5118 3262
/ 0
D 2 5318 3014
/ 0
CK 2 5158 3118
/ 0
Q 2 5838 3222
/ 0
vdd 2 5118 3469
/ 0
vss 2 5118 2975
sync/h_sync_state_reg dfa11 0
R 2 7798 6640
/ 0
D 2 7998 6888
/ 0
CK 2 7838 6784
/ 0
Q 2 8518 6680
/ 0
vdd 2 7798 6433
/ 0
vss 2 7798 6927
sync/v_sync_state_reg dfa11 0
R 2 7798 6226
/ 0
D 2 7998 5978
/ 0
CK 2 7838 6082
/ 0
Q 2 8518 6186
/ 0
vdd 2 7798 6433
/ 0
vss 2 7798 5939
field_translation/counter_state_reg_1_inst dfa11 0
R 2 12278 3262
/ 0
D 2 12478 3014
/ 0
CK 2 12318 3118
/ 0
Q 2 12998 3222
/ 0
vdd 2 12278 3469
/ 0
vss 2 12278 2975
field_translation/counter_state_reg_0_inst dfa11 0
R 2 12678 4664
/ 0
D 2 12878 4912
/ 0
CK 2 12718 4808
/ 0
Q 2 13398 4704
/ 0
vdd 2 12678 4457
/ 0
vss 2 12678 4951
field_translation/counter_state_reg_2_inst dfa11 0
R 2 12638 3676
/ 0
D 2 12838 3924
/ 0
CK 2 12678 3820
/ 0
Q 2 13358 3716
/ 0
vdd 2 12638 3469
/ 0
vss 2 12638 3963
field_translation_reset/counter_state_reg_2_inst dfa11 0
R 2 8598 2274
/ 0
D 2 8798 2026
/ 0
CK 2 8638 2130
/ 0
Q 2 9318 2234
/ 0
vdd 2 8598 2481
/ 0
vss 2 8598 1987
field_translation_reset/counter_state_reg_0_inst dfa11 0
R 2 7958 4664
/ 0
D 2 8158 4912
/ 0
CK 2 7998 4808
/ 0
Q 2 8678 4704
/ 0
vdd 2 7958 4457
/ 0
vss 2 7958 4951
field_translation_reset/counter_state_reg_1_inst dfa11 0
R 2 8718 4664
/ 0
D 2 8918 4912
/ 0
CK 2 8758 4808
/ 0
Q 2 9438 4704
/ 0
vdd 2 8718 4457
/ 0
vss 2 8718 4951
field_translation_reset/counter_state_reg_4_inst dfa11 0
R 2 10238 4664
/ 0
D 2 10438 4912
/ 0
CK 2 10278 4808
/ 0
Q 2 10958 4704
/ 0
vdd 2 10238 4457
/ 0
vss 2 10238 4951
field_translation_reset/counter_state_reg_3_inst dfa11 0
R 2 9478 4664
/ 0
D 2 9678 4912
/ 0
CK 2 9518 4808
/ 0
Q 2 10198 4704
/ 0
vdd 2 9478 4457
/ 0
vss 2 9478 4951
triggers vga_triggers 0
clk 2 3238 7070
/ 0
rst 2 3238 7142
/ 0
end_frame_out 2 4758 7596
/ 0
vss 2 3238 7915
/ 0
vdd 2 3238 7421
/ 0
new_line_out 2 4758 8616
/ 0
pos_y_in_9_0_9 2 3238 8266
/ 0
pos_x_in_7_0_5 2 4758 7278
/ 0
pos_x_in_7_0_4 2 4758 7532
/ 0
pos_x_in_7_0_1 2 4758 8298
/ 0
pos_x_in_7_0_0 2 4758 8026
/ 0
pos_x_in_7_0_2 2 4758 7804
/ 0
pos_x_in_7_0_3 2 4758 7310
/ 0
pos_y_in_9_0_8 2 3238 8234
/ 0
pos_y_in_9_0_0 2 3798 8864
/ 0
pos_y_in_9_0_5 2 3238 8584
/ 0
pos_y_in_9_0_3 2 3878 8864
/ 0
pos_x_in_7_0_7 2 4758 7772
/ 0
pos_x_in_7_0_6 2 4758 8234
/ 0
new_frame_out 3 3958 6966
/ 0
pos_y_in_9_0_2 3 3478 8864
/ 0
pos_y_in_9_0_4 3 3558 8864
/ 0
pos_y_in_9_0_6 3 3998 8864
/ 0
pos_y_in_9_0_7 3 4118 8864
/ 0
pos_y_in_9_0_1 3 4158 6966
/ 1
3 n30 ~ 2 4564 7674 0 0 ~
/ 1
3 n22 ~ 2 4004 7180 0 0 ~
/ 1
3 n38 ~ 2 4284 8136 0 0 ~
/ 1
3 n34 ~ 2 4604 7148 0 0 ~
/ 1
3 n41 ~ 2 3884 8136 0 0 ~
/ 1
3 n32 ~ 2 4284 7148 0 0 ~
/ 1
3 n29 ~ 2 4644 7706 0 0 ~
/ 1
3 n31 ~ 2 4244 7180 0 0 ~
/ 1
3 n28 ~ 2 4044 7706 0 0 ~
/ 1
3 n40 ~ 2 4124 7180 0 0 ~
/ 1
3 n23 ~ 2 3444 8136 0 0 ~
/ 1
3 n18 ~ 2 3244 8168 0 0 ~
/ 1
3 n39 ~ 2 4244 7706 0 0 ~
/ 1
3 n35 ~ 2 4644 7148 0 0 ~
/ 1
3 n20 ~ 2 3364 8694 0 0 ~
/ 1
3 n37 ~ 2 4244 8136 0 0 ~
/ 1
3 n26 ~ 2 4404 7180 0 0 ~
/ 1
3 n24 ~ 2 3764 8136 0 0 ~
/ 1
3 n19 ~ 2 3284 8136 0 0 ~
/ 1
3 n36 ~ 2 3684 8694 0 0 ~
/ 1
3 n33 ~ 2 4324 7180 0 0 ~
/ 1
3 n27 ~ 2 4004 7706 0 0 ~
/ 1
3 new_line_new ~ 2 3324 8168 0 0 ~
/ 1
3 end_frame_new ~ 2 3444 7882 0 0 ~
/ 1
3 n25 ~ 2 4524 7180 0 0 ~
/ 1
3 new_frame_new ~ 2 3324 8662 0 0 ~
/ 1
3 n21 ~ 2 3364 8136 0 0 ~
counter/pos_y_counter vga_counter_10bit 0
val_9_0_3 2 10598 8942
/ 0
val_9_0_2 2 13398 9748
/ 0
val_9_0_1 2 13398 9286
/ 0
val_9_0_0 2 13398 8090
/ 0
vss 2 12598 7915
/ 0
vdd 2 12598 8409
/ 0
rst 2 10598 9046
/ 0
rst_ext 2 10598 9014
/ 0
val_9_0_9 3 12838 10346
/ 0
val_9_0_8 3 12398 7954
/ 0
val_9_0_7 3 11438 7954
/ 0
val_9_0_6 3 12038 10346
/ 0
val_9_0_5 3 11638 7954
/ 0
val_9_0_4 3 11438 10346
/ 0
clk 3 10838 10346
/ 0
en 3 13118 7954
/ 1
3 n34 ~ 2 11084 9156 0 0 ~
/ 1
3 n44 ~ 2 11724 9682 0 0 ~
/ 1
3 n49 ~ 2 12164 8694 0 0 ~
/ 1
3 n39 ~ 2 10924 8694 0 0 ~
/ 1
3 n24 ~ 2 11924 8734 0 0 ~
/ 1
3 n23 ~ 2 11844 10072 0 0 ~
/ 1
3 n40 ~ 2 10764 8694 0 0 ~
/ 1
3 n52 ~ 2 12244 10112 0 0 ~
/ 1
3 n29 ~ 2 10604 9650 0 0 ~
/ 1
3 n36 ~ 2 13204 9682 0 0 ~
/ 1
3 n51 ~ 2 12404 9156 0 0 ~
/ 1
3 n35 ~ 2 13404 9124 0 0 ~
/ 1
3 n37 ~ 2 12884 9124 0 0 ~
/ 1
3 n30 ~ 2 12844 9084 0 0 ~
/ 1
3 n48 ~ 2 12204 8662 0 0 ~
/ 1
3 n32 ~ 2 12604 8168 0 0 ~
/ 1
3 n43 ~ 2 12564 9156 0 0 ~
/ 1
3 n41 ~ 2 12204 10112 0 0 ~
/ 1
3 n42 ~ 2 12324 10112 0 0 ~
/ 1
3 n47 ~ 2 12084 8694 0 0 ~
/ 1
3 n31 ~ 2 11484 9156 0 0 ~
/ 1
3 n28 ~ 2 10604 10144 0 0 ~
/ 1
3 n45 ~ 2 11604 9682 0 0 ~
/ 1
3 n25 ~ 2 11324 9084 0 0 ~
/ 1
3 n26 ~ 2 10964 8662 0 0 ~
/ 1
3 n46 ~ 2 12324 9156 0 0 ~
/ 1
3 n50 ~ 2 12284 8662 0 0 ~
/ 1
3 n27 ~ 2 11484 8168 0 0 ~
/ 1
3 n38 ~ 2 10884 9124 0 0 ~
/ 1
3 n53 ~ 2 11564 9156 0 0 ~
counter/resets/U28 no310 0
C 2 13998 11126
/ 0
B 2 13958 11094
/ 0
A 2 13918 11126
/ 0
vss 2 13918 10879
/ 0
vdd 2 13918 11373
/ 0
Y 2 14038 11126
counter/pos_y_counter/U59 no310 0
C 2 12398 9150
/ 0
B 2 12358 9118
/ 0
A 2 12318 9150
/ 0
vss 2 12318 8903
/ 0
vdd 2 12318 9397
/ 0
Y 2 12438 9150
triggers/U44 no310 0
C 2 4078 7174
/ 0
B 2 4038 7142
/ 0
A 2 3998 7174
/ 0
vss 2 3998 6927
/ 0
vdd 2 3998 7421
/ 0
Y 2 4118 7174
triggers/U34 no310 0
C 2 4318 7174
/ 0
B 2 4278 7142
/ 0
A 2 4238 7174
/ 0
vss 2 4238 6927
/ 0
vdd 2 4238 7421
/ 0
Y 2 4358 7174
triggers/U27 no310 0
C 2 3558 8656
/ 0
B 2 3518 8688
/ 0
A 2 3478 8656
/ 0
vss 2 3478 8903
/ 0
vdd 2 3478 8409
/ 0
Y 2 3598 8656
triggers/U29 no310 0
C 2 4478 7174
/ 0
B 2 4438 7142
/ 0
A 2 4398 7174
/ 0
vss 2 4398 6927
/ 0
vdd 2 4398 7421
/ 0
Y 2 4518 7174
triggers/U42 no310 0
C 2 3878 8656
/ 0
B 2 3838 8688
/ 0
A 2 3798 8656
/ 0
vss 2 3798 8903
/ 0
vdd 2 3798 8409
/ 0
Y 2 3918 8656
triggers/U41 no310 0
C 2 4118 8162
/ 0
B 2 4078 8130
/ 0
A 2 4038 8162
/ 0
vss 2 4038 7915
/ 0
vdd 2 4038 8409
/ 0
Y 2 4158 8162
triggers/U31 no310 0
C 2 4718 8162
/ 0
B 2 4678 8130
/ 0
A 2 4638 8162
/ 0
vss 2 4638 7915
/ 0
vdd 2 4638 8409
/ 0
Y 2 4758 8162
field_check/U20 no310 0
C 2 7398 8162
/ 0
B 2 7358 8130
/ 0
A 2 7318 8162
/ 0
vss 2 7318 7915
/ 0
vdd 2 7318 8409
/ 0
Y 2 7438 8162
field_check/U26 no310 0
C 2 7238 8162
/ 0
B 2 7198 8130
/ 0
A 2 7158 8162
/ 0
vss 2 7158 7915
/ 0
vdd 2 7158 8409
/ 0
Y 2 7278 8162
field_check/U27 no310 0
C 2 7718 8162
/ 0
B 2 7678 8130
/ 0
A 2 7638 8162
/ 0
vss 2 7638 7915
/ 0
vdd 2 7638 8409
/ 0
Y 2 7758 8162
field_check/U18 no310 0
C 2 7878 8162
/ 0
B 2 7838 8130
/ 0
A 2 7798 8162
/ 0
vss 2 7798 7915
/ 0
vdd 2 7798 8409
/ 0
Y 2 7918 8162
read_and_output/U8 no310 0
C 2 6078 3222
/ 0
B 2 6038 3190
/ 0
A 2 5998 3222
/ 0
vss 2 5998 2975
/ 0
vdd 2 5998 3469
/ 0
Y 2 6118 3222
sync/U21 no310 0
C 2 9198 6186
/ 0
B 2 9158 6154
/ 0
A 2 9118 6186
/ 0
vss 2 9118 5939
/ 0
vdd 2 9118 6433
/ 0
Y 2 9238 6186
sync/U17 no310 0
C 2 9358 6186
/ 0
B 2 9318 6154
/ 0
A 2 9278 6186
/ 0
vss 2 9278 5939
/ 0
vdd 2 9278 6433
/ 0
Y 2 9398 6186
field_translation/U26 no310 0
C 2 12358 4704
/ 0
B 2 12318 4736
/ 0
A 2 12278 4704
/ 0
vss 2 12278 4951
/ 0
vdd 2 12278 4457
/ 0
Y 2 12398 4704
field_translation/mem_addr_counter/U90 no310 0
C 2 14558 3716
/ 0
B 2 14518 3748
/ 0
A 2 14478 3716
/ 0
vss 2 14478 3963
/ 0
vdd 2 14478 3469
/ 0
Y 2 14598 3716
field_translation_reset/U36 no310 0
C 2 8758 3222
/ 0
B 2 8718 3190
/ 0
A 2 8678 3222
/ 0
vss 2 8678 2975
/ 0
vdd 2 8678 3469
/ 0
Y 2 8798 3222
field_translation_reset/U48 no310 0
C 2 8598 4210
/ 0
B 2 8558 4178
/ 0
A 2 8518 4210
/ 0
vss 2 8518 3963
/ 0
vdd 2 8518 4457
/ 0
Y 2 8638 4210
counter/resets vga_counter_resets 0
vss 2 12318 10879
/ 0
vdd 2 12318 11373
/ 0
pos_y_9_0_4 2 13158 10918
/ 0
pos_y_9_0_1 2 13318 11334
/ 0
pos_y_9_0_2 2 13398 10918
/ 0
pos_y_9_0_6 2 13918 10918
/ 0
pos_y_9_0_8 2 13958 11334
/ 0
pos_y_9_0_7 2 13998 10918
/ 0
pos_y_9_0_3 2 13798 10918
/ 0
pos_x_reset 2 12158 11022
/ 0
pos_x_7_0_6 2 14638 10918
/ 0
pos_x_7_0_1 2 14798 10918
/ 0
pos_x_7_0_4 2 15038 10918
/ 0
pos_x_7_0_3 2 15638 11198
/ 0
pos_y_reset 3 12398 10918
/ 0
pos_y_enable 3 12798 10918
/ 0
pos_y_9_0_9 3 13118 10918
/ 0
pos_y_9_0_0 3 12918 10918
/ 0
pos_y_9_0_5 3 13758 10918
/ 0
pos_x_7_0_7 3 14598 10918
/ 0
pos_x_7_0_2 3 14758 10918
/ 0
pos_x_7_0_5 3 14998 10918
/ 0
pos_x_7_0_0 3 14358 10918
/ 1
3 n23 ~ 2 13444 11132 0 0 ~
/ 1
3 n19 ~ 2 12564 11100 0 0 ~
/ 1
3 n21 ~ 2 14204 11100 0 0 ~
/ 1
3 n28 ~ 2 15404 11100 0 0 ~
/ 1
3 n27 ~ 2 15084 11132 0 0 ~
/ 1
3 n20 ~ 2 14164 11100 0 0 ~
/ 1
3 n24 ~ 2 13204 11100 0 0 ~
/ 1
3 n26 ~ 2 15324 11100 0 0 ~
/ 1
3 n29 ~ 2 14844 11100 0 0 ~
/ 1
3 n25 ~ 2 12964 11100 0 0 ~
/ 1
3 n30 ~ 2 14684 11100 0 0 ~
/ 1
3 n22 ~ 2 14244 11100 0 0 ~
/ 1
3 n31 ~ 2 14404 11100 0 0 ~
/ 1
3 n17 ~ 2 12524 11100 0 0 ~
/ 1
3 n18 ~ 2 12764 11100 0 0 ~
counter/pos_x_counter/U46 na210 0
Y 2 15518 9676
/ 0
B 2 15478 9676
/ 0
A 2 15438 9676
/ 0
vdd 2 15438 9397
/ 0
vss 2 15438 9891
counter/pos_x_counter/U41 na210 0
Y 2 15558 9118
/ 0
B 2 15518 9118
/ 0
A 2 15478 9118
/ 0
vdd 2 15478 9397
/ 0
vss 2 15478 8903
counter/pos_x_counter/U36 na210 0
Y 2 14038 10106
/ 0
B 2 13998 10106
/ 0
A 2 13958 10106
/ 0
vdd 2 13958 10385
/ 0
vss 2 13958 9891
counter/resets/U25 na210 0
Y 2 13198 11094
/ 0
B 2 13158 11094
/ 0
A 2 13118 11094
/ 0
vdd 2 13118 11373
/ 0
vss 2 13118 10879
counter/resets/U34 na210 0
Y 2 14838 11094
/ 0
B 2 14798 11094
/ 0
A 2 14758 11094
/ 0
vdd 2 14758 11373
/ 0
vss 2 14758 10879
counter/resets/U33 na210 0
Y 2 14678 11094
/ 0
B 2 14638 11094
/ 0
A 2 14598 11094
/ 0
vdd 2 14598 11373
/ 0
vss 2 14598 10879
counter/pos_y_counter/U46 na210 0
Y 2 10958 9118
/ 0
B 2 10918 9118
/ 0
A 2 10878 9118
/ 0
vdd 2 10878 9397
/ 0
vss 2 10878 8903
counter/pos_y_counter/U58 na210 0
Y 2 12158 8688
/ 0
B 2 12118 8688
/ 0
A 2 12078 8688
/ 0
vdd 2 12078 8409
/ 0
vss 2 12078 8903
counter/pos_y_counter/U52 na210 0
Y 2 12678 9118
/ 0
B 2 12638 9118
/ 0
A 2 12598 9118
/ 0
vdd 2 12598 9397
/ 0
vss 2 12598 8903
counter/pos_y_counter/U60 na210 0
Y 2 12158 9676
/ 0
B 2 12118 9676
/ 0
A 2 12078 9676
/ 0
vdd 2 12078 9397
/ 0
vss 2 12078 9891
counter/pos_y_counter/U42 na210 0
Y 2 13198 9676
/ 0
B 2 13158 9676
/ 0
A 2 13118 9676
/ 0
vdd 2 13118 9397
/ 0
vss 2 13118 9891
triggers/U30 na210 0
Y 2 4078 7700
/ 0
B 2 4038 7700
/ 0
A 2 3998 7700
/ 0
vdd 2 3998 7421
/ 0
vss 2 3998 7915
triggers/U43 na210 0
Y 2 4318 7700
/ 0
B 2 4278 7700
/ 0
A 2 4238 7700
/ 0
vdd 2 4238 7421
/ 0
vss 2 4238 7915
triggers/U28 na210 0
Y 2 3838 8130
/ 0
B 2 3798 8130
/ 0
A 2 3758 8130
/ 0
vdd 2 3758 8409
/ 0
vss 2 3758 7915
triggers/U40 na210 0
Y 2 4318 8130
/ 0
B 2 4278 8130
/ 0
A 2 4238 8130
/ 0
vdd 2 4238 8409
/ 0
vss 2 4238 7915
field_check/U24 na210 0
Y 2 7358 8688
/ 0
B 2 7318 8688
/ 0
A 2 7278 8688
/ 0
vdd 2 7278 8409
/ 0
vss 2 7278 8903
field_check/U31 na210 0
Y 2 7478 8688
/ 0
B 2 7438 8688
/ 0
A 2 7398 8688
/ 0
vdd 2 7398 8409
/ 0
vss 2 7398 8903
field_check/U28 na210 0
Y 2 7078 8688
/ 0
B 2 7038 8688
/ 0
A 2 6998 8688
/ 0
vdd 2 6998 8409
/ 0
vss 2 6998 8903
field_check/U30 na210 0
Y 2 7798 8688
/ 0
B 2 7758 8688
/ 0
A 2 7718 8688
/ 0
vdd 2 7718 8409
/ 0
vss 2 7718 8903
sync/U18 na210 0
Y 2 9398 6712
/ 0
B 2 9358 6712
/ 0
A 2 9318 6712
/ 0
vdd 2 9318 6433
/ 0
vss 2 9318 6927
sync/U19 na210 0
Y 2 9198 6712
/ 0
B 2 9158 6712
/ 0
A 2 9118 6712
/ 0
vdd 2 9118 6433
/ 0
vss 2 9118 6927
field_translation/U5 na210 0
Y 2 12958 5724
/ 0
B 2 12918 5724
/ 0
A 2 12878 5724
/ 0
vdd 2 12878 5445
/ 0
vss 2 12878 5939
field_translation/U33 na210 0
Y 2 12998 4178
/ 0
B 2 12958 4178
/ 0
A 2 12918 4178
/ 0
vdd 2 12918 4457
/ 0
vss 2 12918 3963
field_translation/U7 na210 0
Y 2 13158 4178
/ 0
B 2 13118 4178
/ 0
A 2 13078 4178
/ 0
vdd 2 13078 4457
/ 0
vss 2 13078 3963
field_translation/U3 na210 0
Y 2 13198 3190
/ 0
B 2 13158 3190
/ 0
A 2 13118 3190
/ 0
vdd 2 13118 3469
/ 0
vss 2 13118 2975
field_translation/mem_addr_counter/U80 na210 0
Y 2 16438 4178
/ 0
B 2 16398 4178
/ 0
A 2 16358 4178
/ 0
vdd 2 16358 4457
/ 0
vss 2 16358 3963
field_translation/mem_addr_counter/U41 na210 0
Y 2 16358 4736
/ 0
B 2 16318 4736
/ 0
A 2 16278 4736
/ 0
vdd 2 16278 4457
/ 0
vss 2 16278 4951
field_translation/mem_addr_counter/U42 na210 0
Y 2 16518 3748
/ 0
B 2 16478 3748
/ 0
A 2 16438 3748
/ 0
vdd 2 16438 3469
/ 0
vss 2 16438 3963
field_translation/mem_addr_counter/U79 na210 0
Y 2 16238 3190
/ 0
B 2 16198 3190
/ 0
A 2 16158 3190
/ 0
vdd 2 16158 3469
/ 0
vss 2 16158 2975
field_translation/mem_addr_counter/U57 na210 0
Y 2 16478 5724
/ 0
B 2 16438 5724
/ 0
A 2 16398 5724
/ 0
vdd 2 16398 5445
/ 0
vss 2 16398 5939
field_translation/mem_addr_counter/U58 na210 0
Y 2 16318 5724
/ 0
B 2 16278 5724
/ 0
A 2 16238 5724
/ 0
vdd 2 16238 5445
/ 0
vss 2 16238 5939
field_translation/mem_addr_counter/U49 na210 0
Y 2 16478 3190
/ 0
B 2 16438 3190
/ 0
A 2 16398 3190
/ 0
vdd 2 16398 3469
/ 0
vss 2 16398 2975
field_translation/mem_addr_counter/U48 na210 0
Y 2 15358 4178
/ 0
B 2 15318 4178
/ 0
A 2 15278 4178
/ 0
vdd 2 15278 4457
/ 0
vss 2 15278 3963
field_translation/mem_addr_counter/U66 na210 0
Y 2 15238 5166
/ 0
B 2 15198 5166
/ 0
A 2 15158 5166
/ 0
vdd 2 15158 5445
/ 0
vss 2 15158 4951
field_translation/mem_addr_counter/U75 na210 0
Y 2 14998 4736
/ 0
B 2 14958 4736
/ 0
A 2 14918 4736
/ 0
vdd 2 14918 4457
/ 0
vss 2 14918 4951
field_translation/mem_addr_counter/U76 na210 0
Y 2 15158 4736
/ 0
B 2 15118 4736
/ 0
A 2 15078 4736
/ 0
vdd 2 15078 4457
/ 0
vss 2 15078 4951
field_translation/mem_addr_counter/U67 na210 0
Y 2 14678 5724
/ 0
B 2 14638 5724
/ 0
A 2 14598 5724
/ 0
vdd 2 14598 5445
/ 0
vss 2 14598 5939
field_translation/mem_addr_counter/U61 na210 0
Y 2 14878 5724
/ 0
B 2 14838 5724
/ 0
A 2 14798 5724
/ 0
vdd 2 14798 5445
/ 0
vss 2 14798 5939
field_translation/mem_addr_counter/U72 na210 0
Y 2 14838 4736
/ 0
B 2 14798 4736
/ 0
A 2 14758 4736
/ 0
vdd 2 14758 4457
/ 0
vss 2 14758 4951
field_translation/mem_addr_counter/U89 na210 0
Y 2 15318 3190
/ 0
B 2 15278 3190
/ 0
A 2 15238 3190
/ 0
vdd 2 15238 3469
/ 0
vss 2 15238 2975
field_translation/mem_addr_counter/U71 na210 0
Y 2 15238 3748
/ 0
B 2 15198 3748
/ 0
A 2 15158 3748
/ 0
vdd 2 15158 3469
/ 0
vss 2 15158 3963
field_translation/mem_addr_counter/U47 na210 0
Y 2 14638 4178
/ 0
B 2 14598 4178
/ 0
A 2 14558 4178
/ 0
vdd 2 14558 4457
/ 0
vss 2 14558 3963
field_translation/mem_addr_counter/U84 na210 0
Y 2 14758 3748
/ 0
B 2 14718 3748
/ 0
A 2 14678 3748
/ 0
vdd 2 14678 3469
/ 0
vss 2 14678 3963
field_translation/mem_addr_counter/U74 na210 0
Y 2 14878 3748
/ 0
B 2 14838 3748
/ 0
A 2 14798 3748
/ 0
vdd 2 14798 3469
/ 0
vss 2 14798 3963
field_translation/mem_addr_counter/U62 na210 0
Y 2 13878 4178
/ 0
B 2 13838 4178
/ 0
A 2 13798 4178
/ 0
vdd 2 13798 4457
/ 0
vss 2 13798 3963
field_translation/mem_addr_counter/U45 na210 0
Y 2 13998 4736
/ 0
B 2 13958 4736
/ 0
A 2 13918 4736
/ 0
vdd 2 13918 4457
/ 0
vss 2 13918 4951
field_translation/mem_addr_counter/U63 na210 0
Y 2 14078 4178
/ 0
B 2 14038 4178
/ 0
A 2 13998 4178
/ 0
vdd 2 13998 4457
/ 0
vss 2 13998 3963
field_translation/mem_addr_counter/U44 na210 0
Y 2 13598 4178
/ 0
B 2 13558 4178
/ 0
A 2 13518 4178
/ 0
vdd 2 13518 4457
/ 0
vss 2 13518 3963
field_translation/mem_addr_counter/U83 na210 0
Y 2 13718 4178
/ 0
B 2 13678 4178
/ 0
A 2 13638 4178
/ 0
vdd 2 13638 4457
/ 0
vss 2 13638 3963
field_translation_reset/U41 na210 0
Y 2 8038 3190
/ 0
B 2 7998 3190
/ 0
A 2 7958 3190
/ 0
vdd 2 7958 3469
/ 0
vss 2 7958 2975
field_translation_reset/U43 na210 0
Y 2 8038 3748
/ 0
B 2 7998 3748
/ 0
A 2 7958 3748
/ 0
vdd 2 7958 3469
/ 0
vss 2 7958 3963
field_translation_reset/U38 na210 0
Y 2 8158 3190
/ 0
B 2 8118 3190
/ 0
A 2 8078 3190
/ 0
vdd 2 8078 3469
/ 0
vss 2 8078 2975
field_translation_reset/U58 na210 0
Y 2 8718 3748
/ 0
B 2 8678 3748
/ 0
A 2 8638 3748
/ 0
vdd 2 8638 3469
/ 0
vss 2 8638 3963
field_translation_reset/U57 na210 0
Y 2 8518 3748
/ 0
B 2 8478 3748
/ 0
A 2 8438 3748
/ 0
vdd 2 8438 3469
/ 0
vss 2 8438 3963
field_translation_reset/U53 na210 0
Y 2 8878 4178
/ 0
B 2 8838 4178
/ 0
A 2 8798 4178
/ 0
vdd 2 8798 4457
/ 0
vss 2 8798 3963
field_translation_reset/mem_addr_counter/U33 na210 0
Y 2 9918 3748
/ 0
B 2 9878 3748
/ 0
A 2 9838 3748
/ 0
vdd 2 9838 3469
/ 0
vss 2 9838 3963
counter/pos_x_counter/state_reg_5_inst dfr11 0
R 2 14678 8656
/ 0
D 2 14598 8656
/ 0
CK 2 14758 8688
/ 0
Q 2 15398 8656
/ 0
vdd 2 14598 8409
/ 0
vss 2 14598 8903
counter/pos_x_counter/state_reg_4_inst dfr11 0
R 2 14758 8162
/ 0
D 2 14678 8162
/ 0
CK 2 14838 8130
/ 0
Q 2 15478 8162
/ 0
vdd 2 14678 8409
/ 0
vss 2 14678 7915
counter/pos_x_counter/state_reg_3_inst dfr11 0
R 2 14598 10138
/ 0
D 2 14518 10138
/ 0
CK 2 14678 10106
/ 0
Q 2 15318 10138
/ 0
vdd 2 14518 10385
/ 0
vss 2 14518 9891
counter/pos_x_counter/state_reg_7_inst dfr11 0
R 2 14118 9644
/ 0
D 2 14038 9644
/ 0
CK 2 14198 9676
/ 0
Q 2 14838 9644
/ 0
vdd 2 14038 9397
/ 0
vss 2 14038 9891
counter/pos_x_counter/state_reg_6_inst dfr11 0
R 2 14718 9150
/ 0
D 2 14638 9150
/ 0
CK 2 14798 9118
/ 0
Q 2 15438 9150
/ 0
vdd 2 14638 9397
/ 0
vss 2 14638 8903
counter/pos_x_counter/state_reg_1_inst dfr11 0
R 2 13798 8162
/ 0
D 2 13718 8162
/ 0
CK 2 13878 8130
/ 0
Q 2 14518 8162
/ 0
vdd 2 13718 8409
/ 0
vss 2 13718 7915
counter/pos_x_counter/state_reg_0_inst dfr11 0
R 2 13518 9150
/ 0
D 2 13438 9150
/ 0
CK 2 13598 9118
/ 0
Q 2 14238 9150
/ 0
vdd 2 13438 9397
/ 0
vss 2 13438 8903
counter/pos_x_counter/state_reg_2_inst dfr11 0
R 2 13518 8656
/ 0
D 2 13438 8656
/ 0
CK 2 13598 8688
/ 0
Q 2 14238 8656
/ 0
vdd 2 13438 8409
/ 0
vss 2 13438 8903
counter/pos_y_counter/state_reg_7_inst dfr11 0
R 2 10678 8162
/ 0
D 2 10598 8162
/ 0
CK 2 10758 8130
/ 0
Q 2 11398 8162
/ 0
vdd 2 10598 8409
/ 0
vss 2 10598 7915
counter/pos_y_counter/state_reg_3_inst dfr11 0
R 2 10678 9644
/ 0
D 2 10598 9644
/ 0
CK 2 10758 9676
/ 0
Q 2 11398 9644
/ 0
vdd 2 10598 9397
/ 0
vss 2 10598 9891
counter/pos_y_counter/state_reg_4_inst dfr11 0
R 2 10678 10138
/ 0
D 2 10598 10138
/ 0
CK 2 10758 10106
/ 0
Q 2 11398 10138
/ 0
vdd 2 10598 10385
/ 0
vss 2 10598 9891
counter/pos_y_counter/state_reg_6_inst dfr11 0
R 2 11038 8656
/ 0
D 2 10958 8656
/ 0
CK 2 11118 8688
/ 0
Q 2 11758 8656
/ 0
vdd 2 10958 8409
/ 0
vss 2 10958 8903
counter/pos_y_counter/state_reg_5_inst dfr11 0
R 2 11558 8162
/ 0
D 2 11478 8162
/ 0
CK 2 11638 8130
/ 0
Q 2 12278 8162
/ 0
vdd 2 11478 8409
/ 0
vss 2 11478 7915
counter/pos_y_counter/state_reg_1_inst dfr11 0
R 2 11558 9150
/ 0
D 2 11478 9150
/ 0
CK 2 11638 9118
/ 0
Q 2 12278 9150
/ 0
vdd 2 11478 9397
/ 0
vss 2 11478 8903
counter/pos_y_counter/state_reg_9_inst dfr11 0
R 2 12518 10138
/ 0
D 2 12438 10138
/ 0
CK 2 12598 10106
/ 0
Q 2 13238 10138
/ 0
vdd 2 12438 10385
/ 0
vss 2 12438 9891
counter/pos_y_counter/state_reg_8_inst dfr11 0
R 2 12398 8656
/ 0
D 2 12318 8656
/ 0
CK 2 12478 8688
/ 0
Q 2 13118 8656
/ 0
vdd 2 12318 8409
/ 0
vss 2 12318 8903
counter/pos_y_counter/state_reg_2_inst dfr11 0
R 2 12278 9644
/ 0
D 2 12198 9644
/ 0
CK 2 12358 9676
/ 0
Q 2 12998 9644
/ 0
vdd 2 12198 9397
/ 0
vss 2 12198 9891
counter/pos_y_counter/state_reg_0_inst dfr11 0
R 2 12678 8162
/ 0
D 2 12598 8162
/ 0
CK 2 12758 8130
/ 0
Q 2 13398 8162
/ 0
vdd 2 12598 8409
/ 0
vss 2 12598 7915
field_translation/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 15718 5198
/ 0
D 2 15638 5198
/ 0
CK 2 15798 5166
/ 0
Q 2 16438 5198
/ 0
vdd 2 15638 5445
/ 0
vss 2 15638 4951
field_translation/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 15398 5692
/ 0
D 2 15318 5692
/ 0
CK 2 15478 5724
/ 0
Q 2 16118 5692
/ 0
vdd 2 15318 5445
/ 0
vss 2 15318 5939
field_translation/mem_addr_counter/state_reg_7_inst dfr11 0
R 2 15438 4704
/ 0
D 2 15358 4704
/ 0
CK 2 15518 4736
/ 0
Q 2 16158 4704
/ 0
vdd 2 15358 4457
/ 0
vss 2 15358 4951
field_translation/mem_addr_counter/state_reg_6_inst dfr11 0
R 2 15558 4210
/ 0
D 2 15478 4210
/ 0
CK 2 15638 4178
/ 0
Q 2 16278 4210
/ 0
vdd 2 15478 4457
/ 0
vss 2 15478 3963
field_translation/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 15638 3716
/ 0
D 2 15558 3716
/ 0
CK 2 15718 3748
/ 0
Q 2 16358 3716
/ 0
vdd 2 15558 3469
/ 0
vss 2 15558 3963
field_translation/mem_addr_counter/state_reg_5_inst dfr11 0
R 2 14478 3222
/ 0
D 2 14398 3222
/ 0
CK 2 14558 3190
/ 0
Q 2 15198 3222
/ 0
vdd 2 14398 3469
/ 0
vss 2 14398 2975
field_translation/mem_addr_counter/state_reg_4_inst dfr11 0
R 2 13598 3222
/ 0
D 2 13518 3222
/ 0
CK 2 13678 3190
/ 0
Q 2 14318 3222
/ 0
vdd 2 13518 3469
/ 0
vss 2 13518 2975
field_translation/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 13598 3716
/ 0
D 2 13518 3716
/ 0
CK 2 13678 3748
/ 0
Q 2 14318 3716
/ 0
vdd 2 13518 3469
/ 0
vss 2 13518 3963
field_translation_reset/mem_addr_counter/state_reg_4_inst dfr11 0
R 2 10278 3222
/ 0
D 2 10198 3222
/ 0
CK 2 10358 3190
/ 0
Q 2 10998 3222
/ 0
vdd 2 10198 3469
/ 0
vss 2 10198 2975
field_translation_reset/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 10278 2234
/ 0
D 2 10198 2234
/ 0
CK 2 10358 2202
/ 0
Q 2 10998 2234
/ 0
vdd 2 10198 2481
/ 0
vss 2 10198 1987
field_translation_reset/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 10278 2728
/ 0
D 2 10198 2728
/ 0
CK 2 10358 2760
/ 0
Q 2 10998 2728
/ 0
vdd 2 10198 2481
/ 0
vss 2 10198 2975
field_translation_reset/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 9438 2234
/ 0
D 2 9358 2234
/ 0
CK 2 9518 2202
/ 0
Q 2 10158 2234
/ 0
vdd 2 9358 2481
/ 0
vss 2 9358 1987
field_translation_reset/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 9438 2728
/ 0
D 2 9358 2728
/ 0
CK 2 9518 2760
/ 0
Q 2 10158 2728
/ 0
vdd 2 9358 2481
/ 0
vss 2 9358 2975
counter/pos_x_counter/U42 ex210 0
vss 2 14878 9891
/ 0
vdd 2 14878 9397
/ 0
B 2 15038 9676
/ 0
Y 2 14998 9716
/ 0
A 2 14878 9676
counter/pos_x_counter/U40 ex210 0
vss 2 15158 9891
/ 0
vdd 2 15158 9397
/ 0
B 2 15318 9676
/ 0
Y 2 15278 9716
/ 0
A 2 15158 9676
counter/pos_x_counter/U32 ex210 0
vss 2 14238 9891
/ 0
vdd 2 14238 10385
/ 0
B 2 14398 10106
/ 0
Y 2 14358 10066
/ 0
A 2 14238 10106
counter/pos_x_counter/U33 ex210 0
vss 2 14318 8903
/ 0
vdd 2 14318 8409
/ 0
B 2 14478 8688
/ 0
Y 2 14438 8728
/ 0
A 2 14318 8688
counter/pos_x_counter/U43 ex210 0
vss 2 13438 9891
/ 0
vdd 2 13438 10385
/ 0
B 2 13598 10106
/ 0
Y 2 13558 10066
/ 0
A 2 13438 10106
counter/pos_x_counter/U44 ex210 0
vss 2 14358 8903
/ 0
vdd 2 14358 9397
/ 0
B 2 14518 9118
/ 0
Y 2 14478 9078
/ 0
A 2 14358 9118
counter/pos_x_counter/U34 ex210 0
vss 2 13438 9891
/ 0
vdd 2 13438 9397
/ 0
B 2 13598 9676
/ 0
Y 2 13558 9716
/ 0
A 2 13438 9676
counter/pos_x_counter/U38 ex210 0
vss 2 13438 7915
/ 0
vdd 2 13438 8409
/ 0
B 2 13598 8130
/ 0
Y 2 13558 8090
/ 0
A 2 13438 8130
counter/pos_y_counter/U45 ex210 0
vss 2 10598 8903
/ 0
vdd 2 10598 8409
/ 0
B 2 10758 8688
/ 0
Y 2 10718 8728
/ 0
A 2 10598 8688
counter/pos_y_counter/U44 ex210 0
vss 2 10598 8903
/ 0
vdd 2 10598 9397
/ 0
B 2 10758 9118
/ 0
Y 2 10718 9078
/ 0
A 2 10598 9118
counter/pos_y_counter/U54 ex210 0
vss 2 11198 8903
/ 0
vdd 2 11198 9397
/ 0
B 2 11358 9118
/ 0
Y 2 11318 9078
/ 0
A 2 11198 9118
counter/pos_y_counter/U55 ex210 0
vss 2 11798 8903
/ 0
vdd 2 11798 8409
/ 0
B 2 11958 8688
/ 0
Y 2 11918 8728
/ 0
A 2 11798 8688
counter/pos_y_counter/U51 ex210 0
vss 2 11438 9891
/ 0
vdd 2 11438 9397
/ 0
B 2 11598 9676
/ 0
Y 2 11558 9716
/ 0
A 2 11438 9676
counter/pos_y_counter/U56 ex210 0
vss 2 11718 9891
/ 0
vdd 2 11718 10385
/ 0
B 2 11878 10106
/ 0
Y 2 11838 10066
/ 0
A 2 11718 10106
counter/pos_y_counter/U49 ex210 0
vss 2 11798 9891
/ 0
vdd 2 11798 9397
/ 0
B 2 11958 9676
/ 0
Y 2 11918 9716
/ 0
A 2 11798 9676
counter/pos_y_counter/U40 ex210 0
vss 2 12718 8903
/ 0
vdd 2 12718 9397
/ 0
B 2 12878 9118
/ 0
Y 2 12838 9078
/ 0
A 2 12718 9118
counter/pos_y_counter/U39 ex210 0
vss 2 12998 8903
/ 0
vdd 2 12998 9397
/ 0
B 2 13158 9118
/ 0
Y 2 13118 9078
/ 0
A 2 12998 9118
counter/pos_y_counter/U38 ex210 0
vss 2 13158 8903
/ 0
vdd 2 13158 8409
/ 0
B 2 13318 8688
/ 0
Y 2 13278 8728
/ 0
A 2 13158 8688
sync/U14 ex210 0
vss 2 8678 6927
/ 0
vdd 2 8678 6433
/ 0
B 2 8838 6712
/ 0
Y 2 8798 6752
/ 0
A 2 8678 6712
sync/U15 ex210 0
vss 2 8838 5939
/ 0
vdd 2 8838 6433
/ 0
B 2 8998 6154
/ 0
Y 2 8958 6114
/ 0
A 2 8838 6154
field_translation/U34 ex210 0
vss 2 12598 3963
/ 0
vdd 2 12598 4457
/ 0
B 2 12758 4178
/ 0
Y 2 12718 4138
/ 0
A 2 12598 4178
field_translation_reset/mem_addr_counter/U29 ex210 0
vss 2 10758 3963
/ 0
vdd 2 10758 3469
/ 0
B 2 10918 3748
/ 0
Y 2 10878 3788
/ 0
A 2 10758 3748
field_translation_reset/mem_addr_counter/U25 ex210 0
vss 2 10478 3963
/ 0
vdd 2 10478 3469
/ 0
B 2 10638 3748
/ 0
Y 2 10598 3788
/ 0
A 2 10478 3748
field_translation_reset/mem_addr_counter/U23 ex210 0
vss 2 9918 2975
/ 0
vdd 2 9918 3469
/ 0
B 2 10078 3190
/ 0
Y 2 10038 3150
/ 0
A 2 9918 3190
field_translation_reset/mem_addr_counter/U28 ex210 0
vss 2 9358 2975
/ 0
vdd 2 9358 3469
/ 0
B 2 9518 3190
/ 0
Y 2 9478 3150
/ 0
A 2 9358 3190
field_translation_reset/mem_addr_counter/U24 ex210 0
vss 2 9638 2975
/ 0
vdd 2 9638 3469
/ 0
B 2 9798 3190
/ 0
Y 2 9758 3150
/ 0
A 2 9638 3190
counter/pos_x_counter/U47 iv110 0
Y 2 15558 8130
/ 0
vss 2 15558 7915
/ 0
vdd 2 15558 8409
/ 0
A 2 15518 8130
counter/pos_x_counter/U37 iv110 0
Y 2 14118 10106
/ 0
vss 2 14118 9891
/ 0
vdd 2 14118 10385
/ 0
A 2 14078 10106
counter/pos_x_counter/U51 iv110 0
Y 2 14198 10106
/ 0
vss 2 14198 9891
/ 0
vdd 2 14198 10385
/ 0
A 2 14158 10106
counter/pos_x_counter/U30 iv110 0
Y 2 15558 10106
/ 0
vss 2 15558 9891
/ 0
vdd 2 15558 10385
/ 0
A 2 15518 10106
counter/pos_x_counter/U52 iv110 0
Y 2 13918 10106
/ 0
vss 2 13918 9891
/ 0
vdd 2 13918 10385
/ 0
A 2 13878 10106
counter/pos_x_counter/U39 iv110 0
Y 2 14318 9118
/ 0
vss 2 14318 8903
/ 0
vdd 2 14318 9397
/ 0
A 2 14278 9118
counter/resets/U27 iv110 0
Y 2 12958 11094
/ 0
vss 2 12958 10879
/ 0
vdd 2 12958 11373
/ 0
A 2 12918 11094
counter/resets/U22 iv110 0
Y 2 12558 11094
/ 0
vss 2 12558 10879
/ 0
vdd 2 12558 11373
/ 0
A 2 12518 11094
counter/resets/U37 iv110 0
Y 2 14398 11094
/ 0
vss 2 14398 10879
/ 0
vdd 2 14398 11373
/ 0
A 2 14358 11094
counter/resets/U30 iv110 0
Y 2 12198 11094
/ 0
vss 2 12198 10879
/ 0
vdd 2 12198 11373
/ 0
A 2 12158 11094
counter/pos_y_counter/U48 iv110 0
Y 2 10918 8688
/ 0
vss 2 10918 8903
/ 0
vdd 2 10918 8409
/ 0
A 2 10878 8688
counter/pos_y_counter/U36 iv110 0
Y 2 11158 9118
/ 0
vss 2 11158 8903
/ 0
vdd 2 11158 9397
/ 0
A 2 11118 9118
counter/pos_y_counter/U50 iv110 0
Y 2 11758 9676
/ 0
vss 2 11758 9891
/ 0
vdd 2 11758 9397
/ 0
A 2 11718 9676
counter/pos_y_counter/U63 iv110 0
Y 2 12238 10106
/ 0
vss 2 12238 9891
/ 0
vdd 2 12238 10385
/ 0
A 2 12198 10106
counter/pos_y_counter/U65 iv110 0
Y 2 12438 8130
/ 0
vss 2 12438 7915
/ 0
vdd 2 12438 8409
/ 0
A 2 12398 8130
counter/pos_y_counter/U61 iv110 0
Y 2 12318 10106
/ 0
vss 2 12318 9891
/ 0
vdd 2 12318 10385
/ 0
A 2 12278 10106
counter/pos_y_counter/U43 iv110 0
Y 2 13398 9118
/ 0
vss 2 13398 8903
/ 0
vdd 2 13398 9397
/ 0
A 2 13358 9118
triggers/U47 iv110 0
Y 2 4198 7142
/ 0
vss 2 4198 6927
/ 0
vdd 2 4198 7421
/ 0
A 2 4158 7142
triggers/U45 iv110 0
Y 2 4158 7700
/ 0
vss 2 4158 7915
/ 0
vdd 2 4158 7421
/ 0
A 2 4118 7700
triggers/U24 iv110 0
Y 2 3398 8688
/ 0
vss 2 3398 8903
/ 0
vdd 2 3398 8409
/ 0
A 2 3358 8688
triggers/U48 iv110 0
Y 2 3918 8130
/ 0
vss 2 3918 7915
/ 0
vdd 2 3918 8409
/ 0
A 2 3878 8130
triggers/U39 iv110 0
Y 2 3718 8688
/ 0
vss 2 3718 8903
/ 0
vdd 2 3718 8409
/ 0
A 2 3678 8688
triggers/U38 iv110 0
Y 2 4758 7142
/ 0
vss 2 4758 6927
/ 0
vdd 2 4758 7421
/ 0
A 2 4718 7142
triggers/U32 iv110 0
Y 2 4638 7700
/ 0
vss 2 4638 7915
/ 0
vdd 2 4638 7421
/ 0
A 2 4598 7700
triggers/U46 iv110 0
Y 2 4438 8130
/ 0
vss 2 4438 7915
/ 0
vdd 2 4438 8409
/ 0
A 2 4398 8130
field_check/U33 iv110 0
Y 2 7118 8130
/ 0
vss 2 7118 7915
/ 0
vdd 2 7118 8409
/ 0
A 2 7078 8130
field_check/U19 iv110 0
Y 2 7038 8130
/ 0
vss 2 7038 7915
/ 0
vdd 2 7038 8409
/ 0
A 2 6998 8130
field_check/U23 iv110 0
Y 2 7678 8688
/ 0
vss 2 7678 8903
/ 0
vdd 2 7678 8409
/ 0
A 2 7638 8688
field_check/U32 iv110 0
Y 2 8038 8130
/ 0
vss 2 8038 7915
/ 0
vdd 2 8038 8409
/ 0
A 2 7998 8130
read_and_output/U7 iv110 0
Y 2 6238 3748
/ 0
vss 2 6238 3963
/ 0
vdd 2 6238 3469
/ 0
A 2 6198 3748
sync/U16 iv110 0
Y 2 9278 6712
/ 0
vss 2 9278 6927
/ 0
vdd 2 9278 6433
/ 0
A 2 9238 6712
field_translation/U30 iv110 0
Y 2 13318 5724
/ 0
vss 2 13318 5939
/ 0
vdd 2 13318 5445
/ 0
A 2 13278 5724
field_translation/U27 iv110 0
Y 2 13198 5724
/ 0
vss 2 13198 5939
/ 0
vdd 2 13198 5445
/ 0
A 2 13158 5724
field_translation/U6 iv110 0
Y 2 12438 5166
/ 0
vss 2 12438 4951
/ 0
vdd 2 12438 5445
/ 0
A 2 12398 5166
field_translation/U24 iv110 0
Y 2 12438 5724
/ 0
vss 2 12438 5939
/ 0
vdd 2 12438 5445
/ 0
A 2 12398 5724
field_translation/U4 iv110 0
Y 2 13358 3190
/ 0
vss 2 13358 2975
/ 0
vdd 2 13358 3469
/ 0
A 2 13318 3190
field_translation/U8 iv110 0
Y 2 13478 4178
/ 0
vss 2 13478 3963
/ 0
vdd 2 13478 4457
/ 0
A 2 13438 4178
field_translation/mem_addr_counter/U60 iv110 0
Y 2 15278 5724
/ 0
vss 2 15278 5939
/ 0
vdd 2 15278 5445
/ 0
A 2 15238 5724
field_translation/mem_addr_counter/U68 iv110 0
Y 2 15198 5724
/ 0
vss 2 15198 5939
/ 0
vdd 2 15198 5445
/ 0
A 2 15158 5724
field_translation/mem_addr_counter/U77 iv110 0
Y 2 15278 4736
/ 0
vss 2 15278 4951
/ 0
vdd 2 15278 4457
/ 0
A 2 15238 4736
field_translation/mem_addr_counter/U96 iv110 0
Y 2 14958 5166
/ 0
vss 2 14958 4951
/ 0
vdd 2 14958 5445
/ 0
A 2 14918 5166
field_translation/mem_addr_counter/U92 iv110 0
Y 2 14558 5166
/ 0
vss 2 14558 4951
/ 0
vdd 2 14558 5445
/ 0
A 2 14518 5166
field_translation/mem_addr_counter/U87 iv110 0
Y 2 14958 3748
/ 0
vss 2 14958 3963
/ 0
vdd 2 14958 3469
/ 0
A 2 14918 3748
field_translation/mem_addr_counter/U91 iv110 0
Y 2 15078 3748
/ 0
vss 2 15078 3963
/ 0
vdd 2 15078 3469
/ 0
A 2 15038 3748
field_translation/mem_addr_counter/U52 iv110 0
Y 2 13838 5166
/ 0
vss 2 13838 4951
/ 0
vdd 2 13838 5445
/ 0
A 2 13798 5166
field_translation/mem_addr_counter/U39 iv110 0
Y 2 13558 4736
/ 0
vss 2 13558 4951
/ 0
vdd 2 13558 4457
/ 0
A 2 13518 4736
field_translation_reset/U46 iv110 0
Y 2 8158 3748
/ 0
vss 2 8158 3963
/ 0
vdd 2 8158 3469
/ 0
A 2 8118 3748
field_translation_reset/U6 iv110 0
Y 2 8598 3190
/ 0
vss 2 8598 2975
/ 0
vdd 2 8598 3469
/ 0
A 2 8558 3190
field_translation_reset/U55 iv110 0
Y 2 8318 3748
/ 0
vss 2 8318 3963
/ 0
vdd 2 8318 3469
/ 0
A 2 8278 3748
field_translation_reset/U59 iv110 0
Y 2 9238 2760
/ 0
vss 2 9238 2975
/ 0
vdd 2 9238 2481
/ 0
A 2 9198 2760
field_translation_reset/U12 iv110 0
Y 2 8878 3748
/ 0
vss 2 8878 3963
/ 0
vdd 2 8878 3469
/ 0
A 2 8838 3748
field_translation_reset/U37 iv110 0
Y 2 9078 3190
/ 0
vss 2 9078 2975
/ 0
vdd 2 9078 3469
/ 0
A 2 9038 3190
field_translation_reset/U62 iv110 0
Y 2 8958 3190
/ 0
vss 2 8958 2975
/ 0
vdd 2 8958 3469
/ 0
A 2 8918 3190
field_translation_reset/U52 iv110 0
Y 2 8318 4178
/ 0
vss 2 8318 3963
/ 0
vdd 2 8318 4457
/ 0
A 2 8278 4178
field_translation_reset/U56 iv110 0
Y 2 8238 4178
/ 0
vss 2 8238 3963
/ 0
vdd 2 8238 4457
/ 0
A 2 8198 4178
field_translation_reset/U4 iv110 0
Y 2 10478 4178
/ 0
vss 2 10478 3963
/ 0
vdd 2 10478 4457
/ 0
A 2 10438 4178
field_translation_reset/U10 iv110 0
Y 2 10638 4178
/ 0
vss 2 10638 3963
/ 0
vdd 2 10638 4457
/ 0
A 2 10598 4178
field_translation_reset/U50 iv110 0
Y 2 9558 4178
/ 0
vss 2 9558 3963
/ 0
vdd 2 9558 4457
/ 0
A 2 9518 4178
field_translation_reset/U8 iv110 0
Y 2 9958 4178
/ 0
vss 2 9958 3963
/ 0
vdd 2 9958 4457
/ 0
A 2 9918 4178
field_translation_reset/mem_addr_counter/U21 iv110 0
Y 2 10278 3748
/ 0
vss 2 10278 3963
/ 0
vdd 2 10278 3469
/ 0
A 2 10238 3748
field_translation_reset/mem_addr_counter/U34 iv110 0
Y 2 10398 3748
/ 0
vss 2 10398 3963
/ 0
vdd 2 10398 3469
/ 0
A 2 10358 3748
field_translation_reset/mem_addr_counter/U27 iv110 0
Y 2 9998 3748
/ 0
vss 2 9998 3963
/ 0
vdd 2 9998 3469
/ 0
A 2 9958 3748
field_translation_reset/mem_addr_counter/U32 iv110 0
Y 2 9518 3748
/ 0
vss 2 9518 3963
/ 0
vdd 2 9518 3469
/ 0
A 2 9478 3748
counter/pos_x_counter/U48 na310 0
vss 2 15358 9891
/ 0
vdd 2 15358 10385
/ 0
A 2 15358 10106
/ 0
B 2 15398 10106
/ 0
C 2 15438 10106
/ 0
Y 2 15478 10138
counter/pos_x_counter/U50 na310 0
vss 2 13718 9891
/ 0
vdd 2 13718 9397
/ 0
A 2 13718 9676
/ 0
B 2 13758 9676
/ 0
C 2 13798 9676
/ 0
Y 2 13838 9644
counter/resets/U26 na310 0
vss 2 13318 10879
/ 0
vdd 2 13318 11373
/ 0
A 2 13318 11094
/ 0
B 2 13358 11094
/ 0
C 2 13398 11094
/ 0
Y 2 13438 11126
counter/resets/U23 na310 0
vss 2 14158 10879
/ 0
vdd 2 14158 11373
/ 0
A 2 14158 11094
/ 0
B 2 14198 11094
/ 0
C 2 14238 11094
/ 0
Y 2 14278 11126
counter/resets/U31 na310 0
vss 2 15318 10879
/ 0
vdd 2 15318 11373
/ 0
A 2 15318 11094
/ 0
B 2 15358 11094
/ 0
C 2 15398 11094
/ 0
Y 2 15438 11126
counter/pos_y_counter/U62 na310 0
vss 2 11478 9891
/ 0
vdd 2 11478 10385
/ 0
A 2 11478 10106
/ 0
B 2 11518 10106
/ 0
C 2 11558 10106
/ 0
Y 2 11598 10138
counter/pos_y_counter/U64 na310 0
vss 2 13278 9891
/ 0
vdd 2 13278 10385
/ 0
A 2 13278 10106
/ 0
B 2 13318 10106
/ 0
C 2 13358 10106
/ 0
Y 2 13398 10138
triggers/U26 na310 0
vss 2 3358 7915
/ 0
vdd 2 3358 8409
/ 0
A 2 3358 8130
/ 0
B 2 3398 8130
/ 0
C 2 3438 8130
/ 0
Y 2 3478 8162
triggers/U49 na310 0
vss 2 3518 7915
/ 0
vdd 2 3518 8409
/ 0
A 2 3518 8130
/ 0
B 2 3558 8130
/ 0
C 2 3598 8130
/ 0
Y 2 3638 8162
triggers/U36 na310 0
vss 2 4558 6927
/ 0
vdd 2 4558 7421
/ 0
A 2 4558 7142
/ 0
B 2 4598 7142
/ 0
C 2 4638 7142
/ 0
Y 2 4678 7174
triggers/U35 na310 0
vss 2 4478 7915
/ 0
vdd 2 4478 8409
/ 0
A 2 4478 8130
/ 0
B 2 4518 8130
/ 0
C 2 4558 8130
/ 0
Y 2 4598 8162
field_check/U25 na310 0
vss 2 7118 8903
/ 0
vdd 2 7118 8409
/ 0
A 2 7118 8688
/ 0
B 2 7158 8688
/ 0
C 2 7198 8688
/ 0
Y 2 7238 8656
field_check/U22 na310 0
vss 2 7478 7915
/ 0
vdd 2 7478 8409
/ 0
A 2 7478 8130
/ 0
B 2 7518 8130
/ 0
C 2 7558 8130
/ 0
Y 2 7598 8162
field_check/U29 na310 0
vss 2 7958 8903
/ 0
vdd 2 7958 8409
/ 0
A 2 7958 8688
/ 0
B 2 7998 8688
/ 0
C 2 8038 8688
/ 0
Y 2 8078 8656
sync/U20 na310 0
vss 2 8678 5939
/ 0
vdd 2 8678 6433
/ 0
A 2 8678 6154
/ 0
B 2 8718 6154
/ 0
C 2 8758 6154
/ 0
Y 2 8798 6186
sync/U11 na310 0
vss 2 8958 6927
/ 0
vdd 2 8958 6433
/ 0
A 2 8958 6712
/ 0
B 2 8998 6712
/ 0
C 2 9038 6712
/ 0
Y 2 9078 6680
field_translation/mem_addr_counter/U70 na310 0
vss 2 14678 4951
/ 0
vdd 2 14678 5445
/ 0
A 2 14678 5166
/ 0
B 2 14718 5166
/ 0
C 2 14758 5166
/ 0
Y 2 14798 5198
field_translation/mem_addr_counter/U95 na310 0
vss 2 14758 3963
/ 0
vdd 2 14758 4457
/ 0
A 2 14758 4178
/ 0
B 2 14798 4178
/ 0
C 2 14838 4178
/ 0
Y 2 14878 4210
field_translation/mem_addr_counter/U97 na310 0
vss 2 14158 4951
/ 0
vdd 2 14158 4457
/ 0
A 2 14158 4736
/ 0
B 2 14198 4736
/ 0
C 2 14238 4736
/ 0
Y 2 14278 4704
field_translation/mem_addr_counter/U56 na310 0
vss 2 14358 4951
/ 0
vdd 2 14358 4457
/ 0
A 2 14358 4736
/ 0
B 2 14398 4736
/ 0
C 2 14438 4736
/ 0
Y 2 14478 4704
field_translation_reset/U60 na310 0
vss 2 8318 2975
/ 0
vdd 2 8318 2481
/ 0
A 2 8318 2760
/ 0
B 2 8358 2760
/ 0
C 2 8398 2760
/ 0
Y 2 8438 2728
field_translation_reset/U39 na310 0
vss 2 8798 2975
/ 0
vdd 2 8798 2481
/ 0
A 2 8798 2760
/ 0
B 2 8838 2760
/ 0
C 2 8878 2760
/ 0
Y 2 8918 2728
field_translation_reset/mem_addr_counter/U31 na310 0
vss 2 9678 3963
/ 0
vdd 2 9678 3469
/ 0
A 2 9678 3748
/ 0
B 2 9718 3748
/ 0
C 2 9758 3748
/ 0
Y 2 9798 3716
counter/pos_x_counter/U35 no210 0
B 2 14598 8130
/ 0
A 2 14558 8162
/ 0
vss 2 14558 7915
/ 0
vdd 2 14558 8409
/ 0
Y 2 14638 8162
counter/pos_x_counter/U31 no210 0
B 2 15478 8688
/ 0
A 2 15438 8656
/ 0
vss 2 15438 8903
/ 0
vdd 2 15438 8409
/ 0
Y 2 15518 8656
counter/pos_x_counter/U45 no210 0
B 2 13798 10106
/ 0
A 2 13758 10138
/ 0
vss 2 13758 9891
/ 0
vdd 2 13758 10385
/ 0
Y 2 13838 10138
counter/pos_x_counter/U49 no210 0
B 2 13918 9676
/ 0
A 2 13878 9644
/ 0
vss 2 13878 9891
/ 0
vdd 2 13878 9397
/ 0
Y 2 13958 9644
counter/resets/U24 no210 0
B 2 13558 11094
/ 0
A 2 13518 11126
/ 0
vss 2 13518 10879
/ 0
vdd 2 13518 11373
/ 0
Y 2 13598 11126
counter/resets/U21 no210 0
B 2 12758 11094
/ 0
A 2 12718 11126
/ 0
vss 2 12718 10879
/ 0
vdd 2 12718 11373
/ 0
Y 2 12798 11126
counter/resets/U20 no210 0
B 2 12358 11094
/ 0
A 2 12318 11126
/ 0
vss 2 12318 10879
/ 0
vdd 2 12318 11373
/ 0
Y 2 12398 11126
counter/resets/U36 no210 0
B 2 15598 11094
/ 0
A 2 15558 11126
/ 0
vss 2 15558 10879
/ 0
vdd 2 15558 11373
/ 0
Y 2 15638 11126
counter/resets/U35 no210 0
B 2 15038 11094
/ 0
A 2 14998 11126
/ 0
vss 2 14998 10879
/ 0
vdd 2 14998 11373
/ 0
Y 2 15078 11126
counter/resets/U32 no210 0
B 2 15198 11094
/ 0
A 2 15158 11126
/ 0
vss 2 15158 10879
/ 0
vdd 2 15158 11373
/ 0
Y 2 15238 11126
counter/resets/U29 no210 0
B 2 13798 11094
/ 0
A 2 13758 11126
/ 0
vss 2 13758 10879
/ 0
vdd 2 13758 11373
/ 0
Y 2 13838 11126
counter/pos_y_counter/U37 no210 0
B 2 11038 9118
/ 0
A 2 10998 9150
/ 0
vss 2 10998 8903
/ 0
vdd 2 10998 9397
/ 0
Y 2 11078 9150
counter/pos_y_counter/U57 no210 0
B 2 12238 8688
/ 0
A 2 12198 8656
/ 0
vss 2 12198 8903
/ 0
vdd 2 12198 8409
/ 0
Y 2 12278 8656
counter/pos_y_counter/U47 no210 0
B 2 12118 10106
/ 0
A 2 12078 10138
/ 0
vss 2 12078 9891
/ 0
vdd 2 12078 10385
/ 0
Y 2 12158 10138
counter/pos_y_counter/U53 no210 0
B 2 12518 9118
/ 0
A 2 12478 9150
/ 0
vss 2 12478 8903
/ 0
vdd 2 12478 9397
/ 0
Y 2 12558 9150
counter/pos_y_counter/U41 no210 0
B 2 13358 9676
/ 0
A 2 13318 9644
/ 0
vss 2 13318 9891
/ 0
vdd 2 13318 9397
/ 0
Y 2 13398 9644
triggers/U23 no210 0
B 2 3278 8130
/ 0
A 2 3238 8162
/ 0
vss 2 3238 7915
/ 0
vdd 2 3238 8409
/ 0
Y 2 3318 8162
triggers/U25 no210 0
B 2 3278 8688
/ 0
A 2 3238 8656
/ 0
vss 2 3238 8903
/ 0
vdd 2 3238 8409
/ 0
Y 2 3318 8656
triggers/U37 no210 0
B 2 4398 7700
/ 0
A 2 4358 7668
/ 0
vss 2 4358 7915
/ 0
vdd 2 4358 7421
/ 0
Y 2 4438 7668
triggers/U33 no210 0
B 2 4518 7700
/ 0
A 2 4478 7668
/ 0
vss 2 4478 7915
/ 0
vdd 2 4478 7421
/ 0
Y 2 4558 7668
field_check/U21 no210 0
B 2 7558 8688
/ 0
A 2 7518 8656
/ 0
vss 2 7518 8903
/ 0
vdd 2 7518 8409
/ 0
Y 2 7598 8656
field_check/U34 no210 0
B 2 7878 8688
/ 0
A 2 7838 8656
/ 0
vss 2 7838 8903
/ 0
vdd 2 7838 8409
/ 0
Y 2 7918 8656
read_and_output/U6 no210 0
B 2 6438 3190
/ 0
A 2 6398 3222
/ 0
vss 2 6398 2975
/ 0
vdd 2 6398 3469
/ 0
Y 2 6478 3222
sync/U13 no210 0
B 2 8598 6154
/ 0
A 2 8558 6186
/ 0
vss 2 8558 5939
/ 0
vdd 2 8558 6433
/ 0
Y 2 8638 6186
sync/U12 no210 0
B 2 8598 6712
/ 0
A 2 8558 6680
/ 0
vss 2 8558 6927
/ 0
vdd 2 8558 6433
/ 0
Y 2 8638 6680
field_translation/U29 no210 0
B 2 12318 5166
/ 0
A 2 12278 5198
/ 0
vss 2 12278 4951
/ 0
vdd 2 12278 5445
/ 0
Y 2 12358 5198
field_translation/U32 no210 0
B 2 12758 5166
/ 0
A 2 12718 5198
/ 0
vss 2 12718 4951
/ 0
vdd 2 12718 5445
/ 0
Y 2 12798 5198
field_translation/U25 no210 0
B 2 13318 4178
/ 0
A 2 13278 4210
/ 0
vss 2 13278 3963
/ 0
vdd 2 13278 4457
/ 0
Y 2 13358 4210
field_translation/mem_addr_counter/U82 no210 0
B 2 16038 3190
/ 0
A 2 15998 3222
/ 0
vss 2 15998 2975
/ 0
vdd 2 15998 3469
/ 0
Y 2 16078 3222
field_translation/mem_addr_counter/U65 no210 0
B 2 15078 5166
/ 0
A 2 15038 5198
/ 0
vss 2 15038 4951
/ 0
vdd 2 15038 5445
/ 0
Y 2 15118 5198
field_translation/mem_addr_counter/U69 no210 0
B 2 15038 5724
/ 0
A 2 14998 5692
/ 0
vss 2 14998 5939
/ 0
vdd 2 14998 5445
/ 0
Y 2 15078 5692
field_translation/mem_addr_counter/U88 no210 0
B 2 15358 3748
/ 0
A 2 15318 3716
/ 0
vss 2 15318 3963
/ 0
vdd 2 15318 3469
/ 0
Y 2 15398 3716
field_translation/mem_addr_counter/U55 no210 0
B 2 14358 5166
/ 0
A 2 14318 5198
/ 0
vss 2 14318 4951
/ 0
vdd 2 14318 5445
/ 0
Y 2 14398 5198
field_translation/mem_addr_counter/U86 no210 0
B 2 14438 5724
/ 0
A 2 14398 5692
/ 0
vss 2 14398 5939
/ 0
vdd 2 14398 5445
/ 0
Y 2 14478 5692
field_translation/mem_addr_counter/U54 no210 0
B 2 14638 4736
/ 0
A 2 14598 4704
/ 0
vss 2 14598 4951
/ 0
vdd 2 14598 4457
/ 0
Y 2 14678 4704
field_translation/mem_addr_counter/U94 no210 0
B 2 13958 5724
/ 0
A 2 13918 5692
/ 0
vss 2 13918 5939
/ 0
vdd 2 13918 5445
/ 0
Y 2 13998 5692
field_translation/mem_addr_counter/U93 no210 0
B 2 14118 5724
/ 0
A 2 14078 5692
/ 0
vss 2 14078 5939
/ 0
vdd 2 14078 5445
/ 0
Y 2 14158 5692
field_translation/mem_addr_counter/U53 no210 0
B 2 14238 5724
/ 0
A 2 14198 5692
/ 0
vss 2 14198 5939
/ 0
vdd 2 14198 5445
/ 0
Y 2 14278 5692
field_translation/mem_addr_counter/U40 no210 0
B 2 13558 5724
/ 0
A 2 13518 5692
/ 0
vss 2 13518 5939
/ 0
vdd 2 13518 5445
/ 0
Y 2 13598 5692
field_translation/mem_addr_counter/U51 no210 0
B 2 13678 5724
/ 0
A 2 13638 5692
/ 0
vss 2 13638 5939
/ 0
vdd 2 13638 5445
/ 0
Y 2 13718 5692
field_translation/mem_addr_counter/U85 no210 0
B 2 13798 5724
/ 0
A 2 13758 5692
/ 0
vss 2 13758 5939
/ 0
vdd 2 13758 5445
/ 0
Y 2 13838 5692
field_translation_reset/U44 no210 0
B 2 8118 2760
/ 0
A 2 8078 2728
/ 0
vss 2 8078 2975
/ 0
vdd 2 8078 2481
/ 0
Y 2 8158 2728
field_translation_reset/U40 no210 0
B 2 7998 2760
/ 0
A 2 7958 2728
/ 0
vss 2 7958 2975
/ 0
vdd 2 7958 2481
/ 0
Y 2 8038 2728
field_translation_reset/U5 no210 0
B 2 8598 2760
/ 0
A 2 8558 2728
/ 0
vss 2 8558 2975
/ 0
vdd 2 8558 2481
/ 0
Y 2 8638 2728
field_translation_reset/U61 no210 0
B 2 9078 2760
/ 0
A 2 9038 2728
/ 0
vss 2 9038 2975
/ 0
vdd 2 9038 2481
/ 0
Y 2 9118 2728
field_translation_reset/U47 no210 0
B 2 9238 3748
/ 0
A 2 9198 3716
/ 0
vss 2 9198 3963
/ 0
vdd 2 9198 3469
/ 0
Y 2 9278 3716
field_translation_reset/U11 no210 0
B 2 9118 3748
/ 0
A 2 9078 3716
/ 0
vss 2 9078 3963
/ 0
vdd 2 9078 3469
/ 0
Y 2 9158 3716
field_translation_reset/U51 no210 0
B 2 8438 4178
/ 0
A 2 8398 4210
/ 0
vss 2 8398 3963
/ 0
vdd 2 8398 4457
/ 0
Y 2 8478 4210
field_translation_reset/U3 no210 0
B 2 10838 4178
/ 0
A 2 10798 4210
/ 0
vss 2 10798 3963
/ 0
vdd 2 10798 4457
/ 0
Y 2 10878 4210
field_translation_reset/U9 no210 0
B 2 10958 4178
/ 0
A 2 10918 4210
/ 0
vss 2 10918 3963
/ 0
vdd 2 10918 4457
/ 0
Y 2 10998 4210
field_translation_reset/U7 no210 0
B 2 9718 4178
/ 0
A 2 9678 4210
/ 0
vss 2 9678 3963
/ 0
vdd 2 9678 4457
/ 0
Y 2 9758 4210
field_translation_reset/mem_addr_counter/U22 no210 0
B 2 10118 3748
/ 0
A 2 10078 3716
/ 0
vss 2 10078 3963
/ 0
vdd 2 10078 3469
/ 0
Y 2 10158 3716
field_translation_reset/mem_addr_counter/U26 no210 0
B 2 9598 3748
/ 0
A 2 9558 3716
/ 0
vss 2 9558 3963
/ 0
vdd 2 9558 3469
/ 0
Y 2 9638 3716
field_translation_reset/mem_addr_counter/U30 no210 0
B 2 9398 3748
/ 0
A 2 9358 3716
/ 0
vss 2 9358 3963
/ 0
vdd 2 9358 3469
/ 0
Y 2 9438 3716
counter/pos_x_counter vga_counter_8bit 0
val_7_0_7 2 15558 9254
/ 0
val_7_0_6 2 15558 8792
/ 0
val_7_0_5 2 15558 9780
/ 0
val_7_0_4 2 15558 9014
/ 0
val_7_0_3 2 13438 7994
/ 0
val_7_0_2 2 13438 9436
/ 0
val_7_0_1 2 13438 9572
/ 0
val_7_0_0 2 13438 9780
/ 0
vss 2 13438 8903
/ 0
vdd 2 13438 9397
/ 0
rst 2 15558 8760
/ 0
rst_ext 2 15558 8488
/ 0
clk 3 14758 10346
/ 0
en 3 14118 10346
/ 1
3 n41 ~ 2 13844 9650 0 0 ~
/ 1
3 n29 ~ 2 14324 8694 0 0 ~
/ 1
3 n30 ~ 2 14484 8694 0 0 ~
/ 1
3 n36 ~ 2 13764 10144 0 0 ~
/ 1
3 n40 ~ 2 13884 9650 0 0 ~
/ 1
3 n34 ~ 2 15564 9124 0 0 ~
/ 1
3 n19 ~ 2 14044 9650 0 0 ~
/ 1
3 n24 ~ 2 13444 8662 0 0 ~
/ 1
3 n25 ~ 2 14444 8734 0 0 ~
/ 1
3 n22 ~ 2 14324 9124 0 0 ~
/ 1
3 n21 ~ 2 15004 9722 0 0 ~
/ 1
3 n28 ~ 2 15524 8662 0 0 ~
/ 1
3 n33 ~ 2 14284 9124 0 0 ~
/ 1
3 n38 ~ 2 13844 10144 0 0 ~
/ 1
3 n26 ~ 2 13444 9156 0 0 ~
/ 1
3 n20 ~ 2 13564 10072 0 0 ~
/ 1
3 n35 ~ 2 15444 9682 0 0 ~
/ 1
3 n39 ~ 2 15484 10144 0 0 ~
/ 1
3 n37 ~ 2 13804 10112 0 0 ~
/ 1
3 n31 ~ 2 14644 8168 0 0 ~
/ 1
3 n23 ~ 2 13564 8096 0 0 ~
/ 1
3 n32 ~ 2 15484 9124 0 0 ~
/ 1
3 n42 ~ 2 14724 9156 0 0 ~
counter vga_counter 0
pos_x_out_7_0_7 2 15638 9254
/ 0
pos_x_out_7_0_6 2 15638 8792
/ 0
pos_x_out_7_0_5 2 15638 9780
/ 0
pos_x_out_7_0_4 2 15638 9014
/ 0
pos_x_out_7_0_3 2 15638 11198
/ 0
pos_y_out_9_0_4 2 10598 10002
/ 0
pos_y_out_9_0_3 2 10598 8942
/ 0
pos_y_out_9_0_2 2 13398 11334
/ 0
rst 2 10598 9046
/ 0
vdd 2 10598 8409
/ 0
vss 2 13438 8903
/ 0
pos_x_out_7_0_2 3 14758 11334
/ 0
pos_x_out_7_0_1 3 14518 7954
/ 0
pos_x_out_7_0_0 3 14358 11334
/ 0
pos_y_out_9_0_9 3 13078 11334
/ 0
pos_y_out_9_0_8 3 12398 7954
/ 0
pos_y_out_9_0_7 3 11438 7954
/ 0
pos_y_out_9_0_6 3 13918 11334
/ 0
pos_y_out_9_0_5 3 11638 7954
/ 0
pos_y_out_9_0_1 3 13318 11334
/ 0
pos_y_out_9_0_0 3 13398 7954
/ 0
clk 3 10838 7954
/ 1
3 pos_y_enable ~ 3 12804 10924 0 0 ~
/ 1
3 pos_y_reset ~ 2 10604 9020 0 0 ~
/ 1
3 X_Logic1_port ~ 2 13444 9403 0 0 ~
/ 1
3 pos_x_reset ~ 2 12164 11028 0 0 ~
