# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ALU16_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/tiago/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/tiago/Desktop/LSD/7_3/ALU16.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:36:15 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work /home/tiago/Desktop/LSD/7_3/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# ** Error (suppressible): /home/tiago/Desktop/LSD/7_3/ALU16.vhd(18): (vcom-1339) Case statement choices cover only 8 out of 729 cases.
# ** Note: /home/tiago/Desktop/LSD/7_3/ALU16.vhd(38): VHDL Compiler exiting
# End time: 11:36:15 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/tiago/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/vcom failed.
# Error in macro ./ALU16_run_msim_rtl_vhdl.do line 8
# /home/tiago/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/vcom failed.
#     while executing
# "vcom -93 -work work {/home/tiago/Desktop/LSD/7_3/ALU16.vhd}"
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:36:40 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 11:36:40 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vsim rtl_work.alu16_tb
# vsim rtl_work.alu16_tb 
# Start time: 11:36:54 on Apr 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-11) Could not find work.alu16(behavioral).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 11:36:55 on Apr 23,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:37:10 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# ** Error (suppressible): /home/tiago/Desktop/LSD/7_3/ALU16.vhd(18): (vcom-1339) Case statement choices cover only 8 out of 729 cases.
# ** Note: /home/tiago/Desktop/LSD/7_3/ALU16.vhd(38): VHDL Compiler exiting
# End time: 11:37:10 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim rtl_work.alu16_tb
# vsim rtl_work.alu16_tb 
# Start time: 11:42:02 on Apr 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13) Recompile work.alu16_tb(stimulus) because work.alu16 has changed.
# ** Error: (vopt-11) Could not find work.alu16(behavioral).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 11:42:02 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:42:09 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# ** Error: /home/tiago/Desktop/LSD/7_3/ALU16.vhd(34): near "s": (vcom-1576) expecting ')'.
# ** Note: /home/tiago/Desktop/LSD/7_3/ALU16.vhd(38): VHDL Compiler exiting
# End time: 11:42:09 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:46:59 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# ** Warning: /home/tiago/Desktop/LSD/7_3/ALU16.vhd(33): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Error (suppressible): /home/tiago/Desktop/LSD/7_3/ALU16.vhd(18): (vcom-1339) Case statement choices cover only 8 out of 729 cases.
# ** Note: /home/tiago/Desktop/LSD/7_3/ALU16.vhd(38): VHDL Compiler exiting
# End time: 11:46:59 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:47:53 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# End time: 11:47:53 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.alu16_tb
# vsim rtl_work.alu16_tb 
# Start time: 11:47:57 on Apr 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13) Recompile work.alu16_tb(stimulus) because work.alu16 has changed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)#1
vsim rtl_work.alu16_tb(stimulus)
# End time: 11:54:18 on Apr 23,2024, Elapsed time: 0:06:21
# Errors: 0, Warnings: 1
# vsim rtl_work.alu16_tb(stimulus) 
# Start time: 11:54:18 on Apr 23,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)#1
vsim rtl_work.alu16_tb(stimulus)
# End time: 11:54:52 on Apr 23,2024, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim rtl_work.alu16_tb(stimulus) 
# Start time: 11:54:52 on Apr 23,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)#1
vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:55:19 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# End time: 11:55:19 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:55:21 on Apr 23,2024
# vcom -reportprogress 300 -work work /home/tiago/Desktop/LSD/7_3/ALU16_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 11:55:21 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.alu16_tb(stimulus) -voptargs=+acc
# End time: 11:55:38 on Apr 23,2024, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim rtl_work.alu16_tb(stimulus) -voptargs="+acc" 
# Start time: 11:55:38 on Apr 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)#1
# Loading work.alu16(behavioral)#1
# Load canceled
add wave -position end  sim:/alu16_tb/s_op
add wave -position end  sim:/alu16_tb/s_op0
add wave -position end  sim:/alu16_tb/s_op1
add wave -position end  sim:/alu16_tb/s_res
add wave -position end  sim:/alu16_tb/s_mHi
run
# Causality operation skipped due to absence of debug database file
# End time: 14:12:04 on Apr 23,2024, Elapsed time: 2:16:26
# Errors: 0, Warnings: 0
