# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DPP.srcs/sources_1/new/inference_unit.vhd" \
"../../../../DPP.srcs/sim_1/new/tb_inference_unit.vhd" \

# Do not sort compile order
nosort
