/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [21:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z[5] | celloutsig_1_0z[1]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[1] | celloutsig_1_1z[2]);
  assign celloutsig_1_17z = ~(celloutsig_1_14z[1] | celloutsig_1_15z);
  assign celloutsig_0_12z = ~(in_data[21] | celloutsig_0_8z);
  assign celloutsig_1_15z = ~((celloutsig_1_7z | in_data[113]) & (celloutsig_1_10z[4] | celloutsig_1_2z));
  assign celloutsig_1_18z = ~((in_data[182] | celloutsig_1_15z) & (celloutsig_1_2z | celloutsig_1_1z[6]));
  assign celloutsig_0_1z = ~((in_data[88] | celloutsig_0_0z) & (in_data[48] | celloutsig_0_0z));
  assign celloutsig_0_0z = in_data[56] | ~(in_data[53]);
  assign celloutsig_1_7z = celloutsig_1_6z[3] | ~(celloutsig_1_1z[1]);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_9z[13:10];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 6'h00;
    else _01_ <= celloutsig_0_23z[15:10];
  assign celloutsig_0_3z = in_data[29:27] / { 1'h1, celloutsig_0_2z[0], celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[12], celloutsig_0_2z } / { 1'h1, in_data[27:25], celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[36:30], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, in_data[36:30], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_22z = celloutsig_0_13z && celloutsig_0_16z[6:4];
  assign celloutsig_1_9z = ! celloutsig_1_1z[6:2];
  assign celloutsig_1_5z = celloutsig_1_0z[2] & ~(celloutsig_1_1z[5]);
  assign celloutsig_0_8z = celloutsig_0_2z[0] & ~(celloutsig_0_6z[8]);
  assign celloutsig_0_5z = celloutsig_0_3z[1] !== celloutsig_0_2z[4];
  assign celloutsig_0_7z = ^ celloutsig_0_2z[3:1];
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_4z } >> in_data[75:56];
  assign celloutsig_0_13z = celloutsig_0_3z >> { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_9z[20:6], celloutsig_0_7z, celloutsig_0_7z } << in_data[49:33];
  assign celloutsig_1_10z = { celloutsig_1_8z[4:1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z } >> { in_data[133:127], celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_12z = { celloutsig_1_10z[11:6], celloutsig_1_0z } >> { celloutsig_1_10z[7:1], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_12z[5:4], celloutsig_1_5z } >> { celloutsig_1_0z[6:5], celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_11z[2:0], celloutsig_0_4z } >> { celloutsig_0_9z[11:4], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_1_6z = celloutsig_1_4z <<< celloutsig_1_0z[6:2];
  assign celloutsig_0_6z = { celloutsig_0_2z[3:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z } <<< { in_data[71:70], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[121:115] >>> in_data[111:105];
  assign celloutsig_1_4z = celloutsig_1_1z[4:0] >>> { in_data[144:141], celloutsig_1_3z };
  assign celloutsig_0_30z = celloutsig_0_10z[12:9] >>> { celloutsig_0_16z[5:3], celloutsig_0_22z };
  assign celloutsig_1_19z = { celloutsig_1_10z[7:6], celloutsig_1_8z } - { in_data[183:181], celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_2z = { in_data[45:42], celloutsig_0_1z, celloutsig_0_0z } - { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_19z[4:2] - _01_[3:1];
  assign celloutsig_1_0z = in_data[145:139] ~^ in_data[105:99];
  assign celloutsig_0_23z = in_data[20:5] ~^ celloutsig_0_9z[16:1];
  assign celloutsig_1_8z = celloutsig_1_1z[5:1] ^ celloutsig_1_0z[6:2];
  assign celloutsig_0_19z = { celloutsig_0_11z[2:1], celloutsig_0_2z, celloutsig_0_13z } ^ { _00_, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, _00_ };
  assign { out_data[128], out_data[102:96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
