
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version L-2016.03-SP4-1 for linux64 - Sep 10, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list ahead4.v pfa.v hazard.v alu_b_mux.v ID_IE.v alu_inv.v ID.v proc.v alu_sign.v IE_IM.v register.v alu.v IE.v lt_lte.v rf_bypass.v IF_ID.v memory2c.syn.v rf.v IF.v shifter.v IM_IW.v mux_2_1.v stall_counter.v branch_detector.v imm_ext.v mux_4_1.v top_ahead.v cla16.v IM.v mux_stage_1.v cla4.v in_dest_ctrl.v mux_stage_2.v input_inv.v mux_stage_3.v dff.v IW.v mux_stage_4.v nand2.v wrt_ctrl.v not1.v xor2.v ofl_detector.v zero_detector.v  ]
ahead4.v pfa.v hazard.v alu_b_mux.v ID_IE.v alu_inv.v ID.v proc.v alu_sign.v IE_IM.v register.v alu.v IE.v lt_lte.v rf_bypass.v IF_ID.v memory2c.syn.v rf.v IF.v shifter.v IM_IW.v mux_2_1.v stall_counter.v branch_detector.v imm_ext.v mux_4_1.v top_ahead.v cla16.v IM.v mux_stage_1.v cla4.v in_dest_ctrl.v mux_stage_2.v input_inv.v mux_stage_3.v dff.v IW.v mux_stage_4.v nand2.v wrt_ctrl.v not1.v xor2.v ofl_detector.v zero_detector.v
set my_toplevel proc
proc
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./ahead4.v
Compiling source file ./pfa.v
Compiling source file ./hazard.v
Compiling source file ./alu_b_mux.v
Compiling source file ./ID_IE.v
Compiling source file ./alu_inv.v
Compiling source file ./ID.v
Compiling source file ./proc.v
Warning:  ./proc.v:73: the undeclared symbol 'IE_b_sel' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:73: the undeclared symbol 'IE_mem_en' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:73: the undeclared symbol 'IE_mem_wr' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:75: the undeclared symbol 'IE_HALT' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:97: the undeclared symbol 'IM_mem_wr' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:100: the undeclared symbol 'IM_alu_cout' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:123: the undeclared symbol 'IW_alu_zero' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./alu_sign.v
Compiling source file ./IE_IM.v
Compiling source file ./register.v
Compiling source file ./alu.v
Compiling source file ./IE.v
Compiling source file ./lt_lte.v
Compiling source file ./rf_bypass.v
Compiling source file ./IF_ID.v
Compiling source file ./memory2c.syn.v
Compiling source file ./rf.v
Warning:  ./memory2c.syn.v:71: The statements in initial blocks are ignored. (VER-281)
Compiling source file ./IF.v
Compiling source file ./shifter.v
Compiling source file ./IM_IW.v
Compiling source file ./mux_2_1.v
Compiling source file ./stall_counter.v
Warning:  ./stall_counter.v:10: the undeclared symbol 'stalle' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./branch_detector.v
Compiling source file ./imm_ext.v
Compiling source file ./mux_4_1.v
Compiling source file ./top_ahead.v
Compiling source file ./cla16.v
Warning:  ./cla16.v:10: the undeclared symbol 'G_g0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cla16.v:10: the undeclared symbol 'P_g0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cla16.v:10: the undeclared symbol 'G_g1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cla16.v:10: the undeclared symbol 'P_g1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cla16.v:10: the undeclared symbol 'G_g2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cla16.v:10: the undeclared symbol 'P_g2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cla16.v:10: the undeclared symbol 'G_g3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cla16.v:10: the undeclared symbol 'P_g3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cla16.v:10: the undeclared symbol 'C4' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cla16.v:11: the undeclared symbol 'C8' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cla16.v:11: the undeclared symbol 'C12' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./IM.v
Compiling source file ./mux_stage_1.v
Compiling source file ./cla4.v
Compiling source file ./in_dest_ctrl.v
Compiling source file ./mux_stage_2.v
Compiling source file ./input_inv.v
Compiling source file ./mux_stage_3.v
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./IW.v
Compiling source file ./mux_stage_4.v
Compiling source file ./nand2.v
Compiling source file ./wrt_ctrl.v
Compiling source file ./not1.v
Compiling source file ./xor2.v
Compiling source file ./ofl_detector.v
Compiling source file ./zero_detector.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2016_09_23/@sys/L-2016.03-SP4-1/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2016_09_23/@sys/L-2016.03-SP4-1/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'proc'.
Information: Building the design 'IF'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'IF_ID'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ID'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ID_IE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'IE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'IE_IM'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'IM'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'IM_IW'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'IW'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory2c'. (HDL-193)

Inferred memory devices in process
	in routine memory2c line 71 in file
		'./memory2c.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   memory2c/60    |   64   |    8    |      6       |
|   memory2c/60    |   64   |    8    |      6       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'cla16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'in_dest_ctrl'. (HDL-193)
Warning:  ./in_dest_ctrl.v:30: signed to unsigned assignment occurs. (VER-318)
Warning:  ./in_dest_ctrl.v:31: signed to unsigned assignment occurs. (VER-318)
Warning:  ./in_dest_ctrl.v:33: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 10 in file
	'./in_dest_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'hazard'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rf_bypass'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'imm_ext'. (HDL-193)
Warning:  ./imm_ext.v:61: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 5 in file
	'./imm_ext.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            6             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'alu_sign'. (HDL-193)
Warning:  ./alu_sign.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu_sign.v:24: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu_sign.v:29: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 5 in file
	'./alu_sign.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            6             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'alu_inv'. (HDL-193)
Warning:  ./alu_inv.v:43: signed to unsigned assignment occurs. (VER-318)
Warning:  ./alu_inv.v:44: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 9 in file
	'./alu_inv.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'alu_b_mux'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'alu'. (HDL-193)

Statistics for case statements in always block at line 36 in file
	'./alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'lt_lte'. (HDL-193)
Warning:  ./lt_lte.v:9: signed to unsigned assignment occurs. (VER-318)
Warning:  ./lt_lte.v:10: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'wrt_ctrl'. (HDL-193)

Statistics for case statements in always block at line 16 in file
	'./wrt_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            17            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'top_ahead'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cla4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'stall_counter'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'./stall_counter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'branch_detector'. (HDL-193)

Statistics for case statements in always block at line 12 in file
	'./branch_detector.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'rf'. (HDL-193)
Warning:  ./rf.v:28: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:29: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:30: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:31: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:32: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:33: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:34: signed to unsigned assignment occurs. (VER-318)
Warning:  ./rf.v:35: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 48 in file
	'./rf.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 78 in file
	'./rf.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'input_inv'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ofl_detector'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'zero_detector'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shifter'. (HDL-193)

Statistics for case statements in always block at line 29 in file
	'./shifter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            30            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'ahead4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'pfa'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'register' instantiated from design 'rf' with
	the parameters "16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'xor2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux_2_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux_stage_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux_stage_2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux_stage_3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux_stage_4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'not1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'nand2'. (HDL-193)
Presto compilation completed successfully.
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design proc
Current design is 'proc'.
{proc}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : proc
Version: L-2016.03-SP4-1
Date   : Mon Apr 10 13:28:22 2017
****************************************

Information: This design contains unmapped logic. (RPT-7)

proc
    ID
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        cla16
            cla4
                ahead4
                    GTECH_AND2                       gtech
                    GTECH_OR2                        gtech
                pfa
                    GTECH_AND2                       gtech
                    GTECH_XOR2                       gtech
            top_ahead
                GTECH_AND2                           gtech
                GTECH_OR2                            gtech
                ahead4
                    ...
        hazard
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
            branch_detector
                GTECH_AND2                           gtech
                GTECH_BUF                            gtech
                GTECH_NOT                            gtech
                GTECH_OR2                            gtech
            stall_counter
                GTECH_AND2                           gtech
                GTECH_BUF                            gtech
                GTECH_NOT                            gtech
                GTECH_OR2                            gtech
                dff
                    GTECH_BUF                        gtech
                    GTECH_NOT                        gtech
        imm_ext
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
        in_dest_ctrl
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
            GTECH_XOR2                               gtech
        rf_bypass
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            rf
                GTECH_AND2                           gtech
                GTECH_BUF                            gtech
                GTECH_NOT                            gtech
                GTECH_OR2                            gtech
                register_WIDTH16
                    dff
                        ...
                    mux_2_1
                        nand2
                            GTECH_AND2               gtech
                            GTECH_NOT                gtech
                        not1
                            GTECH_NOT                gtech
    ID_IE
        dff
            ...
    IE
        alu
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
            GTECH_XOR2                               gtech
            cla16
                ...
            input_inv
                xor2
                    GTECH_XOR2                       gtech
            ofl_detector
                mux_2_1
                    ...
                xor2
                    ...
            shifter
                GTECH_AND2                           gtech
                GTECH_BUF                            gtech
                GTECH_NOT                            gtech
                GTECH_OR2                            gtech
                mux_stage_1
                    mux_2_1
                        ...
                mux_stage_2
                    GTECH_BUF                        gtech
                    GTECH_NOT                        gtech
                    GTECH_OR2                        gtech
                    mux_2_1
                        ...
                mux_stage_3
                    GTECH_BUF                        gtech
                    GTECH_NOT                        gtech
                    GTECH_OR2                        gtech
                    mux_2_1
                        ...
                mux_stage_4
                    GTECH_BUF                        gtech
                    GTECH_NOT                        gtech
                    GTECH_OR2                        gtech
                    mux_2_1
                        ...
            zero_detector
                GTECH_NOT                            gtech
                GTECH_OR2                            gtech
        alu_b_mux
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
        alu_inv
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
        alu_sign
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
    IE_IM
        dff
            ...
    IF
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        cla16
            ...
        dff
            ...
        memory2c
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
    IF_ID
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        dff
            ...
    IM
        lt_lte
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
        memory2c
            ...
    IM_IW
        dff
            ...
    IW
        wrt_ctrl
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
    dff
        ...
1
link

  Linking design 'proc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 464 instances of design 'dff'. (OPT-1056)
Information: Uniquified 2 instances of design 'memory2c'. (OPT-1056)
Information: Uniquified 4 instances of design 'cla16'. (OPT-1056)
Information: Uniquified 4 instances of design 'top_ahead'. (OPT-1056)
Information: Uniquified 16 instances of design 'cla4'. (OPT-1056)
Information: Uniquified 2 instances of design 'input_inv'. (OPT-1056)
Information: Uniquified 20 instances of design 'ahead4'. (OPT-1056)
Information: Uniquified 64 instances of design 'pfa'. (OPT-1056)
Information: Uniquified 8 instances of design 'register_WIDTH16'. (OPT-1056)
Information: Uniquified 33 instances of design 'xor2'. (OPT-1056)
Information: Uniquified 193 instances of design 'mux_2_1'. (OPT-1056)
Information: Uniquified 193 instances of design 'not1'. (OPT-1056)
Information: Uniquified 579 instances of design 'nand2'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'proc'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 216 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dff_463'
  Processing 'wrt_ctrl'
  Processing 'IW'
  Processing 'IM_IW'
  Processing 'memory2c_0'
  Processing 'lt_lte'
  Processing 'IM'
  Processing 'IE_IM'
  Processing 'nand2_48'
  Processing 'not1_16'
  Processing 'mux_2_1_16'
  Processing 'mux_stage_4'
  Processing 'mux_stage_3'
  Processing 'mux_stage_2'
  Processing 'mux_stage_1'
  Processing 'shifter'
  Processing 'zero_detector'
  Processing 'xor2_0'
  Processing 'ofl_detector'
  Processing 'pfa_0'
  Processing 'ahead4_0'
  Processing 'cla4_0'
  Processing 'top_ahead_0'
  Processing 'cla16_0'
  Processing 'input_inv_0'
  Processing 'input_inv_1'
  Processing 'alu'
  Processing 'alu_b_mux'
  Processing 'alu_inv'
  Processing 'alu_sign'
  Processing 'IE'
  Processing 'ID_IE'
  Processing 'imm_ext'
  Processing 'register_WIDTH16_0'
  Processing 'register_WIDTH16_7'
  Processing 'rf'
  Processing 'rf_bypass'
  Processing 'branch_detector'
  Processing 'stall_counter'
  Processing 'hazard'
  Processing 'in_dest_ctrl'
  Processing 'ID'
  Processing 'IF_ID'
  Processing 'cla4_15'
  Processing 'cla16_3'
  Processing 'IF'
  Processing 'proc'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'memory2c_0_DW01_inc_0'
  Processing 'memory2c_1_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   37166.7      0.98      21.6      25.6                          
    0:00:08   37166.7      0.98      21.6      25.6                          
    0:00:08   37768.8      0.97      21.4      25.6                          
    0:00:08   38462.9      0.66      15.4      23.0                          
    0:00:08   38618.7      0.66      15.4      23.0                          
    0:00:08   38853.8      0.66      15.4      22.6                          
    0:00:10   39975.0      0.30       6.0      20.1                          
    0:00:10   39975.0      0.30       6.0      20.1                          
    0:00:10   39975.0      0.30       6.0      20.1                          
    0:00:10   39974.0      0.30       6.0      20.1                          
    0:00:10   39974.0      0.30       6.0      20.1                          
    0:00:11   37661.8      0.32       7.2      19.1                          
    0:00:11   37657.6      0.29       6.4      19.1                          
    0:00:12   37657.1      0.29       6.4      19.1                          
    0:00:12   37665.1      0.28       6.2      19.1                          
    0:00:12   37667.0      0.28       6.2      19.1                          
    0:00:12   37667.0      0.28       6.2      19.1                          
    0:00:12   37667.0      0.28       6.1      19.1                          
    0:00:12   37667.0      0.28       6.1      19.1                          
    0:00:12   37667.0      0.28       6.1      19.1                          
    0:00:13   37667.0      0.28       6.1      19.1                          
    0:00:13   37667.0      0.28       6.1      19.1                          
    0:00:16   38062.6      0.41       8.4      16.1                          
    0:00:19   38372.8      0.41       8.5      13.3                          
    0:00:24   38462.9      0.46       9.7      13.3                          
    0:00:29   38528.1      0.51      10.7      13.3                          
    0:00:31   38585.4      0.51      11.2      13.2                          
    0:00:31   38619.2      0.51      11.2      13.2                          
    0:00:31   38652.0      0.51      11.2      13.1                          
    0:00:31   38680.6      0.51      11.2      13.1                          
    0:00:31   38709.3      0.51      11.2      13.0                          
    0:00:31   38709.3      0.51      11.2      13.0                          
    0:00:31   38716.3      0.41       8.2      13.0 pipeEM/alu_zero_dff/state_reg/D
    0:00:31   38715.8      0.37       8.3      13.0 fetch/pc[15]/state_reg/D 
    0:00:32   38719.6      0.36       8.2      13.0 pipeEM/alu_zero_dff/state_reg/D
    0:00:32   38808.3      0.30       7.6      13.1 fetch/pc[13]/state_reg/D 
    0:00:32   38811.1      0.28       7.4      13.1 fetch/pc[15]/state_reg/D 
    0:00:32   38815.3      0.27       7.2      13.1 pipeEM/alu_zero_dff/state_reg/D
    0:00:32   38813.0      0.25       6.2      13.1 pipeEM/alu_zero_dff/state_reg/D
    0:00:32   38821.4      0.23       6.1      13.1 pipeEM/alu_ofl_dff/state_reg/D
    0:00:32   38829.4      0.22       5.9      13.2 fetch/pc[15]/state_reg/D 
    0:00:32   38833.2      0.21       5.8      13.2                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:32   38833.2      0.21       5.8      13.2                          
    0:00:32   38836.9      0.20       5.7      13.2 fetch/pc[13]/state_reg/D 
    0:00:32   38849.6      0.20       5.3      13.2 fetch/pc[15]/state_reg/D 
    0:00:32   38859.4      0.19       5.1      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:32   38876.3      0.18       4.4      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:32   38874.9      0.17       4.1      13.2 fetch/pc[15]/state_reg/D 
    0:00:32   38880.6      0.17       4.1      13.2 fetch/pc[15]/state_reg/D 
    0:00:32   38899.8      0.17       3.5      13.2 fetch/pc[15]/state_reg/D 
    0:00:32   38905.4      0.16       2.9      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:33   38923.3      0.15       3.0      13.2 fetch/pc[13]/state_reg/D 
    0:00:33   38938.3      0.15       2.8      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:33   38940.2      0.14       2.7      13.2 fetch/pc[13]/state_reg/D 
    0:00:33   38937.8      0.14       2.5      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:33   38947.7      0.11       2.2      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:33   38954.2      0.11       2.1      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:33   38954.2      0.11       2.1      13.2 fetch/pc[13]/state_reg/D 
    0:00:33   38967.4      0.10       2.0      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:33   38976.3      0.10       2.0      13.2 fetch/pc[11]/state_reg/D 
    0:00:33   38989.9      0.08       2.3      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:33   38989.9      0.08       2.3      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:33   39004.9      0.07       2.3      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:33   39010.1      0.07       1.6      13.2 fetch/pc[10]/state_reg/D 
    0:00:33   39026.5      0.07       1.6      13.2 fetch/pc[10]/state_reg/D 
    0:00:33   39032.1      0.06       1.5      13.2 fetch/pc[10]/state_reg/D 
    0:00:33   39047.2      0.06       1.5      13.2 fetch/pc[10]/state_reg/D 
    0:00:33   39053.3      0.06       1.5      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:33   39064.1      0.06       1.5      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:33   39075.3      0.05       1.1      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39081.0      0.05       0.9      13.2 fetch/pc[10]/state_reg/D 
    0:00:34   39080.5      0.05       0.8      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39096.4      0.04       0.8      13.2 fetch/pc[13]/state_reg/D 
    0:00:34   39104.4      0.04       0.8      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39110.1      0.04       0.7      13.2 pipeEM/alu_result_dff[14]/state_reg/D
    0:00:34   39130.2      0.03       0.5      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39133.0      0.03       0.5      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39140.6      0.03       0.4      13.2 fetch/pc[14]/state_reg/D 
    0:00:34   39152.3      0.03       0.4      13.2 fetch/pc[14]/state_reg/D 
    0:00:34   39162.1      0.03       0.4      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39169.2      0.02       0.3      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39173.9      0.02       0.2      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39187.0      0.02       0.2      13.2 fetch/pc[14]/state_reg/D 
    0:00:34   39198.3      0.02       0.1      13.2 fetch/pc[14]/state_reg/D 
    0:00:34   39204.9      0.02       0.1      13.2 fetch/pc[14]/state_reg/D 
    0:00:34   39220.8      0.01       0.1      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39218.5      0.01       0.1      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39228.3      0.01       0.1      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39228.8      0.01       0.1      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39231.6      0.01       0.1      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39250.8      0.01       0.1      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:34   39256.5      0.01       0.0      13.2 pipeEM/alu_zero_dff/state_reg/D
    0:00:35   39256.5      0.01       0.0      13.2 fetch/pc[14]/state_reg/D 
    0:00:35   39256.9      0.01       0.0      13.2 pipeEM/alu_ofl_dff/state_reg/D
    0:00:35   39258.4      0.01       0.0      13.2 pipeEM/alu_ofl_dff/state_reg/D
    0:00:35   39259.3      0.00       0.0      13.2 fetch/pc[14]/state_reg/D 
    0:00:35   39256.9      0.00       0.0      13.2 fetch/pc[15]/state_reg/D 
    0:00:35   39262.6      0.00       0.0      13.2 fetch/pc[14]/state_reg/D 
    0:00:35   39263.0      0.00       0.0      13.2 fetch/pc[14]/state_reg/D 
    0:00:35   39261.2      0.00       0.0      13.2                          
    0:00:35   39261.2      0.00       0.0      13.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35   39261.2      0.00       0.0      13.2                          
    0:00:35   39257.4      0.00       0.0      13.2 decode/n20               
    0:00:35   39314.7      0.00       0.0      13.1 execute/ALU/n128         
    0:00:35   39350.8      0.00       0.0      13.1 decode/branch_pc_adder/ins3/header4/net25417
    0:00:35   39369.6      0.00       0.0      13.0 decode/branch_pc_adder/ins1/header4/n12
    0:00:35   39414.6      0.00       0.0      12.9 execute/ALU/shift/stage_1/ins0/C/out
    0:00:35   39466.7      0.00       0.0      12.9 execute/ALU/shift/stage_3/ins5/C/out
    0:00:35   39574.2      0.00       0.0      12.8 memory/dmem/n686         
    0:00:35   39619.7      0.00       0.0      12.8 decode/en_control/b_sel  
    0:00:35   39646.9      0.00       0.0      12.7 decode/rf/ins1/net25527  
    0:00:36   39654.9      0.00       0.0      12.7 writeback/control/net24968
    0:00:36   39711.2      0.00       0.0      12.7 decode/branch_pc_adder/ins1/header4/net25452
    0:00:36   39731.4      0.00       0.0      12.7 fetch/imem/C2243/net13044
    0:00:36   39896.1      0.00       0.0      12.6 memory/dmem/C2243/net13344
    0:00:36   40060.9      0.00       0.0      12.5 memory/dmem/C2242/net14730
    0:00:36   40133.1      0.00       0.0      12.4 writeback/control/net24971
    0:00:36   40142.5      0.00       0.0      12.4 fetch/imem/C2243/net12924
    0:00:36   40307.2      0.00       0.0      12.3 memory/dmem/C2243/net13280
    0:00:36   40472.0      0.00       0.0      12.2 memory/dmem/C2242/net14662
    0:00:36   40742.3      0.00       0.0      12.1 decode/rf/ins1/read1data<12>
    0:00:36   40859.1      0.00       0.0      12.1 fetch/imem/C2243/net13106
    0:00:36   40998.5      0.00       0.0      12.1 memory/dmem/C2242/net14254
    0:00:36   41135.6      0.00       0.0      12.0 fetch/imem/C2242/net14771
    0:00:36   41274.9      0.00       0.0      12.0 memory/dmem/C2242/net14599
    0:00:36   41333.1      0.00       0.0      12.0 writeback/control/net24883
    0:00:37   41351.0      0.00       0.0      12.0 writeback/control/net24996
    0:00:37   41436.4      0.00       0.0      12.0 fetch/imem/C2243/net12920
    0:00:37   41518.0      0.00       0.0      12.0 execute/ALU/adder/ins1/ins3/G
    0:00:37   41556.0      0.00       0.0      11.9 writeback/control/net24881
    0:00:37   41592.7      0.00       0.0      11.9 decode/rf/ins1/ins0/write_enable[0]/B/out
    0:00:37   41790.2      0.00       0.0      11.8 decode/rf/ins1/ins2/write_enable[10]/B/out
    0:00:37   41979.4      0.00       0.0      11.8 decode/rf/ins1/ins5/write_enable[4]/B/out
    0:00:37   42164.7      0.00       0.0      11.7 decode/rf/ins1/ins7/write_enable[14]/B/out
    0:00:37   42174.1      0.00       0.0      11.7 writeback/control/net24940
    0:00:39   42217.8      0.00       0.0      11.7 execute/ALU/ofl_ins/ins1/A/out
    0:00:40   42227.6      0.00       0.0      11.7 execute/ALU/shift/stage_2/ins2/A/out
    0:00:40   42253.4      0.00       0.0      11.6 execute/ALU/shift/stage_4/ins8/A/out
    0:00:40   42305.0      0.00       0.0      11.6 execute/ALU/shift/stage_4/n7
    0:00:40   42315.8      0.00       0.0      11.6 writeback/control/net24941
    0:00:40   42325.7      0.00       0.0      11.6 execute/ALU/shift/stage_2/n3
    0:00:41   42376.4      0.00       0.0      11.6 decode/rf/n34            
    0:00:41   42395.6      0.00       0.0      11.6 execute/ALU/adder/ins3/header4/net33650
    0:00:42   42429.4      0.00       0.0      11.5 execute/alu_i/net25281   
    0:00:42   42460.4      0.00       0.0      11.5 decode/rf/ins1/ins0/write_enable[0]/C/out
    0:00:42   42558.9      0.00       0.0      11.5 decode/rf/ins1/ins2/write_enable[10]/C/out
    0:00:42   42657.5      0.00       0.0      11.4 decode/rf/ins1/ins5/write_enable[4]/C/out
    0:00:42   42756.0      0.00       0.0      11.3 decode/rf/ins1/ins7/write_enable[14]/C/out
    0:00:42   42768.2      0.00       0.0      11.3 decode/en_control/mem_wr 
    0:00:42   42795.0      0.00       0.0      11.3 decode/rf/ins1/net36405  
    0:00:42   42821.7      0.00       0.0      11.3 execute/ALU/net42003     
    0:00:42   42837.2      0.00       0.0      11.2 decode/en_control/w1_reg<2>
    0:00:42   42883.7      0.00       0.0      11.2 memory/dmem/net21392     
    0:00:42   42895.4      0.00       0.0      11.2 decode/n25               
    0:00:43   42990.2      0.00       0.0      11.2 decode/n20               
    0:00:43   43015.6      0.00       0.0      10.4 decode/en_control/n11    
    0:00:43   43017.0      0.00       0.0      10.4 decode/en_control/n11    
    0:00:43   43014.2      0.00       0.0      10.4 writeback/control/writedata<5>
    0:00:43   43012.8      0.00       0.0      10.4 decode/en_control/n11    
    0:00:43   43012.8      0.00       0.0      10.4 writeback/control/net24981
    0:00:44   43012.8      0.00       0.0      10.4 decode/h_detect/bd/net25685
    0:00:44   43011.8      0.00       0.0      10.4 decode/h_detect/bd/net25688
    0:00:44   43017.4      0.00       0.0      10.4 writeback/control/net24889
    0:00:44   43034.3      0.00       0.0      10.4 execute/ALU/shift/stage_2/ins7/B/out
    0:00:44   43040.0      0.00       0.0      10.4 execute/ALU/adder/ins0/ins1/net33231
    0:00:44   43090.2      0.00       0.0      10.4 fetch/imem/n93           
    0:00:44   43229.6      0.00       0.0      10.4 fetch/imem/n167          
    0:00:44   43369.0      0.00       0.0      10.3 fetch/imem/n236          
    0:00:44   43508.3      0.00       0.0      10.3 fetch/imem/n309          
    0:00:44   43647.7      0.00       0.0      10.3 fetch/imem/n375          
    0:00:44   43787.1      0.00       0.0      10.3 fetch/imem/n442          
    0:00:44   43926.5      0.00       0.0      10.3 fetch/imem/n512          
    0:00:44   44065.9      0.00       0.0      10.3 fetch/imem/n578          
    0:00:44   44205.2      0.00       0.0      10.2 fetch/imem/n647          
    0:00:45   44344.6      0.00       0.0      10.2 fetch/imem/n716          
    0:00:45   44484.0      0.00       0.0      10.2 fetch/imem/n784          
    0:00:45   44623.4      0.00       0.0      10.2 fetch/imem/n854          
    0:00:45   44762.8      0.00       0.0      10.2 fetch/imem/n922          
    0:00:45   44902.2      0.00       0.0      10.2 fetch/imem/n988          
    0:00:45   45041.5      0.00       0.0      10.2 fetch/imem/n1058         
    0:00:45   45180.9      0.00       0.0      10.1 fetch/imem/n1126         
    0:00:45   45320.3      0.00       0.0      10.1 fetch/imem/n1193         
    0:00:45   45459.7      0.00       0.0      10.1 fetch/imem/n1264         
    0:00:45   45599.1      0.00       0.0      10.1 fetch/imem/n1330         
    0:00:46   45689.6      0.00       0.0      10.1 execute/ALU/shift/stage_1/ins4/A/out
    0:00:46   45706.5      0.00       0.0      10.1 execute/ALU/shift/stage_4/ins0/A/out
    0:00:47   45725.8      0.00       0.0      10.1 execute/ALU/n47          
    0:00:47   45772.7      0.00       0.0      10.1 decode/branch_pc_adder2/ins1/header4/net25365
    0:00:47   45822.0      0.00       0.0      10.1 decode/sign_extender/net25495
    0:00:48   45832.3      0.00       0.0      10.1 decode/rf/ins1/ins3/write_enable[8]/B/out
    0:00:48   45856.7      0.00       0.0      10.1 execute/ALU/shift/stage_1/ins4/A/out
    0:00:48   45867.5      0.00       0.0      10.1 execute/ALU/shift/n62    
    0:00:50   45869.4      0.00       0.0      10.1 decode/branch_pc_adder/ins1/ins2/B
    0:00:50   45884.4      0.00       0.0      10.0 decode/branch_pc_adder/ins1/header4/G1
    0:00:50   45889.6      0.00       0.0      10.0 execute/ALU/shift/stage_3/In_stage_3_A<7>
    0:00:51   45905.5      0.00       0.0      10.0 writeback/control/net24864
    0:00:51   45911.1      0.00       0.0      10.0 writeback/control/net24898
    0:00:52   45925.2      0.00       0.0      10.0 execute/ALU/shift/stage_1/ins6/a_out
    0:00:53   45933.2      0.00       0.0      10.0 execute/ALU/n57          
    0:00:53   45942.6      0.00       0.0      10.0 decode/rf/ins1/ins0/write_enable[1]/a_out
    0:00:53   46074.0      0.00       0.0      10.0 decode/rf/ins1/ins3/write_enable[9]/a_out
    0:00:53   46205.4      0.00       0.0      10.0 decode/rf/ins1/ins7/write_enable[1]/a_out
    0:00:54   46240.6      0.00       0.0      10.0 decode/rf/ins1/ins5/write_enable[8]/b_out
    0:00:54   46245.3      0.00       0.0      10.0 decode/rf/net25640       
    0:00:54   46247.2      0.00       0.0      10.0 execute/alu_i/net31900   
    0:00:55   46250.0      0.00       0.0      10.0 writeback/control/net24908
    0:00:55   46253.3      0.00       0.0      10.0 decode/rf/ins1/ins5/write_enable[8]/B/out
    0:00:58   46261.7      0.00       0.0      10.0 decode/rf/ins1/net25613  
    0:00:59   46312.4      0.20       3.7       9.9 decode/branch_pc_adder2/ins1/C0
    0:00:59   46375.8      0.22       5.1       9.8 execute/ALU/shift/stage_4/In_stage_4_A<7>
    0:00:59   46439.1      0.22       5.7       9.8 execute/ALU/shift/Out_4<12>
    0:00:59   46497.3      0.25       6.7       9.7 writeback/control/net24969
    0:00:59   46528.7      0.27       6.9       9.7 execute/ALU/n131         
    0:00:59   46578.5      0.27       7.6       9.7 decode/rf/ins1/net25524  
    0:00:59   46605.2      0.27       7.6       9.7 writeback/control/net25006
    0:00:59   46635.3      0.33       9.1       9.6 writeback/control/net24978
    0:00:59   46766.2      0.33      10.6       9.6 execute/ALU/shift/stage_3/ins6/b_out
    0:01:01   46854.0      0.36      11.2       9.5 execute/ALU/n46          
    0:01:01   46971.3      0.36      12.0       9.5 execute/ALU/shift/stage_4/ins2/B/in1
    0:01:01   47010.7      0.36      12.3       9.5 pipeFD/net25724          
    0:01:02   47065.2      0.38      13.1       9.5 decode/rf/net25643       
    0:01:03   47141.2      0.38      13.7       9.4 execute/ALU/shift/stage_1/ins1/b_out
    0:01:03   47190.5      0.44      15.2       9.4 execute/ALU/shift/stage_1/ins0/B/out
    0:01:03   47290.9      0.44      15.8       9.3 execute/ALU/shift/stage_4/ins4/A/out
    0:01:03   47360.8      0.48      16.3       9.3 fetch/imem/n115          
    0:01:03   47439.2      0.48      17.0       9.2 pipeFD/net25744          
    0:01:03   47528.4      0.51      18.9       9.2 writeback/control/net47740
    0:01:03   47547.1      0.51      20.3       9.1 decode/rf/ins1/read1data<7>
    0:01:03   47639.1      0.51      20.3       9.1 writeback/control/net24921
    0:01:04   47658.4      0.51      20.3       9.1 execute/ALU/ofl_ins/ins1/B/out
    0:01:04   47744.7      0.51      20.7       9.0 decode/rf/ins1/ins2/write_enable[0]/A/out
    0:01:04   47796.3      0.51      20.7       9.0 decode/rf/ins1/ins5/write_enable[6]/A/out
    0:01:04   47853.6      0.51      20.9       9.0 execute/ALU/shift/stage_2/ins7/A/out
    0:01:04   47970.0      0.51      21.7       8.9 execute/ALU/shift/stage_3/ins13/B/out
    0:01:04   48080.7      0.58      23.1       8.8 execute/ALU/adder/ins3/header4/C2
    0:01:04   48134.2      0.58      23.6       8.8 decode/rf/ins1/read1data<14>
    0:01:04   48291.9      0.58      23.6       8.8 writeback/control/net24881
    0:01:06   48305.0      0.58      23.6       8.7 decode/en_control/n23    
    0:01:06   48314.9      0.56      23.6       8.7 pipeEM/alu_zero_dff/state_reg/D
    0:01:06   48305.0      0.52      23.4       8.7 pipeEM/alu_result_dff[4]/state_reg/D
    0:01:06   48303.2      0.51      22.8       8.7 fetch/pc[14]/state_reg/D 
    0:01:06   48294.7      0.50      22.4       8.7 pipeEM/alu_result_dff[6]/state_reg/D
    0:01:06   48306.9      0.48      21.2       8.7 pipeEM/alu_zero_dff/state_reg/D
    0:01:06   48303.6      0.48      21.1       8.7 fetch/pc[14]/state_reg/D 
    0:01:06   48304.6      0.46      20.4       8.7 fetch/pc[14]/state_reg/D 
    0:01:06   48299.9      0.45      20.3       8.7 fetch/pc[14]/state_reg/D 
    0:01:06   48299.4      0.44      20.2       8.7 pipeEM/alu_zero_dff/state_reg/D
    0:01:06   48297.5      0.43      20.0       8.7 pipeEM/alu_zero_dff/state_reg/D
    0:01:06   48292.8      0.43      19.8       8.7 pipeEM/alu_zero_dff/state_reg/D
    0:01:06   48282.5      0.41      19.7       8.7 pipeEM/alu_result_dff[8]/state_reg/D
    0:01:06   48273.1      0.41      19.6       8.7 pipeEM/alu_result_dff[4]/state_reg/D
    0:01:06   48263.3      0.40      19.5       8.7 fetch/pc[14]/state_reg/D 
    0:01:06   48270.3      0.40      19.3       8.7 fetch/pc[14]/state_reg/D 
    0:01:06   48262.3      0.39      19.2       8.7 fetch/pc[14]/state_reg/D 
    0:01:07   48264.2      0.39      19.2       8.7 pipeEM/alu_zero_dff/state_reg/D
    0:01:07   48262.3      0.38      19.0       8.7 fetch/pc[14]/state_reg/D 
    0:01:07   48257.2      0.38      18.6       8.7 pipeEM/alu_result_dff[0]/state_reg/D
    0:01:07   48252.5      0.38      18.6       8.7 pipeEM/alu_result_dff[9]/state_reg/D
    0:01:07   48251.5      0.37      18.5       8.7 fetch/pc[14]/state_reg/D 
    0:01:07   48243.6      0.37      18.3       8.7 fetch/pc[14]/state_reg/D 
    0:01:07   48248.3      0.37      18.1       8.7 fetch/pc[14]/state_reg/D 
    0:01:07   48242.2      0.36      17.7       8.7 pipeEM/alu_result_dff[11]/state_reg/D
    0:01:07   48245.0      0.35      17.7       8.7 fetch/pc[14]/state_reg/D 
    0:01:07   48237.0      0.35      17.7       8.7 pipeEM/alu_zero_dff/state_reg/D
    0:01:07   48229.5      0.35      17.6       8.7 pipeEM/alu_result_dff[12]/state_reg/D
    0:01:07   48229.5      0.35      17.0       8.7 pipeEM/alu_result_dff[10]/state_reg/D
    0:01:07   48225.7      0.34      16.9       8.7 pipeEM/alu_result_dff[5]/state_reg/D
    0:01:07   48226.2      0.34      16.8       8.7 pipeEM/alu_result_dff[4]/state_reg/D
    0:01:07   48229.0      0.34      16.6       8.7 pipeEM/alu_zero_dff/state_reg/D
    0:01:07   48230.4      0.34      16.6       8.7 pipeEM/alu_zero_dff/state_reg/D
    0:01:07   48230.0      0.34      16.5       8.7 pipeEM/alu_zero_dff/state_reg/D
    0:01:07   48234.7      0.33      16.5       8.7 pipeEM/alu_result_dff[4]/state_reg/D
    0:01:07   48232.3      0.33      16.5       8.7 fetch/pc[14]/state_reg/D 
    0:01:07   48236.1      0.33      16.4       8.7 fetch/pc[14]/state_reg/D 
    0:01:07   48241.2      0.33      16.4       8.7 fetch/pc[14]/state_reg/D 
    0:01:08   48237.0      0.33      16.3       8.7 fetch/pc[14]/state_reg/D 
    0:01:08   48237.5      0.32      16.2       8.7 pipeEM/alu_result_dff[9]/state_reg/D
    0:01:08   48224.8      0.32      16.1       8.7 pipeEM/alu_result_dff[3]/state_reg/D
    0:01:08   48222.5      0.32      16.1       8.7 pipeEM/alu_result_dff[13]/state_reg/D
    0:01:08   48230.0      0.31      15.9       8.7 fetch/pc[15]/state_reg/D 
    0:01:08   48219.6      0.31      15.8       8.7 fetch/pc[14]/state_reg/D 
    0:01:08   48217.3      0.31      15.7       8.7 fetch/pc[14]/state_reg/D 
    0:01:08   48216.8      0.31      15.7       8.7 fetch/pc[14]/state_reg/D 
    0:01:08   48222.5      0.31      15.6       8.7 fetch/pc[15]/state_reg/D 
    0:01:08   48222.9      0.30      15.3       8.7 fetch/pc[14]/state_reg/D 
    0:01:08   48215.4      0.30      15.3       8.7 fetch/pc[15]/state_reg/D 
    0:01:08   48209.3      0.30      15.3       8.7 fetch/pc[14]/state_reg/D 
    0:01:08   48199.0      0.30      14.8       8.7 pipeEM/alu_result_dff[8]/state_reg/D
    0:01:08   48193.4      0.30      14.8       8.7 pipeEM/alu_zero_dff/state_reg/D
    0:01:08   48191.0      0.29      14.8       8.7 pipeEM/alu_result_dff[14]/state_reg/D
    0:01:08   48192.4      0.29      14.6       8.7 fetch/pc[14]/state_reg/D 
    0:01:08   48197.1      0.29      14.6       8.7 pipeEM/alu_result_dff[5]/state_reg/D
    0:01:09   48197.6      0.29      14.6       8.7 fetch/pc[14]/state_reg/D 
    0:01:09   48197.6      0.29      14.6       8.7 writeback/control/net24885
    0:01:11   48201.8      0.32      14.7       8.7 pipeFD/net25741          
    0:01:12   48204.1      0.32      14.7       8.7 writeback/control/net24944
    0:01:12   48206.5      0.32      14.7       8.7 decode/branch_pc_adder/ins1/header4/net51211
    0:01:12   48217.3      0.32      14.7       8.7 decode/rf/ins1/net25617  
    0:01:12   48219.6      0.32      14.7       8.7 decode/rf/ins1/ins0/write_enable[4]/A/out
    0:01:13   48327.6      0.32      14.7       8.6 decode/rf/ins1/ins5/write_enable[8]/A/out
    0:01:13   48351.0      0.32      14.7       8.6 decode/branch_pc_adder/ins1/header4/net25450
    0:01:14   48353.4      0.32      14.7       8.6 writeback/control/net34389
    0:01:14   48354.8      0.32      14.8       8.6 fetch/pc[14]/state_reg/D 
    0:01:14   48348.2      0.30      14.7       8.6 fetch/pc[14]/state_reg/D 
    0:01:14   48350.6      0.30      14.7       8.6 fetch/pc[14]/state_reg/D 
    0:01:14   48358.5      0.30      14.7       8.6 fetch/pc[14]/state_reg/D 
    0:01:14   48358.5      0.29      14.6       8.6 fetch/pc[14]/state_reg/D 
    0:01:14   48356.2      0.29      14.6       8.6 fetch/pc[14]/state_reg/D 
    0:01:14   48360.4      0.29      14.6       8.6 fetch/pc[14]/state_reg/D 
    0:01:14   48360.4      0.29      14.6       8.6 fetch/pc[14]/state_reg/D 
    0:01:14   48358.1      0.29      14.6       8.6 fetch/pc[14]/state_reg/D 
    0:01:14   48350.6      0.29      14.5       8.6 pipeEM/alu_result_dff[5]/state_reg/D
    0:01:14   48353.4      0.29      14.4       8.6 fetch/pc[14]/state_reg/D 
    0:01:15   48347.8      0.29      14.4       8.6 pipeEM/alu_result_dff[4]/state_reg/D
    0:01:15   48337.4      0.29      14.4       8.6 fetch/pc[14]/state_reg/D 
    0:01:15   48338.8      0.29      14.4       8.6 fetch/pc[14]/state_reg/D 
    0:01:15   48340.7      0.28      14.4       8.6 fetch/pc[15]/state_reg/D 
    0:01:15   48352.9      0.28      14.4       8.6 fetch/pc[14]/state_reg/D 
    0:01:15   48359.0      0.28      14.4       8.6 fetch/pc[14]/state_reg/D 
    0:01:15   48358.1      0.28      14.3       8.6 pipeEM/alu_zero_dff/state_reg/D
    0:01:15   48358.1      0.28      14.3       8.6                          
    0:01:15   48355.3      0.28      14.3       8.6                          
    0:01:15   48359.0      0.28      14.2       8.6                          
    0:01:15   48371.2      0.28      13.8       8.6                          
    0:01:15   48364.6      0.28      13.8       8.6                          
    0:01:15   48365.1      0.28      13.7       8.6                          
    0:01:15   48353.4      0.28      13.7       8.6                          
    0:01:15   48360.4      0.28      13.6       8.6                          
    0:01:15   48358.1      0.28      13.6       8.6                          
    0:01:16   48354.8      0.28      13.5       8.6                          
    0:01:16   48357.1      0.28      12.9       8.6                          
    0:01:16   48355.7      0.28      12.8       8.6                          
    0:01:16   48358.1      0.28      12.8       8.6                          
    0:01:16   48362.3      0.28      12.8       8.6                          
    0:01:16   48366.1      0.28      12.7       8.6                          
    0:01:16   48371.2      0.28      12.7       8.6                          
    0:01:16   48359.5      0.28      12.6       8.6                          
    0:01:16   48353.9      0.28      12.6       8.6                          
    0:01:16   48346.8      0.28      12.5       8.6                          
    0:01:16   48343.1      0.28      12.3       8.6                          
    0:01:16   48328.5      0.28      12.1       8.6                          
    0:01:16   48328.0      0.28      12.0       8.6                          
    0:01:16   48325.7      0.28      11.9       8.6                          
    0:01:16   48320.1      0.28      11.8       8.6                          
    0:01:16   48305.5      0.28      11.5       8.6                          
    0:01:16   48292.4      0.28      11.4       8.6                          
    0:01:16   48290.0      0.28      11.4       8.6                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:16   48290.0      0.28      11.4       8.6                          
    0:01:16   48290.0      0.28      11.4       8.6                          
    0:01:17   45174.8      0.28      11.2       8.6                          
    0:01:18   44286.0      0.28      11.1       8.6                          
    0:01:18   43812.0      0.28      11.2       8.6                          
    0:01:18   43732.2      0.29      11.3       8.6                          
    0:01:18   43666.5      0.29      11.3       8.6                          
    0:01:18   43608.8      0.29      11.3       8.6                          
    0:01:18   43555.3      0.29      11.3       8.6                          
    0:01:19   43524.3      0.29      11.3       8.6                          
    0:01:19   43524.3      0.29      11.3       8.6                          
    0:01:19   43524.3      0.29      11.3       8.6                          
    0:01:19   43335.2      0.29      11.5       8.6                          
    0:01:19   43295.7      0.29      11.5       8.6                          
    0:01:19   43295.7      0.29      11.5       8.6                          
    0:01:19   43295.7      0.29      11.5       8.6                          
    0:01:19   43295.7      0.29      11.5       8.6                          
    0:01:19   43295.7      0.29      11.5       8.6                          
    0:01:19   43295.7      0.29      11.5       8.6                          
    0:01:19   43297.6      0.29      11.5       8.6 fetch/pc[14]/state_reg/D 
    0:01:19   43296.2      0.28      11.4       8.6 fetch/pc[14]/state_reg/D 
    0:01:19   43299.5      0.28      11.3       8.6 fetch/pc[14]/state_reg/D 
    0:01:19   43302.3      0.27      11.2       8.6 fetch/pc[14]/state_reg/D 
    0:01:19   43305.1      0.27      11.2       8.6 fetch/pc[14]/state_reg/D 
    0:01:19   43306.1      0.27      11.2       8.6                          
    0:01:20   43300.0      0.27      11.2       8.6                          
    0:01:20   43289.6      0.27      11.2       8.6                          
    0:01:20   43283.1      0.25      11.1       8.6                          
    0:01:20   43286.4      0.24      11.1       8.6                          
    0:01:20   43283.1      0.24      11.1       8.6                          
    0:01:20   43294.8      0.24      10.9       8.6                          
    0:01:20   43293.4      0.24      10.9       8.6                          
    0:01:20   43294.3      0.24      10.9       8.6                          
    0:01:20   43294.8      0.24      10.6       8.6                          
    0:01:20   43290.6      0.24      10.6       8.6                          
    0:01:20   43291.0      0.24      10.4       8.6                          
    0:01:20   43291.0      0.24      10.4       8.6                          
    0:01:20   43291.5      0.24      10.3       8.6                          
    0:01:20   43294.3      0.24      10.2       8.6                          
    0:01:20   43300.0      0.24      10.2       8.6                          
    0:01:20   43297.1      0.24      10.2       8.6 fetch/pc[14]/state_reg/D 
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'proc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'fetch/imem/data_in<0>': 1016 load(s), 1 driver(s)
     Net 'decode/rf/ins1/ins2/bits[0]/clk': 1488 load(s), 1 driver(s)
1
check_design -summary
 
****************************************
check_design summary:
Version:     L-2016.03-SP4-1
Date:        Mon Apr 10 13:29:45 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     63
    Unconnected ports (LINT-28)                                    59
    Externally driven outputs (LINT-64)                             2
    Port direction conflicts with RTL (LINT-68)                     2

Cells                                                             104
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                         98
    Nets connected to multiple pins on same cell (LINT-33)          4
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
proc.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/l/u/luick/private/cs552/project/demo2/verilog/synth/proc.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
proc.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/proc.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Thank you...
