<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
	<title>Day 9</title>
	<meta name='Generator' content='Zim 0.68'>
	<style type='text/css'>
		a          { text-decoration: none      }
		a:hover    { text-decoration: underline }
		a:active   { text-decoration: underline }
		strike     { color: grey                }
		u          { text-decoration: none;
					 background-color: yellow   }
		tt         { color: #2e3436;            }
		pre        { color: #2e3436;
					 margin-left: 20px          }
		h1         { text-decoration: underline;
					 color: #4e9a06; margin-bottom: 0 }
		h2         { color: #4e9a06; margin-bottom: 0 }
		h3         { color: #4e9a06; margin-bottom: 0 }
		h4         { color: #4e9a06; margin-bottom: 0 }
		h5         { color: #4e9a06; margin-bottom: 0 }
		p          { margin-top: 0              }
		span.zim-tag {
			color: #ce5c00;
		}
		div.zim-object {
			border-style:solid;
			border-width:1px;
		}
		.checked-box {list-style-image: url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABgAAAAYCAYAAADgdz34AAAAAXNSR0IArs4c6QAAAAZiS0dEAP8A/wD/oL2nkwAAAAlwSFlzAAANOgAADMQBiN+4gQAAAAd0SU1FB9gKGQ8sMEGsKGkAAAAZdEVYdENvbW1lbnQAQ3JlYXRlZCB3aXRoIEdJTVBXgQ4XAAAEBUlEQVRIx62V22tdRRTGf7Nn73P2ybntnNOe3NqkPTGgLTVUUZF6QatSLOKTPgqCIqLgQ0H/A1sQQbBYCBb1QfAxiC8tSO1FqHkwJVKtjdTGNraUmObsc9nXmfGh7cGYpM1D5nHWzPetteZb3wg2eB2YqYm4zSadsMtoboiNBH/3TE0awx6j+MRoxoTg/IYRvP19TQrJS0bzhdHGSyKFkLTtjSKwMjyiEz43ynhtP6bdjBCWyFobAf7eT7VhNF/q1FRbjYjmUohlCVPwnB+6FUxMTJipqSmUUhhjEGKd3bMT4ks/Y6oLBK2Yth8hHYtCJXOix7Nf7xLMzc0xOzvLzp078TyPNE3viW3QJPXzhNWbxFFKHCmMhoLn/FHodd48vGfhapdAacXQlkFK5dL6wIUm6fuTZPuvqDQhaMUYYyiVyuQr6rXDexYuAdi3tSv1ZJNs/R/CaszzT+1na88uXFnCEnJVgivBNN8uTJKmHQI/ptOOcXNZzMz9mOqFs90OHpipWcYwlo5P4ebnuOkrvr5wgrH+h3im7y36MzuwRXYZeKha/OhP0EkadFoxQSdGSotedR/+XwMc2XvKdNUFOFqZx6LKZWIiwjgkikNmLp/hm8sH+K1zjFTHXfBYdTi+eJArzXM0GxFxoBDCopLvo/fqEwi1XPkWkGqjFo2TgB1jOYZUKZTS/D1/ncmLh7jon0IbRWoiTi59ymzzJEEQE3cStNZsGxqlfPE57MBbOR8fP3hDGalOO9fq2DlBvmZw8xa2IxACGn6TydlD/O6f5OzSV/zif0cYhLQaEXGkKBbz7Ov/AOlXV1cxgBJRI3fuSTrpTawt18kWIZN1CFuaONI0w0WOXfsI43YIggh/KUSlhqxrMz74AkOZcWBm9QkH+Gw8NDLuITi+m0yzhluSyJzBLcpblUhFxywSRAEtPwQjsKVN30CNh0uvYuOubSHLtN3J0TO1j0pmBNuFbFWRK0gyPRZpktL2I5JQkclKakNlnh54g6ocvevUr/Ai2a7wineEkcJupA3S1Wg0nVZM2E6wbEF5U5G9Q++wI7sfR7h3N8HVNstykBfzH+KJEZwiWD0aIwxCgJ0R1Mu7GXOeJSuK93bZtQIle4D9pUNU5DC5jEsu55AvZakM5NicGyEj8uuz8bUCQgj67QfY671P3vEoeC69gy695U1U7NG7XV0pUwBjDJa1/JJlWWxzHuflzQe5FJ/GsgUVuZ2t8lEkTvfc0aNHb72flBhjVicQQqCUuvM3/M+WDVguWBrMVdDXEGZlBVEUrVCU9d9s5+fnaTQa2PZyPxEIhJaI1EEoZwX4ncynp6fXrmB4eJjR0VFarRbNZnP9P9rt9gohqNVq1Ov1ZbF/AZGev3hLJ2/zAAAAAElFTkSuQmCC)}
		.xchecked-box {list-style-image: url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABgAAAAYCAYAAADgdz34AAAAAXNSR0IArs4c6QAAAAZiS0dEAP8A/wD/oL2nkwAAAAlwSFlzAAANOgAADMQBiN+4gQAAAAd0SU1FB9gKGQ8bDYnDxEwAAAAZdEVYdENvbW1lbnQAQ3JlYXRlZCB3aXRoIEdJTVBXgQ4XAAAEK0lEQVRIx9WVS2hTWRjHf/eR3CY1nbxMH2YiZRQS6qO13YlMVxY3SnVcuNIBFezGpSADLoQqLu1sHJCqdCFSXFpw4YOCSH3BtFqttTNamabX3DS5bfO6uffMoglja3RGcDMHzuac7/z/53++//cd+L8P6VuCPQYZ8ADNgBd4J31DcDcQs+GnHByRocEDv0kfBSjAOlYCs11Q+gpwDegS8LMJ+3QIK0ATzEhV8Odnz5bzw8P4dJ25aJQ/WlvJ1df/K7hSLtOcTNI+Pk69rpMTgqIQhCDvh1/VSpw79+gRrRMTmLZNezLJJsPg+a5dmOEwQlFqg1sWG16/Jv7sGWXDwBACFQjC9HcwIMONKkGp4PGAJGEDS0IQmZlhnWnye3c3eiyGo6qr3WHbrJ+dJf7gAXI6zSIr72T7/fgzmT4FHnTBsgrQBfYvTU0km5vxz86iADnAm0rRPTWFt7cXZccOJJcLAGHb2K9ekT93jmwmwwdAAFpjI6Ntbfxw5879ag7l6o1sr5eHHR3IsRgeQK/M4sQE+YEB7JcvEY6zAj45SWFgAPPxYwzHoQxIkQjTPT0kIxE+Noj8sexFn4/xnh58iQTeSpHkHAdrbIzi0BCOrmNPTpK/eJHM3bt8sCyKQCiR4NWePWSiUZw1+ZLXJm4pFKLhzBlCsRh2RUXacVgeGaF47RrL58+zcP8+RrmMkCQinZ1EL1zAjERqmkH+tLYl1G3bCJw4QUjT0IA0MJfLMX/5MqmHD0nZNiUgtGULG/r7ccXjINWuWbnmqsuFu7sb/4EDNLlcBIEioNs2KUAFGmMxmk6dQm1tRZI+3xBqEkiShBQOox05Ql1nJ26gvuIUAWiKQnj/ftStW5Fk+YuF+NldsbBA4cYN9KdPmaso8Fc62ZJtk7l1C2t0FGdxESHE1xE4hkHh6lX0oSHSpRIewC/LrPf7CSgKNpCamkI/fZr8pUuIZBIcpyaBunahPp1mub+fDyMjGKUSChCsq6Nh717q9u2jbnSU0uAgRrFIwTThyhUCqRS+hgZKLS1fJvDm87SNjZGcnsYUAjcQ8vsJ9/Xh7u1FDgRQN20iks3iDA+zZFmYhQLqzZtsj8WY3L0baY2Sf55ICCKpFHUzM2SEQAJCHg+hY8fQDh5EDgRWDoRC1J88SePRo2geD0XAcBy8b98Sv3ePYDZbbf2rFQjLIphMsmDbaEBQVQkePox26BCSz7e6i4bDrDt+nGYhmBscpFAskheC4Js3bPR4qHphFYEnlcI7P4/jdqNpGu8TCe4oCsXr1z//F2ga3+/cSfTJE0qmSVYIsKzaOZDcbjKyzFIiwfvt21kMBLA07YsetzWNd+3tLLW0sH5igvT8PH9Go/z44kX+E4LGjg7GDYOcy4XlOEgLC//5P/5LCFzxOPLmzWyIx+m6fduu7v0NVGqyTSycKksAAAAASUVORK5CYII=)}
		.unchecked-box {list-style-image: url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABgAAAAYCAYAAADgdz34AAAAAXNSR0IArs4c6QAAAAZiS0dEAP8A/wD/oL2nkwAAAAlwSFlzAAANOgAADMQBiN+4gQAAAAd0SU1FB9gKGQ8qAt8h3m8AAAAZdEVYdENvbW1lbnQAQ3JlYXRlZCB3aXRoIEdJTVBXgQ4XAAAA60lEQVRIx+2VsQqDMBRF70sCLg5OLoKgjk7+lJ/hh+STXBwcnRz8ArMEkrxOFktbaC3tULzTg5e8k5vADXDq70VbobXmvu/hvQczg4heHrJfXxQFuq67blZbMc8zpmlCXddIkgTOuZcBUko45zCOI6y1Nz2xFSEEZFmGOI7fGg4A3nsQEZqmuXOu9jallACAtm3fvmutNaIoAjM/dkBECCF89KCbk4eAb+kEnIAT8EsAM0OIz3hSyrssUvss8t5fg+uIrLXPs0gIgWVZYIyBUurQyYdheO4gz3NUVQVjDNZ1PfSjpWmKsixvehfB9GBZ3NndrgAAAABJRU5ErkJggg==)}
		.migrated-box {list-style-image: url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABgAAAAYCAYAAADgdz34AAAABGdBTUEAALGPC/xhBQAAAAZiS0dEAP8A/wD/oL2nkwAAAAlwSFlzAAANOgAADMQBiN+4gQAAAAd0SU1FB+AKHREFA8vJSnkAAAAZdEVYdENvbW1lbnQAQ3JlYXRlZCB3aXRoIEdJTVBXgQ4XAAAC1klEQVRIx+2VT0hUURTGf/e958w4Tc3TYowMw1GyEgwr1MqsFmbZIrIWQZsWJUjbdoHQpl3Qps0swnCRECQFYkR/TC1iKkqmfzAKTo2Vf8hoRsfR995tkRMT87RRWkUHHhy495zvnvvu933wP/75EKkkEAjIYDCIaZpIKRFCZN0kfX9xcTGtra2/irVUEolECIfDlJeXo+s6hmFkDaCqKoZhEAqFSCaTv60pqcSyLAoLC/F4PEtqDmCaJkIIKisrMybX0sdUVRWA5ubmPzdNjjI1cpXkZC/O1fV03PXgdDqRUtpPIITAsqxsDz0Z/3CZQv8uqo4N4C8/Tp2/DdM0MiZQlvk41OTkI/LW1SGtCVb5drD3eCc71wcA+VcAHA5vDd8+3UGakxiJV7i9pdQevU5T1R35pJ3MV5QW1pf+0kWBheJ2SWua8EQXZXsu4fVVYEz1sEKvof5EuxjoPvzpcRvrdp9C2gGMx6cpOHBmbImMesds7BZubwMVDTfXDnQ3vQfK7AC8wLfExMX5whyQc3q2OEnjGm5vE76SQxsfBLr77a7CNf+n0r/l6sSMtsBSnurckiIILCobAtVZhpF4gZF4jubaymj4Ch/fd380LE7bAnjc0NPxk2yqpmEuwGxF0ag+0k5uTpzZeBeaazvj0We8fXojainsb2xh2BZgbe0gSIllzSIUh63wfQ6dZ/O2fbjcKlOj58jJ3cVENESw5yErc9nf2MLQ4jwQAkV1Lqiq37/cZ9WaahJjF9AcmxiPDhLs7ePe23oOnmUwg2hSShQle96tKDjA2HAniusgo9FxnvY9Jxw7RWzGYy92QghM00x5g53qp9sHmtB58/o2umOI2NwGolMnMYUHIb7aAyiKwsjICLqu2/qBEIKUUAohMaSHSLyBSMoPTINQ6CX5+fn2AEVFRZSUlBCPx4nFYhl3L4RESjF/GEgX3pSj+Xw+/H7/b3U/AEOZFnp7O5+5AAAAAElFTkSuQmCC)}
		ul {list-style-image: none}
		/* ul rule needed to reset style for sub-bullets */

		span.insen { color: grey                }

		.pages {
			max-width: 1000px;
			 padding-left: 320px;
		}
		.menu{
			float:left; width: 300px;
		}
		hr{clear:both;}
	</style>
</head>
<body>

<!-- Header -->
<div class='header'>
	[ <a href='./Day_8.html'>Prev</a> ]

	[ <span class='insen'>Index</span> ]

	[ <a href='./Day_10.html'>Next</a> ]
</div>

<hr />

<div class="menu">
<ul>
<li><a href="./Day_1.html" title="Day 1" class="page">Day 1</a></li>
<li><a href="./Day_2.html" title="Day 2" class="page">Day 2</a></li>
<li><a href="./Day_3.html" title="Day 3" class="page">Day 3</a></li>
<li><a href="./Day_4.html" title="Day 4" class="page">Day 4</a></li>
<li><a href="./Day_5.html" title="Day 5" class="page">Day 5</a></li>
<li><a href="./Day_6.html" title="Day 6" class="page">Day 6</a></li>
<li><a href="./Day_7.html" title="Day 7" class="page">Day 7</a></li>
<li><a href="./Day_8.html" title="Day 8" class="page">Day 8</a></li>
<li><b>Day 9</b></li>
<li><a href="./Day_10.html" title="Day 10" class="page">Day 10</a></li>
<li><a href="./Day_11.html" title="Day 11" class="page">Day 11</a></li>
<li><a href="./Final_Review.html" title="Final Review" class="page">Final Review</a></li>
<li><a href="./Midterm_Review.html" title="Midterm Review" class="page">Midterm Review</a></li>
</ul>

</div>

<!-- Wiki content -->

<div class='pages'>
	<div class='heading'>
	<h1>Day 9 <a name='Day 9'></a></h1>
	</div>

	<div class='content'>
	<p>
Created Wednesday 29 April 2020
</p>

<p>
We began class by reviewing the homework.
</p>

<p>
For the rewrite lab, he said he actually wanted us to have two separate programs. One for the main program and another for the subroutine. Also, he wants us to first store then restore registers. I just submitted my lab before this class... I believe I need to rewrite some things.
</p>

<p>
How do we measure ISAs (Instruction Set Architectures)?<br>
Main memory space occupied by a program, instruction complexity, instruction length (in bits), and total number of instructions in the instruction set.
</p>

<h2>Aside for assembly</h2>

<p>
<b>TERMINATE YOUR PROGRAMS!</b> Don't just let it run. He won't take off points but please use good practice!
</p>

<h3>Designing an ISA</h3>

<p>
Instruction length. Short, long or variable.<br>
Number of operands.<br>
Numder of addressable registers.<br>
Memory organization (is it a byte or word addressable system?)<br>
Addressing modes (direct, indirect, or indexed)
</p>

<p>
Byte ordering, <b>endianness,</b> is another major architectural consideration.<br>
If we have a two-byte integer, the integer may be stored so that the least significant byte is followed by the most significant byte or vice versa.
</p>

<p>
In <b>little endian</b> machines, the least significant byte is followed by the most significant. <b>Big endian</b> is the opposite.
</p>

<p>
For example, 0x12345678<sub>16</sub> has varying arrangements of bytes.<br>
Big: 12 34 56 78<br>
LIttle: 78 56 34 12
</p>

<p>
Remember, <i>it's about the byte order and not the digits in the byte!</i>
</p>

<p>
A computer uses 32-bit integers.<br>
Values 0xABCD1234, 0x00FE4321, and 0x10 would be stored sequentially in memory, starting at address 0x200.
</p>

<h3>More on Endian</h3>

<p>
<b>Big endian</b> is more natural for us humans. The sign of the number can be determined by looking at the byte at address offset 0. Strings and integers are stored in the same order.
</p>

<p>
<b>Little endian</b> makes it easier to place values on non-word boundaries. Conversion from a 16-bit integer address to a 32-bit integer address does not require any arithmetic.
</p>

<h3>HOw the CPU will store data</h3>

<p>
We have three choices:<br>
<ul>
<li>stack architecture</li>
<li>accumulator architecture</li>
<li>general purpose register architecture</li>
</ul>
</p>

<p>
In choosing one over the other, the tradeoffs are simplicity (and cost) of hardware design with execution speed and ease of use.
</p>

<p>
<b>A stack architecture</b> instructions and operands are implicitly taken from the stack. A stack cannot be accessed randomly.<br>
<b>An accumulator architecture, </b>one operand of ba binary operation is implicitly in the accumulator. ONe operand is in memory, creating lots of bus traffic.<br>
<b>A general purpose register (GPR)</b> <b>architecture</b> registers can be used instead of memory. Faster than accumulator. More efficient implementation for compilers. Results in longer instructions
</p>

<p>
Most systems today are GPR systems. There are three types:<br>
<ol type="1" start="1">
<li>Memory-memory where two or three operands may be in memory.</li>
<li>Register-memory where at least one operand must be in a register.</li>
<li>Load-store where no operands may be in memory.</li>
</ol>
</p>

<p>
The number of operands and the number of available registers has a direct affect on instruction length.
</p>

<p>
<b>Stack machines </b>use one and zero-operand instructions.<br>
<b>LOAD</b> and <b>STORE </b>instructions require a single memory address operand.<br>
Other instructions use operands from the stack implicitly.<br>
<b>PUSH </b>and <b>POP</b> operations involve only the stack's top element.<br>
<b>Binary instructions </b>(e.g. ADD, MULT) use the top two items on the stack.
</p>

<p>
Stack architecture requires us to think about arithmetic expression s a little differently. We are used to <b>infix</b> notation such as z = x + y
</p>

<p>
Stack arithmetic requires that we use <b>postfix</b> notation: z= xy+
</p>

<p>
I phased out for a bit be he spent time going over going from infix to postfix and whatnot. 
</p>

<h3>Instructions fall into several broad categories</h3>

<p>
<ul>
<li>data movement</li>
<li>arithmetic</li>
<li>boolean</li>
<li>bit manipulation</li>
<li>Input/Output (or I/O)</li>
<li>control transfer</li>
<li>special purpose</li>
</ul>
</p>

<p>
Addressing modes specify where an operand is located.<br>
They can specify a constant, a register, or a memory location.<br>
The actual location of an operand is its <b>effective address</b>.<br>
Certain addressing modes allow us to determine the address of an operand dynamically.
</p>

<p>
<b>Immediate addressing </b>is where the data is part of the instruction.<br>
<b>Direct addressing </b>is where the address of the data is given in the instruction.<br>
<b>Register addressing </b>is where the data is located in a register.<br>
<b>Indirect addressing </b>gives the address of the address of the data in the instruction.<br>
<b>Register indirect addressing </b>uses a register to store the address of the address of the data.
</p>

<p>
<i>By any other name, </i><b>pointers</b><i> are actually </i><b>indirect addresses!</b>
</p>

<p>
<b>Indexed addressing </b>uses a register (implicitly or explicitly) as an offset, which is added to the address in teh operand to determine the effective address of the data.<br>
<b>Based addressing </b>is similar except that a base register is used instead of an index register.
</p>

<p>
<i>The difference between these two is that:</i><br>
<b>an index register</b> holds an offset relative to the address given in the instruction.<br>
<b>a base register </b>holds a base address where the address field represents a displacement from this base.
</p>

<p>
<b>Stack addressing </b>the operand is assumed to be on top of the stack. There are many variations to these addressing modes including:<br>
<ol type="1" start="1">
<li>indirect indexed</li>
<li>base/offset</li>
<li>self-relative</li>
<li>auto increment--decrement</li>
</ol>
<i>we won't be going into these in detail</i>
</p>

<h3>Instruction Pipelining</h3>

<p>
Some CPUs divide the fetch-decode-execute cycle into smaller steps. These smaller steps can often be executed in parallel to increase throughput. Such parallel execution is called <b>instruction pipelining.</b> Instruction pipelining provides for <b>Instruction Level Parallelism (ILP)</b>
</p>

<p>
Suppose a fetch-decode-execute cycle were broken into the following smaller steps:<br>
<ol type="1" start="1">
<li>Fetch instruction</li>
<li>Decode opcode</li>
<li>Calculate effective address of operands</li>
<li>Fetch operands</li>
<li>Execute instruction</li>
<li>Store result</li>
</ol>
</p>

<p>
For every clock cycle, one small step is carried out, and the stages are overlapped.
</p>

<p>
The theoretical speedup offered by a pipeline can be determined as follows:<br>
Let t<sub>p</sub> be the timer per stage. Each instruction represents a task, T, in the pipeline.<br>
The first task (instruction) requires k * t<sub>p</sub> time to complete in a k-stage pipeline. The remaining (n - 1) tasks emerge from the pipeline one per cycle. So the total time to complete the remaining tasks is (n-1)*t<sub>p</sub>.<br>
Thus, to complete n tasks using a k-stage pipeline requires:
</p>

<p>
(k * t<sub>p</sub>) + (n - 1) * t<sub>p</sub> = (k + n - 1) * t<sub>p</sub>
</p>

<p>
This is a sunny day scenario though. <b>Pipeline hazards</b> arise that cause pipeline conflicts and stalls.
</p>

<p>
An instruction pipeline may stall, or be flushed for any of the following reasons:<br>
<ol type="1" start="1">
<li>Resource conflicts</li>
<li>Data dependencies</li>
<li>Conditional branching</li>
</ol>
</p>

<h3>MIPS</h3>

<p>
MIPS was an acronym for <b>MIcroprocessor Without Interlocked Pipeline Stages.</b><br>
The architecture is <b>little endian</b> and <b>word-addressable with three-address, fixed-length instruction.</b><br>
Like Intel, the pipeline size of the MIPS processors has grown: The R2000 and R4000 have five-stage pipelines.; the R4000 and R4400 have 8-stage pipelines.
</p>

<h3>Java</h3>

<p>
The Java programming language is an interpreted language that runs in a software machine called the <i>Java Virtual Machine (JVM).</i><br>
A JVM is written in a native language for a wide array of processors, including MIPS and Intel.<br>
Like a real machine, the JVM has an ISA all of its own, called <i>bytecode.</i><br>
This ISA was designed to be compatible with the architecture of any machine on which the JVM is running.<br>
<b>Bytecode </b>is portable. It can go anywhere.
</p>

<h4>Compile-time Environment (technically interpreted)</h4>

<p>
.java source files go through the Java Compiler (<i>not actually a compiler. It is an interpreter</i>). Program Class Files (.class) are made. The <b>actual bytecode.</b> 
</p>

<h4>Run-time Environment</h4>

<p>
The JVM uses a Class Loader. Pulls in JAVA API Files. Then Execution Engine.
</p>

<p>
Java <i>bytecode</i> is a <b>stack-based language.</b><br>
MOst instructions are zero address instructions.<br>
The JVM has 4 registers that provide access to 5 regions of main memory.<br>
All references to memory are offsets from these registers. Java uses no pointers or absolute memory references. <br>
<b>Java was designed for platform interoperability, not performance!</b>
</p>

<h3>ARM</h3>

<p>
You may not have heard of ARM but most likely use an ARM processor every day. It is the most widely used 32-bit instruction architecture.<br>
95%+ of smartphones<br>
80%+ of digital cameras<br>
40%+ of all digital television sets<br>
Founded in 1990 by Apple and others, ARM (<i>Advanced RISC Machine) </i>is now a British firm, ARM Holdings.<br>
ARM Holdings does not manufacture these processors; it sells licenses to manufacture.
</p>

<p>
ARM is a load/store architecture: all data processing must be performed on values in registers, not in memory.<br>
It uses fixed-length, three-operand instructions and simple addressing modes.<br>
ARM processors have a minimum of a three-stage pipeline (consisting of fetch, decode, and execute);<br>
Newer ARM processors have deeper pipelines (more stages). Some ARMS implementations have 13-stage integer pipelines.
</p>

<p>
ARM has 37 total registers but their visibility depends on the processor mode.<br>
ARM allows multiple register transfers.<br>
It can simultaneously load or store any subset of the 16 general-purpose registers from/to sequential memory addresses.<br>
Control flow instructions include unconditional and conditional branching and procedure calls.<br>
Most ARM instructions execute in a single cycle, provided there are no pipeline hazards or memory accesses.
</p>

<p>
ISAs are distingiushed according to their bits per instruction, number of operands per instruction, operand location and types and sizes of operands.
</p>

<p>
<b>Endianess</b> is another major architectural consideration.<br>
CPU can store data based on<br>
<ul>
<li>A stack architecture</li>
<li>An accumulator architecture</li>
<li>A general purpose register architecture.</li>
</ul>
</p>

<p>
Instruction sets are differentiated by the following:<br>
<ul>
<li>Number of bits per instruction</li>
<li>Stack-based or register-based</li>
<li>Number of explicit operands per instruction</li>
<li>Operand location</li>
<li>Types of operations</li>
<li>Type and size of operands</li>
</ul>
</p>

	</div>

	<br />

	<div class='page-footer'>

	</div>

	

</div>

</body>
</html>
