<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Input/Output &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Configuration Center" href="center.html" />
    <link rel="prev" title="DSP" href="dsp.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 6</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Input/Output</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#i-o-banks-and-special-functions">I/O banks and special functions</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-io">Bitstream — <code class="docutils literal notranslate"><span class="pre">IO</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-hclk-ioi">Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK_IOI</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#tables">Tables</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="cmt.html">Clock management tile</a></li>
<li class="toctree-l3"><a class="reference internal" href="emac.html">Ethernet MACs</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtx.html">GTX transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gth.html">GTH transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 6</a></li>
      <li class="breadcrumb-item active">Input/Output</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex6/io.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="input-output">
<h1>Input/Output<a class="headerlink" href="#input-output" title="Link to this heading"></a></h1>
<section id="i-o-banks-and-special-functions">
<h2>I/O banks and special functions<a class="headerlink" href="#i-o-banks-and-special-functions" title="Link to this heading"></a></h2>
<p>Virtex 6 devices have a very regular I/O bank structure. There are up to four I/O columns in the device:</p>
<ul class="simple">
<li><p>outer left (sometimes present)</p></li>
<li><p>inner left (always present)</p></li>
<li><p>inner right (always present)</p></li>
<li><p>outer right (sometimes present)</p></li>
</ul>
<p>These columns consist entirely of <code class="docutils literal notranslate"><span class="pre">IO</span></code> tiles, with one tile per two interconnect rows. Every tile contains two I/O pads: <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> and <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>.  <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> is located in the bottom row of the tile, while <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> is located in the top row.  Every I/O bank consists of exactly one region, or 40 I/O pads.  The banks are numbered as follows:</p>
<ul class="simple">
<li><p>the bank in region <code class="docutils literal notranslate"><span class="pre">c</span> <span class="pre">+</span> <span class="pre">i</span></code> of outer left column (where <code class="docutils literal notranslate"><span class="pre">c</span></code> is the region containing the top half of the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile) has number <code class="docutils literal notranslate"><span class="pre">15</span> <span class="pre">+</span> <span class="pre">i</span></code></p></li>
<li><p>the bank in region <code class="docutils literal notranslate"><span class="pre">c</span> <span class="pre">+</span> <span class="pre">i</span></code> of inner left column has number <code class="docutils literal notranslate"><span class="pre">25</span> <span class="pre">+</span> <span class="pre">i</span></code></p></li>
<li><p>the bank in region <code class="docutils literal notranslate"><span class="pre">c</span> <span class="pre">+</span> <span class="pre">i</span></code> of inner right column has number <code class="docutils literal notranslate"><span class="pre">35</span> <span class="pre">+</span> <span class="pre">i</span></code></p></li>
<li><p>the bank in region <code class="docutils literal notranslate"><span class="pre">c</span> <span class="pre">+</span> <span class="pre">i</span></code> of outer right column has number <code class="docutils literal notranslate"><span class="pre">45</span> <span class="pre">+</span> <span class="pre">i</span></code></p></li>
</ul>
<p>All IOBs in the device are grouped into differential pairs, one pair per IO tile.  <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> is the “true” pin of the pair, while <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> is the “complemented” pin.  Differential input and true differential output is supported on all pins of the device.</p>
<p><code class="docutils literal notranslate"><span class="pre">IOB1</span></code> pads in the 8 rows surrounding the HCLK row (that is, rows 17, 19, 21, 23) are considered “clock-capable”.  They can drive <code class="docutils literal notranslate"><span class="pre">BUFIODQS</span></code> buffers via dedicated connections.  The ones in rows 19 and 21 can drive <code class="docutils literal notranslate"><span class="pre">BUFR</span></code> buffers in this and two surrounding regions, and are considered “multi-region clock capable”, while the ones in rows 17 and 23 are considered “single-region clock capable”. While Xilinx documentation also considers corresponding <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> pads clock-capable, this only means that they can be used together with <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> as a differential pair.</p>
<p>There are 8 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>s that are considered “global clock-capable” and can drive <code class="docutils literal notranslate"><span class="pre">BUFGCTRL</span></code> global buffers via dedicated interconnect.  They are:</p>
<ul class="simple">
<li><p>bank 24 rows 37, 39</p></li>
<li><p>bank 25 rows 1, 3</p></li>
<li><p>bank 34 rows 37, 39</p></li>
<li><p>bank 35 rows 1, 3</p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> in rows 10 and 30 of every region is capable of being used as a VREF pad.</p>
<p>Each bank has two IOBs that can be used for reference resistors in DCI operation. They are both located in the same I/O tile, with VRP located on <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> and VRN located on <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>. The relevant tile is located as follows:</p>
<ul class="simple">
<li><p>bank 24: rows 4-5</p></li>
<li><p>bank 34: rows 0-1</p></li>
<li><p>banks 15, 25, 35: rows 6-7</p></li>
<li><p>all other banks: rows 14-15</p></li>
</ul>
<p>In parallel or SPI configuration modes, some I/O pads in banks 24 and 34 are borrowed for configuration use:</p>
<ul class="simple">
<li><p>bank 24 row 6: <code class="docutils literal notranslate"><span class="pre">CSO_B</span></code></p></li>
<li><p>bank 24 row 7: <code class="docutils literal notranslate"><span class="pre">RS[0]</span></code></p></li>
<li><p>bank 24 row 8: <code class="docutils literal notranslate"><span class="pre">RS[1]</span></code></p></li>
<li><p>bank 24 row 9: <code class="docutils literal notranslate"><span class="pre">FWE_B</span></code></p></li>
<li><p>bank 24 row 10: <code class="docutils literal notranslate"><span class="pre">FOE_B/MOSI</span></code></p></li>
<li><p>bank 24 row 11: <code class="docutils literal notranslate"><span class="pre">FCS_B</span></code></p></li>
<li><p>bank 24 row 12: <code class="docutils literal notranslate"><span class="pre">D[0]/FS[0]</span></code></p></li>
<li><p>bank 24 row 13: <code class="docutils literal notranslate"><span class="pre">D[1]/FS[1]</span></code></p></li>
<li><p>bank 24 row 14: <code class="docutils literal notranslate"><span class="pre">D[2]/FS[2]</span></code></p></li>
<li><p>bank 24 row 15: <code class="docutils literal notranslate"><span class="pre">D[3]</span></code></p></li>
<li><p>bank 24 row 24: <code class="docutils literal notranslate"><span class="pre">D[4]</span></code></p></li>
<li><p>bank 24 row 25: <code class="docutils literal notranslate"><span class="pre">D[5]</span></code></p></li>
<li><p>bank 24 row 26: <code class="docutils literal notranslate"><span class="pre">D[6]</span></code></p></li>
<li><p>bank 24 row 27: <code class="docutils literal notranslate"><span class="pre">D[7]</span></code></p></li>
<li><p>bank 24 row 28: <code class="docutils literal notranslate"><span class="pre">D[8]</span></code></p></li>
<li><p>bank 24 row 29: <code class="docutils literal notranslate"><span class="pre">D[9]</span></code></p></li>
<li><p>bank 24 row 30: <code class="docutils literal notranslate"><span class="pre">D[10]</span></code></p></li>
<li><p>bank 24 row 31: <code class="docutils literal notranslate"><span class="pre">D[11]</span></code></p></li>
<li><p>bank 24 row 32: <code class="docutils literal notranslate"><span class="pre">D[12]</span></code></p></li>
<li><p>bank 24 row 33: <code class="docutils literal notranslate"><span class="pre">D[13]</span></code></p></li>
<li><p>bank 24 row 34: <code class="docutils literal notranslate"><span class="pre">D[14]</span></code></p></li>
<li><p>bank 24 row 35: <code class="docutils literal notranslate"><span class="pre">D[15]</span></code></p></li>
<li><p>bank 34 row 2: <code class="docutils literal notranslate"><span class="pre">A[16]</span></code></p></li>
<li><p>bank 34 row 3: <code class="docutils literal notranslate"><span class="pre">A[17]</span></code></p></li>
<li><p>bank 34 row 4: <code class="docutils literal notranslate"><span class="pre">A[18]</span></code></p></li>
<li><p>bank 34 row 5: <code class="docutils literal notranslate"><span class="pre">A[19]</span></code></p></li>
<li><p>bank 34 row 6: <code class="docutils literal notranslate"><span class="pre">A[20]</span></code></p></li>
<li><p>bank 34 row 7: <code class="docutils literal notranslate"><span class="pre">A[21]</span></code></p></li>
<li><p>bank 34 row 8: <code class="docutils literal notranslate"><span class="pre">A[22]</span></code></p></li>
<li><p>bank 34 row 9: <code class="docutils literal notranslate"><span class="pre">A[23]</span></code></p></li>
<li><p>bank 34 row 10: <code class="docutils literal notranslate"><span class="pre">A[24]</span></code></p></li>
<li><p>bank 34 row 11: <code class="docutils literal notranslate"><span class="pre">A[25]</span></code></p></li>
<li><p>bank 34 row 12: <code class="docutils literal notranslate"><span class="pre">D[16]/A[0]</span></code></p></li>
<li><p>bank 34 row 13: <code class="docutils literal notranslate"><span class="pre">D[17]/A[1]</span></code></p></li>
<li><p>bank 34 row 14: <code class="docutils literal notranslate"><span class="pre">D[18]/A[2]</span></code></p></li>
<li><p>bank 34 row 15: <code class="docutils literal notranslate"><span class="pre">D[19]/A[3]</span></code></p></li>
<li><p>bank 34 row 24: <code class="docutils literal notranslate"><span class="pre">D[20]/A[4]</span></code></p></li>
<li><p>bank 34 row 25: <code class="docutils literal notranslate"><span class="pre">D[21]/A[5]</span></code></p></li>
<li><p>bank 34 row 26: <code class="docutils literal notranslate"><span class="pre">D[22]/A[6]</span></code></p></li>
<li><p>bank 34 row 27: <code class="docutils literal notranslate"><span class="pre">D[23]/A[7]</span></code></p></li>
<li><p>bank 34 row 28: <code class="docutils literal notranslate"><span class="pre">D[24]/A[8]</span></code></p></li>
<li><p>bank 34 row 29: <code class="docutils literal notranslate"><span class="pre">D[25]/A[9]</span></code></p></li>
<li><p>bank 34 row 30: <code class="docutils literal notranslate"><span class="pre">D[26]/A[10]</span></code></p></li>
<li><p>bank 34 row 31: <code class="docutils literal notranslate"><span class="pre">D[27]/A[11]</span></code></p></li>
<li><p>bank 34 row 32: <code class="docutils literal notranslate"><span class="pre">D[28]/A[12]</span></code></p></li>
<li><p>bank 34 row 33: <code class="docutils literal notranslate"><span class="pre">D[29]/A[13]</span></code></p></li>
<li><p>bank 34 row 34: <code class="docutils literal notranslate"><span class="pre">D[30]/A[14]</span></code></p></li>
<li><p>bank 34 row 35: <code class="docutils literal notranslate"><span class="pre">D[31]/A[15]</span></code></p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">SYSMON</span></code> present on the device can use up to 16 IOB pairs as auxiliary analog differential inputs. The <code class="docutils literal notranslate"><span class="pre">VPx</span></code> input corresponds to <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> and <code class="docutils literal notranslate"><span class="pre">VNx</span></code> corresponds to <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> within the same tile. If the device has a outer left IO column, the IOBs are located in banks 15 and 35; otherwise, they are located in banks 25 and 35. The IOBs are in the following tiles:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">VP0/VN0</span></code>: bank 35 rows 34-35</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP1/VN1</span></code>: bank 35 rows 32-33</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP2/VN2</span></code>: bank 35 rows 28-29</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP3/VN3</span></code>: bank 35 rows 26-27</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP4/VN4</span></code>: bank 35 rows 24-25</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP5/VN5</span></code>: bank 35 rows 14-15</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP6/VN6</span></code>: bank 35 rows 12-13</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP7/VN7</span></code>: bank 35 rows 8-9</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP8/VN8</span></code>: bank 15/25 rows 34-35</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP9/VN9</span></code>: bank 15/25 rows 32-33</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP10/VN10</span></code>: bank 15/25 rows 28-29</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP11/VN11</span></code>: bank 15/25 rows 26-27</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP12/VN12</span></code>: bank 15/25 rows 24-25</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP13/VN13</span></code>: bank 15/25 rows 14-15</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP14/VN14</span></code>: bank 15/25 rows 12-13</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP15/VN15</span></code>: bank 15/25 rows 8-9</p></li>
</ul>
<p>The devices also have dedicated configuration bank 0, which has no user I/O and is located in the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile. It has the following pins:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">CCLK</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">CSI_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DIN</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DONE</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DOUT_BUSY</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">HSWAPEN</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">INIT_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">M0</span></code>, <code class="docutils literal notranslate"><span class="pre">M1</span></code>, <code class="docutils literal notranslate"><span class="pre">M2</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PROGRAM_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RDWR_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">TCK</span></code>, <code class="docutils literal notranslate"><span class="pre">TDI</span></code>, <code class="docutils literal notranslate"><span class="pre">TDO</span></code>, <code class="docutils literal notranslate"><span class="pre">TMS</span></code></p></li>
</ul>
</section>
<section id="bitstream-io">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">IO</span></code><a class="headerlink" href="#bitstream-io" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="43">IO bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="42">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th><th>40</th><th>41</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INV.D" title="~ILOGIC0:INV.D">~ILOGIC0:INV.D</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MISR_RESET" title="OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:OFF_SR_SYNC" title="OLOGIC0:OFF_SR_SYNC[1]">OLOGIC0:OFF_SR_SYNC[1]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[0]">ILOGIC0:MUX.CLK[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_ADDR" title="OLOGIC0:INIT_FIFO_ADDR[10]">OLOGIC0:INIT_FIFO_ADDR[10]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_ORANK1" title="OLOGIC0:INIT_ORANK1[0]">OLOGIC0:INIT_ORANK1[0]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[3]">ILOGIC0:MUX.CLK[3]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_DLY_CNT" title="OLOGIC0:INIT_DLY_CNT[8]">OLOGIC0:INIT_DLY_CNT[8]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0" title="OLOGIC0:INIT_PIPE_DATA0[5]">OLOGIC0:INIT_PIPE_DATA0[5]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0" title="OLOGIC0:INIT_PIPE_DATA0[11]">OLOGIC0:INIT_PIPE_DATA0[11]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[7]">ILOGIC0:MUX.CLK[7]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_ADDR" title="OLOGIC0:INIT_FIFO_ADDR[8]">OLOGIC0:INIT_FIFO_ADDR[8]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[3]">IOB0:IBUF_MODE[3]</a></td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MISR_ENABLE_FDBK" title="OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[8]">ILOGIC0:MUX.CLK[8]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0" title="OLOGIC0:INIT_PIPE_DATA0[3]">OLOGIC0:INIT_PIPE_DATA0[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:VREF_SYSMON" title="IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF_DELAY_ENABLE" title="ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MISR_ENABLE" title="OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[2]">OLOGIC0:INIT_FIFO_RESET[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[4]">IOB0:IBUF_MODE[4]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[0]">~ILOGIC0:INIT_RANK1_PARTIAL[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0" title="OLOGIC0:INIT_PIPE_DATA0[9]">OLOGIC0:INIT_PIPE_DATA0[9]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.D6" title="OLOGIC0:INV.D6">OLOGIC0:INV.D6</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[9]">OLOGIC0:INIT_FIFO_RESET[9]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:LVDS" title="IOB0:LVDS[0]">IOB0:LVDS[0]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[1]">~ILOGIC0:INIT_RANK1_PARTIAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_ORANK1" title="OLOGIC0:INIT_ORANK1[1]">OLOGIC0:INIT_ORANK1[1]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[1]">ILOGIC0:MUX.CLK[1]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INTERFACE_TYPE" title="OLOGIC0:INTERFACE_TYPE">OLOGIC0:INTERFACE_TYPE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:NDRIVE" title="IOB0:NDRIVE[5]">IOB0:NDRIVE[5]</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF_TSBYPASS_ENABLE" title="ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MISR_CLK_SELECT" title="OLOGIC0:MISR_CLK_SELECT[0]">OLOGIC0:MISR_CLK_SELECT[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[5]">ILOGIC0:MUX.CLK[5]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_ADDR" title="OLOGIC0:INIT_FIFO_ADDR[9]">OLOGIC0:INIT_FIFO_ADDR[9]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PDRIVE" title="IOB0:PDRIVE[5]">IOB0:PDRIVE[5]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:I_TSBYPASS_ENABLE" title="ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MISR_CLK_SELECT" title="OLOGIC0:MISR_CLK_SELECT[1]">OLOGIC0:MISR_CLK_SELECT[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.D5" title="OLOGIC0:INV.D5">OLOGIC0:INV.D5</a></td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[9]">ILOGIC0:MUX.CLK[9]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[10]">ILOGIC0:MUX.CLK[10]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_ADDR" title="OLOGIC0:INIT_FIFO_ADDR[7]">OLOGIC0:INIT_FIFO_ADDR[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1" title="OLOGIC0:INIT_PIPE_DATA1[5]">OLOGIC0:INIT_PIPE_DATA1[5]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:DELAY_TYPE" title="IODELAY0:DELAY_TYPE[2]">IODELAY0:DELAY_TYPE[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:LVDS" title="IOB0:LVDS[1]">IOB0:LVDS[1]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:TSBYPASS_MUX" title="ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:DYN_CLKDIV_INV_EN" title="ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1" title="OLOGIC0:INIT_PIPE_DATA1[11]">OLOGIC0:INIT_PIPE_DATA1[11]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[2]">ILOGIC0:MUX.CLK[2]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[4]">ILOGIC0:MUX.CLK[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[1]">OLOGIC0:INIT_FIFO_RESET[1]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:DELAY_TYPE" title="IODELAY0:DELAY_TYPE[3]">IODELAY0:DELAY_TYPE[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[3]">IOB0:OUTPUT_MISC[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[1]">ILOGIC0:INTERFACE_TYPE[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_ORANK1" title="OLOGIC0:INIT_ORANK1[2]">OLOGIC0:INIT_ORANK1[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[6]">ILOGIC0:MUX.CLK[6]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[6]">OLOGIC0:INIT_FIFO_RESET[6]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:ALT_DELAY_VALUE" title="IODELAY0:ALT_DELAY_VALUE[4]">IODELAY0:ALT_DELAY_VALUE[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PSLEW" title="IOB0:PSLEW[4]">IOB0:PSLEW[4]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.D4" title="OLOGIC0:INV.D4">OLOGIC0:INV.D4</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[0]">OLOGIC0:MUX.CLK[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0" title="OLOGIC0:INIT_PIPE_DATA0[4]">OLOGIC0:INIT_PIPE_DATA0[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:ALT_DELAY_VALUE" title="IODELAY0:ALT_DELAY_VALUE[3]">IODELAY0:ALT_DELAY_VALUE[3]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_BITSLIPCNT" title="~ILOGIC0:INIT_BITSLIPCNT[3]">~ILOGIC0:INIT_BITSLIPCNT[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_ADDR" title="OLOGIC0:INIT_FIFO_ADDR[2]">OLOGIC0:INIT_FIFO_ADDR[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1" title="OLOGIC0:INIT_PIPE_DATA1[3]">OLOGIC0:INIT_PIPE_DATA1[3]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:ALT_DELAY_VALUE" title="IODELAY0:ALT_DELAY_VALUE[2]">IODELAY0:ALT_DELAY_VALUE[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:DCI_MODE" title="IOB0:DCI_MODE[1]">IOB0:DCI_MODE[1]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:DYN_OCLK_INV_EN" title="ILOGIC0:DYN_OCLK_INV_EN[0]">ILOGIC0:DYN_OCLK_INV_EN[0]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:INV.OCLK2" title="~ILOGIC0:INV.OCLK2">~ILOGIC0:INV.OCLK2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_LOADCNT" title="OLOGIC0:INIT_LOADCNT[0]">OLOGIC0:INIT_LOADCNT[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1" title="OLOGIC0:INIT_PIPE_DATA1[9]">OLOGIC0:INIT_PIPE_DATA1[9]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[7]">OLOGIC0:MUX.CLK[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[8]">OLOGIC0:MUX.CLK[8]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_DLY_CNT" title="OLOGIC0:INIT_DLY_CNT[5]">OLOGIC0:INIT_DLY_CNT[5]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:ALT_DELAY_VALUE" title="IODELAY0:ALT_DELAY_VALUE[1]">IODELAY0:ALT_DELAY_VALUE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:VR" title="IOB0:VR">IOB0:VR</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:DYN_OCLK_INV_EN" title="ILOGIC0:DYN_OCLK_INV_EN[1]">ILOGIC0:DYN_OCLK_INV_EN[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.D3" title="OLOGIC0:INV.D3">OLOGIC0:INV.D3</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1" title="OLOGIC0:INIT_PIPE_DATA1[10]">OLOGIC0:INIT_PIPE_DATA1[10]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[1]">OLOGIC0:MUX.CLK[1]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[3]">OLOGIC0:MUX.CLK[3]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_ADDR" title="OLOGIC0:INIT_FIFO_ADDR[1]">OLOGIC0:INIT_FIFO_ADDR[1]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:ALT_DELAY_VALUE" title="IODELAY0:ALT_DELAY_VALUE[0]">IODELAY0:ALT_DELAY_VALUE[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:DCI_MODE" title="IOB0:DCI_MODE[0]">IOB0:DCI_MODE[0]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[0]">ILOGIC0:INTERFACE_TYPE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0" title="OLOGIC0:INIT_PIPE_DATA0[10]">OLOGIC0:INIT_PIPE_DATA0[10]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1" title="OLOGIC0:INIT_PIPE_DATA1[4]">OLOGIC0:INIT_PIPE_DATA1[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:DELAY_TYPE" title="IODELAY0:DELAY_TYPE[1]">IODELAY0:DELAY_TYPE[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[2]">ILOGIC0:INTERFACE_TYPE[2]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:INV.OCLK1" title="~ILOGIC0:INV.OCLK1">~ILOGIC0:INV.OCLK1</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_ORANK1" title="OLOGIC0:INIT_ORANK1[3]">OLOGIC0:INIT_ORANK1[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[0]">OLOGIC0:INIT_FIFO_RESET[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:IDELAY_VALUE_INIT" title="IODELAY0:IDELAY_VALUE_INIT[4]">IODELAY0:IDELAY_VALUE_INIT[4]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[0]">ILOGIC0:DATA_WIDTH[0]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:INV.CLK" title="~ILOGIC0:INV.CLK[0]">~ILOGIC0:INV.CLK[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0" title="OLOGIC0:INIT_PIPE_DATA0[8]">OLOGIC0:INIT_PIPE_DATA0[8]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[2]">OLOGIC0:MUX.CLK[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0" title="OLOGIC0:INIT_PIPE_DATA0[2]">OLOGIC0:INIT_PIPE_DATA0[2]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:IDELAY_VALUE_INIT" title="IODELAY0:IDELAY_VALUE_INIT[3]">IODELAY0:IDELAY_VALUE_INIT[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:NSLEW" title="IOB0:NSLEW[3]">IOB0:NSLEW[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[1]">ILOGIC0:DATA_WIDTH[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[4]">OLOGIC0:MUX.CLK[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_ADDR" title="OLOGIC0:INIT_FIFO_ADDR[3]">OLOGIC0:INIT_FIFO_ADDR[3]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:IDELAY_VALUE_INIT" title="IODELAY0:IDELAY_VALUE_INIT[2]">IODELAY0:IDELAY_VALUE_INIT[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:LVDS" title="IOB0:LVDS[2]">IOB0:LVDS[2]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_BITSLIPCNT" title="~ILOGIC0:INIT_BITSLIPCNT[2]">~ILOGIC0:INIT_BITSLIPCNT[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_LOADCNT" title="OLOGIC0:INIT_LOADCNT[1]">OLOGIC0:INIT_LOADCNT[1]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:OFF_SR_SYNC" title="OLOGIC0:OFF_SR_SYNC[2]">OLOGIC0:OFF_SR_SYNC[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[9]">OLOGIC0:MUX.CLK[9]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[10]">OLOGIC0:MUX.CLK[10]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_DLY_CNT" title="OLOGIC0:INIT_DLY_CNT[4]">OLOGIC0:INIT_DLY_CNT[4]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1" title="OLOGIC0:INIT_PIPE_DATA1[2]">OLOGIC0:INIT_PIPE_DATA1[2]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:IDELAY_VALUE_INIT" title="IODELAY0:IDELAY_VALUE_INIT[1]">IODELAY0:IDELAY_VALUE_INIT[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:DCI_MODE" title="IOB0:DCI_MODE[2]">IOB0:DCI_MODE[2]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_BITSLIPCNT" title="~ILOGIC0:INIT_BITSLIPCNT[1]">~ILOGIC0:INIT_BITSLIPCNT[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.D2" title="OLOGIC0:INV.D2">OLOGIC0:INV.D2</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1" title="OLOGIC0:INIT_PIPE_DATA1[8]">OLOGIC0:INIT_PIPE_DATA1[8]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_ADDR" title="OLOGIC0:INIT_FIFO_ADDR[0]">OLOGIC0:INIT_FIFO_ADDR[0]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:IDELAY_VALUE_INIT" title="IODELAY0:IDELAY_VALUE_INIT[0]">IODELAY0:IDELAY_VALUE_INIT[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PSLEW" title="IOB0:PSLEW[3]">IOB0:PSLEW[3]</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[2]">ILOGIC0:DATA_WIDTH[2]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[5]">OLOGIC0:MUX.CLK[5]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[3]">OLOGIC0:INIT_FIFO_RESET[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:WC_DELAY" title="OLOGIC0:WC_DELAY">OLOGIC0:WC_DELAY</a></td><td><a href="#bits-xc6v-IO-IODELAY0:CINVCTRL_SEL" title="IODELAY0:CINVCTRL_SEL">IODELAY0:CINVCTRL_SEL</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:NDRIVE" title="IOB0:NDRIVE[4]">IOB0:NDRIVE[4]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INV.CLK" title="~ILOGIC0:INV.CLK[1]">~ILOGIC0:INV.CLK[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_ORANK1" title="OLOGIC0:INIT_ORANK1[4]">OLOGIC0:INIT_ORANK1[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[6]">OLOGIC0:MUX.CLK[6]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[5]">OLOGIC0:INIT_FIFO_RESET[5]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.CLKPERF" title="~OLOGIC0:INV.CLKPERF">~OLOGIC0:INV.CLKPERF</a></td><td><a href="#bits-xc6v-IO-IODELAY0:INV.C" title="IODELAY0:INV.C">IODELAY0:INV.C</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:LVDS" title="IOB0:LVDS[3]">IOB0:LVDS[3]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[3]">ILOGIC0:DATA_WIDTH[3]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:DYN_CLK_INV_EN" title="ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0" title="OLOGIC0:INIT_PIPE_DATA0[7]">OLOGIC0:INIT_PIPE_DATA0[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_LOADCNT" title="OLOGIC0:INIT_LOADCNT[2]">OLOGIC0:INIT_LOADCNT[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[7]">OLOGIC0:MUX.CLKDIV[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[0]">OLOGIC0:MUX.CLKDIV[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:DDR3_BYPASS" title="OLOGIC0:DDR3_BYPASS">OLOGIC0:DDR3_BYPASS</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:DDR3_DATA" title="OLOGIC0:DDR3_DATA">OLOGIC0:DDR3_DATA</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:LVDS" title="IOB0:LVDS[4]">IOB0:LVDS[4]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INV.CLKDIV" title="ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:INV.CLK" title="~ILOGIC0:INV.CLK[2]">~ILOGIC0:INV.CLK[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1" title="OLOGIC0:INIT_PIPE_DATA1[7]">OLOGIC0:INIT_PIPE_DATA1[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.D1" title="OLOGIC0:INV.D1">OLOGIC0:INV.D1</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[1]">OLOGIC0:MUX.CLKDIV[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[1]">IOB0:OUTPUT_MISC[1]</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_BITSLIPCNT" title="~ILOGIC0:INIT_BITSLIPCNT[0]">~ILOGIC0:INIT_BITSLIPCNT[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:OMUX" title="OLOGIC0:OMUX[2]">OLOGIC0:OMUX[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1" title="OLOGIC0:INIT_PIPE_DATA1[6]">OLOGIC0:INIT_PIPE_DATA1[6]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[8]">OLOGIC0:MUX.CLKDIV[8]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[5]">OLOGIC0:MUX.CLKDIV[5]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_DLY_CNT" title="OLOGIC0:INIT_DLY_CNT[0]">OLOGIC0:INIT_DLY_CNT[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:INV.IDATAIN" title="~IODELAY0:INV.IDATAIN">~IODELAY0:INV.IDATAIN</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[2]">IOB0:OUTPUT_MISC[2]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[2]">~ILOGIC0:INIT_RANK1_PARTIAL[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:OMUX" title="OLOGIC0:OMUX[1]">OLOGIC0:OMUX[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0" title="OLOGIC0:INIT_PIPE_DATA0[1]">OLOGIC0:INIT_PIPE_DATA0[1]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1" title="OLOGIC0:INIT_PIPE_DATA1[1]">OLOGIC0:INIT_PIPE_DATA1[1]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:DELAY_TYPE" title="IODELAY0:DELAY_TYPE[0]">IODELAY0:DELAY_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PDRIVE" title="~IOB0:PDRIVE[4]">~IOB0:PDRIVE[4]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[3]">~ILOGIC0:INIT_RANK1_PARTIAL[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_ORANK1" title="OLOGIC0:INIT_ORANK1[5]">OLOGIC0:INIT_ORANK1[5]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[2]">OLOGIC0:MUX.CLKDIV[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[3]">OLOGIC0:MUX.CLKDIV[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:IDELAY_VALUE_CUR" title="~IODELAY0:IDELAY_VALUE_CUR[0]">~IODELAY0:IDELAY_VALUE_CUR[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PSLEW" title="IOB0:PSLEW[2]">IOB0:PSLEW[2]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_BITSLIP" title="ILOGIC0:INIT_BITSLIP[0]">ILOGIC0:INIT_BITSLIP[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0" title="OLOGIC0:INIT_PIPE_DATA0[6]">OLOGIC0:INIT_PIPE_DATA0[6]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[6]">OLOGIC0:MUX.CLKDIV[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[10]">OLOGIC0:INIT_FIFO_RESET[10]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[0]">~ILOGIC0:INIT_RANK2[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_LOADCNT" title="OLOGIC0:INIT_LOADCNT[3]">OLOGIC0:INIT_LOADCNT[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0" title="OLOGIC0:INIT_PIPE_DATA0[0]">OLOGIC0:INIT_PIPE_DATA0[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[0]">~ILOGIC0:INIT_RANK3[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[4]">OLOGIC0:MUX.CLKDIV[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:NSLEW" title="IOB0:NSLEW[1]">IOB0:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:SERDES_MODE" title="ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:BITSLIP_SYNC" title="ILOGIC0:BITSLIP_SYNC">ILOGIC0:BITSLIP_SYNC</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:SERDES" title="OLOGIC0:SERDES">OLOGIC0:SERDES</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[0]">ILOGIC0:MUX.CLKB[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_DLY_CNT" title="OLOGIC0:INIT_DLY_CNT[2]">OLOGIC0:INIT_DLY_CNT[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PSLEW" title="IOB0:PSLEW[1]">IOB0:PSLEW[1]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:D_EMU" title="ILOGIC0:D_EMU">ILOGIC0:D_EMU</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:TFF_SR_SYNC" title="OLOGIC0:TFF_SR_SYNC[0]">OLOGIC0:TFF_SR_SYNC[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[2]">ILOGIC0:MUX.CLKB[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:SERDES_MODE" title="OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:NSLEW" title="IOB0:NSLEW[2]">IOB0:NSLEW[2]</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:I_DELAY_ENABLE" title="ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_TRANK1" title="OLOGIC0:INIT_TRANK1[0]">OLOGIC0:INIT_TRANK1[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[7]">ILOGIC0:MUX.CLKB[7]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[7]">OLOGIC0:INIT_FIFO_RESET[7]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:LVDS" title="IOB0:LVDS[5]">IOB0:LVDS[5]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:DATA_RATE" title="ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[8]">ILOGIC0:MUX.CLKB[8]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1" title="OLOGIC0:INIT_PIPE_DATA1[0]">OLOGIC0:INIT_PIPE_DATA1[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:NDRIVE" title="~IOB0:NDRIVE[3]">~IOB0:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK1_PARTIAL" title="~ILOGIC0:INIT_RANK1_PARTIAL[4]">~ILOGIC0:INIT_RANK1_PARTIAL[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[5]">ILOGIC0:MUX.CLKB[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:IDELAY_VALUE_CUR" title="~IODELAY0:IDELAY_VALUE_CUR[1]">~IODELAY0:IDELAY_VALUE_CUR[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[0]">IOB0:OUTPUT_MISC[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_BITSLIP" title="ILOGIC0:INIT_BITSLIP[1]">ILOGIC0:INIT_BITSLIP[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[2]">~OLOGIC0:OFF_SRVAL[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:OMUX" title="IOB0:OMUX">IOB0:OMUX</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[1]">~ILOGIC0:INIT_RANK2[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_TRANK1" title="OLOGIC0:INIT_TRANK1[1]">OLOGIC0:INIT_TRANK1[1]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[1]">ILOGIC0:MUX.CLKB[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:INV.DATAIN" title="~IODELAY0:INV.DATAIN">~IODELAY0:INV.DATAIN</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PULL_DYNAMIC" title="IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[1]">~ILOGIC0:INIT_RANK3[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[0]">~OLOGIC0:OFF_SRVAL[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[4]">ILOGIC0:MUX.CLKB[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:OFF_SR_SYNC" title="OLOGIC0:OFF_SR_SYNC[3]">OLOGIC0:OFF_SR_SYNC[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:LVDS" title="IOB0:LVDS[6]">IOB0:LVDS[6]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[2]">~ILOGIC0:INIT_RANK2[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:OFF_INIT" title="~OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT</a></td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[9]">ILOGIC0:MUX.CLKB[9]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[10]">ILOGIC0:MUX.CLKB[10]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_ADDR" title="OLOGIC0:INIT_FIFO_ADDR[6]">OLOGIC0:INIT_FIFO_ADDR[6]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PSLEW" title="IOB0:PSLEW[0]">IOB0:PSLEW[0]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF4_SRVAL" title="~ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:DDR_CLK_EDGE" title="ILOGIC0:DDR_CLK_EDGE[1]">ILOGIC0:DDR_CLK_EDGE[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[1]">~OLOGIC0:OFF_SRVAL[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[3]">ILOGIC0:MUX.CLKB[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:ODELAY_USED" title="OLOGIC0:ODELAY_USED">OLOGIC0:ODELAY_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF3_SRVAL" title="~ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF4_INIT" title="~ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[6]">ILOGIC0:MUX.CLKB[6]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_ADDR" title="OLOGIC0:INIT_FIFO_ADDR[5]">OLOGIC0:INIT_FIFO_ADDR[5]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[3]">IODELAY0:DELAY_SRC[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PDRIVE" title="IOB0:PDRIVE[3]">IOB0:PDRIVE[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[2]">~ILOGIC0:INIT_RANK3[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_TRANK1" title="OLOGIC0:INIT_TRANK1[2]">OLOGIC0:INIT_TRANK1[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[1]">OLOGIC0:MUX.CLKB[1]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_DLY_CNT" title="OLOGIC0:INIT_DLY_CNT[9]">OLOGIC0:INIT_DLY_CNT[9]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[4]">IODELAY0:DELAY_SRC[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_BITSLIP" title="ILOGIC0:INIT_BITSLIP[2]">ILOGIC0:INIT_BITSLIP[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:OFF_SR_SYNC" title="OLOGIC0:OFF_SR_SYNC[0]">OLOGIC0:OFF_SR_SYNC[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:SELFHEAL" title="OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[5]">OLOGIC0:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:TFF_SRVAL" title="~OLOGIC0:TFF_SRVAL[1]">~OLOGIC0:TFF_SRVAL[1]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:IDELAY_VALUE_CUR" title="~IODELAY0:IDELAY_VALUE_CUR[2]">~IODELAY0:IDELAY_VALUE_CUR[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:NSLEW" title="IOB0:NSLEW[4]">IOB0:NSLEW[4]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[3]">~ILOGIC0:INIT_RANK2[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:CLK_RATIO" title="OLOGIC0:CLK_RATIO[2]">OLOGIC0:CLK_RATIO[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:CLK_RATIO" title="OLOGIC0:CLK_RATIO[3]">OLOGIC0:CLK_RATIO[3]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[7]">OLOGIC0:MUX.CLKB[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKPERF" title="OLOGIC0:MUX.CLKPERF">OLOGIC0:MUX.CLKPERF</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:TFF_SRVAL" title="~OLOGIC0:TFF_SRVAL[2]">~OLOGIC0:TFF_SRVAL[2]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[2]">IODELAY0:DELAY_SRC[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:NSLEW" title="IOB0:NSLEW[0]">IOB0:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF3_INIT" title="~ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:CLK_RATIO" title="OLOGIC0:CLK_RATIO[1]">OLOGIC0:CLK_RATIO[1]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[8]">OLOGIC0:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[12]">OLOGIC0:INIT_FIFO_RESET[12]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:HIGH_PERFORMANCE_MODE" title="IODELAY0:HIGH_PERFORMANCE_MODE">IODELAY0:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PDRIVE" title="~IOB0:PDRIVE[2]">~IOB0:PDRIVE[2]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[3]">~ILOGIC0:INIT_RANK3[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:CLK_RATIO" title="OLOGIC0:CLK_RATIO[0]">OLOGIC0:CLK_RATIO[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:TFF_SRVAL" title="~OLOGIC0:TFF_SRVAL[0]">~OLOGIC0:TFF_SRVAL[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_ADDR" title="OLOGIC0:INIT_FIFO_ADDR[4]">OLOGIC0:INIT_FIFO_ADDR[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF2_INIT" title="~ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[0]">OLOGIC0:MUX.CLKB[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_DLY_CNT" title="OLOGIC0:INIT_DLY_CNT[7]">OLOGIC0:INIT_DLY_CNT[7]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_BITSLIP" title="ILOGIC0:INIT_BITSLIP[3]">ILOGIC0:INIT_BITSLIP[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_TRANK1" title="OLOGIC0:INIT_TRANK1[3]">OLOGIC0:INIT_TRANK1[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.T4" title="~OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[2]">OLOGIC0:MUX.CLKB[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[4]">OLOGIC0:MUX.CLKB[4]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:TFF_SR_SYNC" title="OLOGIC0:TFF_SR_SYNC[1]">OLOGIC0:TFF_SR_SYNC[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_BITSLIP" title="ILOGIC0:INIT_BITSLIP[4]">ILOGIC0:INIT_BITSLIP[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.T3" title="~OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.T2" title="~OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:TRISTATE_WIDTH" title="OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</a></td><td><a href="#bits-xc6v-IO-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[0]">IODELAY0:DELAY_SRC[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:NDRIVE" title="~IOB0:NDRIVE[1]">~IOB0:NDRIVE[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[4]">~ILOGIC0:INIT_RANK2[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.T1" title="~OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[1]">OLOGIC0:DATA_WIDTH[1]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[9]">OLOGIC0:MUX.CLKB[9]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[10]">OLOGIC0:MUX.CLKB[10]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:TFF_SR_USED" title="OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[4]">OLOGIC0:INIT_FIFO_RESET[4]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:DELAY_SRC" title="IODELAY0:DELAY_SRC[1]">IODELAY0:DELAY_SRC[1]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:LVDS" title="IOB0:LVDS[7]">IOB0:LVDS[7]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[4]">~ILOGIC0:INIT_RANK3[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[5]">OLOGIC0:DATA_WIDTH[5]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[3]">OLOGIC0:DATA_WIDTH[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:IDELAY_VALUE_CUR" title="~IODELAY0:IDELAY_VALUE_CUR[3]">~IODELAY0:IDELAY_VALUE_CUR[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:OUTPUT_DELAY" title="IOB0:OUTPUT_DELAY">IOB0:OUTPUT_DELAY</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF1_INIT" title="~ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[2]">OLOGIC0:DATA_WIDTH[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[6]">OLOGIC0:DATA_WIDTH[6]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[3]">OLOGIC0:MUX.CLKB[3]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_ORANK2_PARTIAL" title="OLOGIC0:INIT_ORANK2_PARTIAL[0]">OLOGIC0:INIT_ORANK2_PARTIAL[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:DELAY_TYPE" title="IODELAY0:DELAY_TYPE[4]">IODELAY0:DELAY_TYPE[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:DDR_CLK_EDGE" title="ILOGIC0:DDR_CLK_EDGE[0]">ILOGIC0:DDR_CLK_EDGE[0]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF2_SRVAL" title="~ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[7]">OLOGIC0:DATA_WIDTH[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[0]">OLOGIC0:DATA_WIDTH[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[6]">OLOGIC0:MUX.CLKB[6]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[6]">OLOGIC0:MUX.CLKDIVB[6]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_ORANK2_PARTIAL" title="OLOGIC0:INIT_ORANK2_PARTIAL[1]">OLOGIC0:INIT_ORANK2_PARTIAL[1]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:ENABLE" title="IODELAY0:ENABLE">IODELAY0:ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF_SR_SYNC" title="ILOGIC0:IFF_SR_SYNC">ILOGIC0:IFF_SR_SYNC</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:SERDES" title="ILOGIC0:SERDES">ILOGIC0:SERDES</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:OFF_SR_USED" title="OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[4]">OLOGIC0:DATA_WIDTH[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[0]">OLOGIC0:MUX.CLKDIVB[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_DLY_CNT" title="OLOGIC0:INIT_DLY_CNT[6]">OLOGIC0:INIT_DLY_CNT[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:DCIUPDATEMODE_ASREQUIRED" title="~IOB0:DCIUPDATEMODE_ASREQUIRED">~IOB0:DCIUPDATEMODE_ASREQUIRED</a></td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF1_SRVAL" title="~ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF_LATCH" title="~ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.CLKDIV" title="OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.CLK1" title="~OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[1]">OLOGIC0:MUX.CLKDIVB[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_ORANK2_PARTIAL" title="OLOGIC0:INIT_ORANK2_PARTIAL[2]">OLOGIC0:INIT_ORANK2_PARTIAL[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:LVDS" title="IOB0:LVDS[8]">IOB0:LVDS[8]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK3" title="~ILOGIC0:INIT_RANK3[5]">~ILOGIC0:INIT_RANK3[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:INV.CLK2" title="~OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[7]">OLOGIC0:MUX.CLKDIVB[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[5]">OLOGIC0:MUX.CLKDIVB[5]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[11]">OLOGIC0:INIT_FIFO_RESET[11]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_ORANK2_PARTIAL" title="OLOGIC0:INIT_ORANK2_PARTIAL[3]">OLOGIC0:INIT_ORANK2_PARTIAL[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:PDRIVE" title="~IOB0:PDRIVE[0]">~IOB0:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_RANK2" title="~ILOGIC0:INIT_RANK2[5]">~ILOGIC0:INIT_RANK2[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:OMUX" title="OLOGIC0:OMUX[4]">OLOGIC0:OMUX[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY0:IDELAY_VALUE_CUR" title="~IODELAY0:IDELAY_VALUE_CUR[4]">~IODELAY0:IDELAY_VALUE_CUR[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:DCI_MISC" title="IOB0:DCI_MISC[1]">IOB0:DCI_MISC[1]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_BITSLIP" title="ILOGIC0:INIT_BITSLIP[5]">ILOGIC0:INIT_BITSLIP[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:OMUX" title="OLOGIC0:OMUX[0]">OLOGIC0:OMUX[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:OMUX" title="OLOGIC0:OMUX[3]">OLOGIC0:OMUX[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[2]">OLOGIC0:MUX.CLKDIVB[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[3]">OLOGIC0:MUX.CLKDIVB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:DCI_MISC" title="IOB0:DCI_MISC[0]">IOB0:DCI_MISC[0]</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_CE" title="~ILOGIC0:INIT_CE[0]">~ILOGIC0:INIT_CE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:TMUX" title="OLOGIC0:TMUX[1]">OLOGIC0:TMUX[1]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_DLY_CNT" title="OLOGIC0:INIT_DLY_CNT[1]">OLOGIC0:INIT_DLY_CNT[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:INIT_CE" title="~ILOGIC0:INIT_CE[1]">~ILOGIC0:INIT_CE[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:TMUX" title="OLOGIC0:TMUX[2]">OLOGIC0:TMUX[2]</a></td><td><a href="#bits-xc6v-IO-IODELAY0:EXTRA_DELAY" title="IODELAY0:EXTRA_DELAY">IODELAY0:EXTRA_DELAY</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:READBACK_I" title="ILOGIC0:READBACK_I">ILOGIC0:READBACK_I</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF_REV_USED" title="ILOGIC0:IFF_REV_USED">ILOGIC0:IFF_REV_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[8]">OLOGIC0:MUX.CLKDIVB[8]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[4]">OLOGIC0:MUX.CLKDIVB[4]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET" title="OLOGIC0:INIT_FIFO_RESET[8]">OLOGIC0:INIT_FIFO_RESET[8]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:TMUX" title="OLOGIC0:TMUX[3]">OLOGIC0:TMUX[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:NDRIVE" title="~IOB0:NDRIVE[0]">~IOB0:NDRIVE[0]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:NUM_CE" title="ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:RANK23_DLY" title="ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:D_EMU_OPTION" title="ILOGIC0:D_EMU_OPTION[2]">ILOGIC0:D_EMU_OPTION[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:TMUX" title="OLOGIC0:TMUX[4]">OLOGIC0:TMUX[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:DCI_T" title="IOB0:DCI_T">IOB0:DCI_T</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:RANK12_DLY" title="ILOGIC0:RANK12_DLY">ILOGIC0:RANK12_DLY</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:IFF_SR_USED" title="ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC0:D_EMU_OPTION" title="ILOGIC0:D_EMU_OPTION[0]">ILOGIC0:D_EMU_OPTION[0]</a></td><td><a href="#bits-xc6v-IO-ILOGIC0:D_EMU_OPTION" title="ILOGIC0:D_EMU_OPTION[1]">ILOGIC0:D_EMU_OPTION[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC0:TMUX" title="OLOGIC0:TMUX[0]">OLOGIC0:TMUX[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC0:INIT_DLY_CNT" title="OLOGIC0:INIT_DLY_CNT[3]">OLOGIC0:INIT_DLY_CNT[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="43">IO bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="42">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th><th>40</th><th>41</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF_SR_USED" title="ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:RANK12_DLY" title="ILOGIC1:RANK12_DLY">ILOGIC1:RANK12_DLY</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:D_EMU_OPTION" title="ILOGIC1:D_EMU_OPTION[1]">ILOGIC1:D_EMU_OPTION[1]</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:D_EMU_OPTION" title="ILOGIC1:D_EMU_OPTION[0]">ILOGIC1:D_EMU_OPTION[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_DLY_CNT" title="OLOGIC1:INIT_DLY_CNT[3]">OLOGIC1:INIT_DLY_CNT[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:TMUX" title="OLOGIC1:TMUX[0]">OLOGIC1:TMUX[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:RANK23_DLY" title="ILOGIC1:RANK23_DLY">ILOGIC1:RANK23_DLY</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:NUM_CE" title="ILOGIC1:NUM_CE">ILOGIC1:NUM_CE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:D_EMU_OPTION" title="ILOGIC1:D_EMU_OPTION[2]">ILOGIC1:D_EMU_OPTION[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:TMUX" title="OLOGIC1:TMUX[4]">OLOGIC1:TMUX[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:DCI_T" title="IOB1:DCI_T">IOB1:DCI_T</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF_REV_USED" title="ILOGIC1:IFF_REV_USED">ILOGIC1:IFF_REV_USED</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:READBACK_I" title="ILOGIC1:READBACK_I">ILOGIC1:READBACK_I</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[4]">OLOGIC1:MUX.CLKDIVB[4]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[8]">OLOGIC1:MUX.CLKDIVB[8]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:TMUX" title="OLOGIC1:TMUX[3]">OLOGIC1:TMUX[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[8]">OLOGIC1:INIT_FIFO_RESET[8]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:NDRIVE" title="~IOB1:NDRIVE[0]">~IOB1:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_CE" title="~ILOGIC1:INIT_CE[1]">~ILOGIC1:INIT_CE[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:EXTRA_DELAY" title="IODELAY1:EXTRA_DELAY">IODELAY1:EXTRA_DELAY</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:TMUX" title="OLOGIC1:TMUX[2]">OLOGIC1:TMUX[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_CE" title="~ILOGIC1:INIT_CE[0]">~ILOGIC1:INIT_CE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_DLY_CNT" title="OLOGIC1:INIT_DLY_CNT[1]">OLOGIC1:INIT_DLY_CNT[1]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:TMUX" title="OLOGIC1:TMUX[1]">OLOGIC1:TMUX[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_BITSLIP" title="ILOGIC1:INIT_BITSLIP[5]">ILOGIC1:INIT_BITSLIP[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:OMUX" title="OLOGIC1:OMUX[3]">OLOGIC1:OMUX[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:OMUX" title="OLOGIC1:OMUX[0]">OLOGIC1:OMUX[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[3]">OLOGIC1:MUX.CLKDIVB[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[2]">OLOGIC1:MUX.CLKDIVB[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:DCI_MISC" title="IOB1:DCI_MISC[0]">IOB1:DCI_MISC[0]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[5]">~ILOGIC1:INIT_RANK2[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:OMUX" title="OLOGIC1:OMUX[4]">OLOGIC1:OMUX[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:IDELAY_VALUE_CUR" title="~IODELAY1:IDELAY_VALUE_CUR[4]">~IODELAY1:IDELAY_VALUE_CUR[4]</a></td><td><a href="#bits-xc6v-IO-IOB1:DCI_MISC" title="IOB1:DCI_MISC[1]">IOB1:DCI_MISC[1]</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[5]">~ILOGIC1:INIT_RANK3[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.CLK2" title="~OLOGIC1:INV.CLK2">~OLOGIC1:INV.CLK2</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[5]">OLOGIC1:MUX.CLKDIVB[5]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[7]">OLOGIC1:MUX.CLKDIVB[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_ORANK2_PARTIAL" title="OLOGIC1:INIT_ORANK2_PARTIAL[3]">OLOGIC1:INIT_ORANK2_PARTIAL[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[11]">OLOGIC1:INIT_FIFO_RESET[11]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:PDRIVE" title="~IOB1:PDRIVE[0]">~IOB1:PDRIVE[0]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF_LATCH" title="~ILOGIC1:IFF_LATCH">~ILOGIC1:IFF_LATCH</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF1_SRVAL" title="~ILOGIC1:IFF1_SRVAL">~ILOGIC1:IFF1_SRVAL</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.CLK1" title="~OLOGIC1:INV.CLK1">~OLOGIC1:INV.CLK1</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.CLKDIV" title="OLOGIC1:INV.CLKDIV">OLOGIC1:INV.CLKDIV</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[1]">OLOGIC1:MUX.CLKDIVB[1]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_ORANK2_PARTIAL" title="OLOGIC1:INIT_ORANK2_PARTIAL[2]">OLOGIC1:INIT_ORANK2_PARTIAL[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:LVDS" title="IOB1:LVDS[8]">IOB1:LVDS[8]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:SERDES" title="ILOGIC1:SERDES">ILOGIC1:SERDES</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF_SR_SYNC" title="ILOGIC1:IFF_SR_SYNC">ILOGIC1:IFF_SR_SYNC</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[4]">OLOGIC1:DATA_WIDTH[4]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:OFF_SR_USED" title="OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[0]">OLOGIC1:MUX.CLKDIVB[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_DLY_CNT" title="OLOGIC1:INIT_DLY_CNT[6]">OLOGIC1:INIT_DLY_CNT[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:DCIUPDATEMODE_ASREQUIRED" title="~IOB1:DCIUPDATEMODE_ASREQUIRED">~IOB1:DCIUPDATEMODE_ASREQUIRED</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF2_SRVAL" title="~ILOGIC1:IFF2_SRVAL">~ILOGIC1:IFF2_SRVAL</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:DDR_CLK_EDGE" title="ILOGIC1:DDR_CLK_EDGE[0]">ILOGIC1:DDR_CLK_EDGE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[0]">OLOGIC1:DATA_WIDTH[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[7]">OLOGIC1:DATA_WIDTH[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[6]">OLOGIC1:MUX.CLKDIVB[6]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[6]">OLOGIC1:MUX.CLKB[6]</a></td><td><a href="#bits-xc6v-IO-IODELAY1:ENABLE" title="IODELAY1:ENABLE">IODELAY1:ENABLE</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_ORANK2_PARTIAL" title="OLOGIC1:INIT_ORANK2_PARTIAL[1]">OLOGIC1:INIT_ORANK2_PARTIAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF1_INIT" title="~ILOGIC1:IFF1_INIT">~ILOGIC1:IFF1_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[6]">OLOGIC1:DATA_WIDTH[6]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[2]">OLOGIC1:DATA_WIDTH[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[3]">OLOGIC1:MUX.CLKB[3]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_ORANK2_PARTIAL" title="OLOGIC1:INIT_ORANK2_PARTIAL[0]">OLOGIC1:INIT_ORANK2_PARTIAL[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:DELAY_TYPE" title="IODELAY1:DELAY_TYPE[3]">IODELAY1:DELAY_TYPE[3]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[4]">~ILOGIC1:INIT_RANK3[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[3]">OLOGIC1:DATA_WIDTH[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[5]">OLOGIC1:DATA_WIDTH[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:IDELAY_VALUE_CUR" title="~IODELAY1:IDELAY_VALUE_CUR[3]">~IODELAY1:IDELAY_VALUE_CUR[3]</a></td><td><a href="#bits-xc6v-IO-IOB1:OUTPUT_DELAY" title="IOB1:OUTPUT_DELAY">IOB1:OUTPUT_DELAY</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[4]">~ILOGIC1:INIT_RANK2[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[1]">OLOGIC1:DATA_WIDTH[1]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.T1" title="~OLOGIC1:INV.T1">~OLOGIC1:INV.T1</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[10]">OLOGIC1:MUX.CLKB[10]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[9]">OLOGIC1:MUX.CLKB[9]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[4]">OLOGIC1:INIT_FIFO_RESET[4]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:TFF_SR_USED" title="OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[1]">IODELAY1:DELAY_SRC[1]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:LVDS" title="IOB1:LVDS[7]">IOB1:LVDS[7]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_BITSLIP" title="ILOGIC1:INIT_BITSLIP[4]">ILOGIC1:INIT_BITSLIP[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.T2" title="~OLOGIC1:INV.T2">~OLOGIC1:INV.T2</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.T3" title="~OLOGIC1:INV.T3">~OLOGIC1:INV.T3</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:TRISTATE_WIDTH" title="OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[0]">IODELAY1:DELAY_SRC[0]</a></td><td><a href="#bits-xc6v-IO-IOB1:NDRIVE" title="~IOB1:NDRIVE[1]">~IOB1:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_BITSLIP" title="ILOGIC1:INIT_BITSLIP[3]">ILOGIC1:INIT_BITSLIP[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.T4" title="~OLOGIC1:INV.T4">~OLOGIC1:INV.T4</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_TRANK1" title="OLOGIC1:INIT_TRANK1[0]">OLOGIC1:INIT_TRANK1[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[4]">OLOGIC1:MUX.CLKB[4]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[2]">OLOGIC1:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:TFF_SR_SYNC" title="OLOGIC1:TFF_SR_SYNC[1]">OLOGIC1:TFF_SR_SYNC[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF2_INIT" title="~ILOGIC1:IFF2_INIT">~ILOGIC1:IFF2_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[0]">OLOGIC1:MUX.CLKB[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_DLY_CNT" title="OLOGIC1:INIT_DLY_CNT[7]">OLOGIC1:INIT_DLY_CNT[7]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[3]">~ILOGIC1:INIT_RANK3[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:CLK_RATIO" title="OLOGIC1:CLK_RATIO[0]">OLOGIC1:CLK_RATIO[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_ADDR" title="OLOGIC1:INIT_FIFO_ADDR[4]">OLOGIC1:INIT_FIFO_ADDR[4]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:TFF_SRVAL" title="~OLOGIC1:TFF_SRVAL[2]">~OLOGIC1:TFF_SRVAL[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF3_INIT" title="~ILOGIC1:IFF3_INIT">~ILOGIC1:IFF3_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:CLK_RATIO" title="OLOGIC1:CLK_RATIO[1]">OLOGIC1:CLK_RATIO[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[8]">OLOGIC1:MUX.CLKB[8]</a></td><td><a href="#bits-xc6v-IO-IODELAY1:HIGH_PERFORMANCE_MODE" title="IODELAY1:HIGH_PERFORMANCE_MODE">IODELAY1:HIGH_PERFORMANCE_MODE</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[12]">OLOGIC1:INIT_FIFO_RESET[12]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:PDRIVE" title="~IOB1:PDRIVE[2]">~IOB1:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[3]">~ILOGIC1:INIT_RANK2[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:CLK_RATIO" title="OLOGIC1:CLK_RATIO[3]">OLOGIC1:CLK_RATIO[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:CLK_RATIO" title="OLOGIC1:CLK_RATIO[2]">OLOGIC1:CLK_RATIO[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[7]">OLOGIC1:MUX.CLKB[7]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:TFF_SRVAL" title="~OLOGIC1:TFF_SRVAL[0]">~OLOGIC1:TFF_SRVAL[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKPERF" title="OLOGIC1:MUX.CLKPERF">OLOGIC1:MUX.CLKPERF</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[2]">IODELAY1:DELAY_SRC[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:NSLEW" title="IOB1:NSLEW[0]">IOB1:NSLEW[0]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_BITSLIP" title="ILOGIC1:INIT_BITSLIP[2]">ILOGIC1:INIT_BITSLIP[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:SELFHEAL" title="OLOGIC1:SELFHEAL">OLOGIC1:SELFHEAL</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:OFF_SR_SYNC" title="OLOGIC1:OFF_SR_SYNC[2]">OLOGIC1:OFF_SR_SYNC[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[5]">OLOGIC1:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:TFF_SRVAL" title="~OLOGIC1:TFF_SRVAL[1]">~OLOGIC1:TFF_SRVAL[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:IDELAY_VALUE_CUR" title="~IODELAY1:IDELAY_VALUE_CUR[2]">~IODELAY1:IDELAY_VALUE_CUR[2]</a></td><td><a href="#bits-xc6v-IO-IOB1:NSLEW" title="IOB1:NSLEW[4]">IOB1:NSLEW[4]</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[2]">~ILOGIC1:INIT_RANK3[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_TRANK1" title="OLOGIC1:INIT_TRANK1[1]">OLOGIC1:INIT_TRANK1[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[1]">OLOGIC1:MUX.CLKB[1]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_DLY_CNT" title="OLOGIC1:INIT_DLY_CNT[9]">OLOGIC1:INIT_DLY_CNT[9]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[4]">IODELAY1:DELAY_SRC[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF4_INIT" title="~ILOGIC1:IFF4_INIT">~ILOGIC1:IFF4_INIT</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF3_SRVAL" title="~ILOGIC1:IFF3_SRVAL">~ILOGIC1:IFF3_SRVAL</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[6]">ILOGIC1:MUX.CLKB[6]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_ADDR" title="OLOGIC1:INIT_FIFO_ADDR[5]">OLOGIC1:INIT_FIFO_ADDR[5]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:DELAY_SRC" title="IODELAY1:DELAY_SRC[3]">IODELAY1:DELAY_SRC[3]</a></td><td><a href="#bits-xc6v-IO-IOB1:PDRIVE" title="IOB1:PDRIVE[3]">IOB1:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:DDR_CLK_EDGE" title="ILOGIC1:DDR_CLK_EDGE[1]">ILOGIC1:DDR_CLK_EDGE[1]</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF4_SRVAL" title="~ILOGIC1:IFF4_SRVAL">~ILOGIC1:IFF4_SRVAL</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[1]">~OLOGIC1:OFF_SRVAL[1]</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[3]">ILOGIC1:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:ODELAY_USED" title="OLOGIC1:ODELAY_USED">OLOGIC1:ODELAY_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[2]">~ILOGIC1:INIT_RANK2[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:OFF_INIT" title="~OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[10]">ILOGIC1:MUX.CLKB[10]</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[9]">ILOGIC1:MUX.CLKB[9]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_ADDR" title="OLOGIC1:INIT_FIFO_ADDR[6]">OLOGIC1:INIT_FIFO_ADDR[6]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:PSLEW" title="IOB1:PSLEW[0]">IOB1:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[1]">~ILOGIC1:INIT_RANK3[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[2]">~OLOGIC1:OFF_SRVAL[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[4]">ILOGIC1:MUX.CLKB[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:OFF_SR_SYNC" title="OLOGIC1:OFF_SR_SYNC[3]">OLOGIC1:OFF_SR_SYNC[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:LVDS" title="IOB1:LVDS[6]">IOB1:LVDS[6]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[1]">~ILOGIC1:INIT_RANK2[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_TRANK1" title="OLOGIC1:INIT_TRANK1[2]">OLOGIC1:INIT_TRANK1[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[1]">ILOGIC1:MUX.CLKB[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:INV.DATAIN" title="~IODELAY1:INV.DATAIN">~IODELAY1:INV.DATAIN</a></td><td><a href="#bits-xc6v-IO-IOB1:PULL_DYNAMIC" title="IOB1:PULL_DYNAMIC">IOB1:PULL_DYNAMIC</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_BITSLIP" title="ILOGIC1:INIT_BITSLIP[1]">ILOGIC1:INIT_BITSLIP[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[0]">~OLOGIC1:OFF_SRVAL[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[4]">~ILOGIC1:INIT_RANK1_PARTIAL[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[5]">ILOGIC1:MUX.CLKB[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:IDELAY_VALUE_CUR" title="~IODELAY1:IDELAY_VALUE_CUR[1]">~IODELAY1:IDELAY_VALUE_CUR[1]</a></td><td><a href="#bits-xc6v-IO-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[0]">IOB1:OUTPUT_MISC[0]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:DATA_RATE" title="ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[8]">ILOGIC1:MUX.CLKB[8]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1" title="OLOGIC1:INIT_PIPE_DATA1[0]">OLOGIC1:INIT_PIPE_DATA1[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:NDRIVE" title="~IOB1:NDRIVE[3]">~IOB1:NDRIVE[3]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:I_DELAY_ENABLE" title="ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_TRANK1" title="OLOGIC1:INIT_TRANK1[3]">OLOGIC1:INIT_TRANK1[3]</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[7]">ILOGIC1:MUX.CLKB[7]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[7]">OLOGIC1:INIT_FIFO_RESET[7]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:LVDS" title="IOB1:LVDS[5]">IOB1:LVDS[5]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:D_EMU" title="ILOGIC1:D_EMU">ILOGIC1:D_EMU</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:TFF_SR_SYNC" title="OLOGIC1:TFF_SR_SYNC[0]">OLOGIC1:TFF_SR_SYNC[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[2]">ILOGIC1:MUX.CLKB[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:SERDES_MODE" title="OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:NSLEW" title="IOB1:NSLEW[2]">IOB1:NSLEW[2]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:BITSLIP_SYNC" title="ILOGIC1:BITSLIP_SYNC">ILOGIC1:BITSLIP_SYNC</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:SERDES_MODE" title="ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:SERDES" title="OLOGIC1:SERDES">OLOGIC1:SERDES</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[0]">ILOGIC1:MUX.CLKB[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_DLY_CNT" title="OLOGIC1:INIT_DLY_CNT[2]">OLOGIC1:INIT_DLY_CNT[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:PSLEW" title="IOB1:PSLEW[1]">IOB1:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK3" title="~ILOGIC1:INIT_RANK3[0]">~ILOGIC1:INIT_RANK3[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[4]">OLOGIC1:MUX.CLKDIV[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:NSLEW" title="IOB1:NSLEW[1]">IOB1:NSLEW[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK2" title="~ILOGIC1:INIT_RANK2[0]">~ILOGIC1:INIT_RANK2[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_LOADCNT" title="OLOGIC1:INIT_LOADCNT[3]">OLOGIC1:INIT_LOADCNT[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0" title="OLOGIC1:INIT_PIPE_DATA0[0]">OLOGIC1:INIT_PIPE_DATA0[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_BITSLIP" title="ILOGIC1:INIT_BITSLIP[0]">ILOGIC1:INIT_BITSLIP[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0" title="OLOGIC1:INIT_PIPE_DATA0[6]">OLOGIC1:INIT_PIPE_DATA0[6]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[6]">OLOGIC1:MUX.CLKDIV[6]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[10]">OLOGIC1:INIT_FIFO_RESET[10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[3]">~ILOGIC1:INIT_RANK1_PARTIAL[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_ORANK1" title="OLOGIC1:INIT_ORANK1[5]">OLOGIC1:INIT_ORANK1[5]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[3]">OLOGIC1:MUX.CLKDIV[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[2]">OLOGIC1:MUX.CLKDIV[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:IDELAY_VALUE_CUR" title="~IODELAY1:IDELAY_VALUE_CUR[0]">~IODELAY1:IDELAY_VALUE_CUR[0]</a></td><td><a href="#bits-xc6v-IO-IOB1:PSLEW" title="IOB1:PSLEW[2]">IOB1:PSLEW[2]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[2]">~ILOGIC1:INIT_RANK1_PARTIAL[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:OMUX" title="OLOGIC1:OMUX[1]">OLOGIC1:OMUX[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1" title="OLOGIC1:INIT_PIPE_DATA1[1]">OLOGIC1:INIT_PIPE_DATA1[1]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0" title="OLOGIC1:INIT_PIPE_DATA0[1]">OLOGIC1:INIT_PIPE_DATA0[1]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:DELAY_TYPE" title="IODELAY1:DELAY_TYPE[0]">IODELAY1:DELAY_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:PDRIVE" title="~IOB1:PDRIVE[4]">~IOB1:PDRIVE[4]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_BITSLIPCNT" title="~ILOGIC1:INIT_BITSLIPCNT[0]">~ILOGIC1:INIT_BITSLIPCNT[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1" title="OLOGIC1:INIT_PIPE_DATA1[6]">OLOGIC1:INIT_PIPE_DATA1[6]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:OMUX" title="OLOGIC1:OMUX[2]">OLOGIC1:OMUX[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[5]">OLOGIC1:MUX.CLKDIV[5]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[8]">OLOGIC1:MUX.CLKDIV[8]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_DLY_CNT" title="OLOGIC1:INIT_DLY_CNT[0]">OLOGIC1:INIT_DLY_CNT[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:INV.IDATAIN" title="~IODELAY1:INV.IDATAIN">~IODELAY1:INV.IDATAIN</a></td><td><a href="#bits-xc6v-IO-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[2]">IOB1:OUTPUT_MISC[2]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INV.CLK" title="~ILOGIC1:INV.CLK[0]">~ILOGIC1:INV.CLK[0]</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:INV.CLKDIV" title="ILOGIC1:INV.CLKDIV">ILOGIC1:INV.CLKDIV</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.D1" title="OLOGIC1:INV.D1">OLOGIC1:INV.D1</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1" title="OLOGIC1:INIT_PIPE_DATA1[7]">OLOGIC1:INIT_PIPE_DATA1[7]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[1]">OLOGIC1:MUX.CLKDIV[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[1]">IOB1:OUTPUT_MISC[1]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:DYN_CLK_INV_EN" title="ILOGIC1:DYN_CLK_INV_EN">ILOGIC1:DYN_CLK_INV_EN</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[3]">ILOGIC1:DATA_WIDTH[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_LOADCNT" title="OLOGIC1:INIT_LOADCNT[2]">OLOGIC1:INIT_LOADCNT[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0" title="OLOGIC1:INIT_PIPE_DATA0[7]">OLOGIC1:INIT_PIPE_DATA0[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[0]">OLOGIC1:MUX.CLKDIV[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[7]">OLOGIC1:MUX.CLKDIV[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:DDR3_DATA" title="OLOGIC1:DDR3_DATA">OLOGIC1:DDR3_DATA</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:DDR3_BYPASS" title="OLOGIC1:DDR3_BYPASS">OLOGIC1:DDR3_BYPASS</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:LVDS" title="IOB1:LVDS[4]">IOB1:LVDS[4]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INV.CLK" title="~ILOGIC1:INV.CLK[1]">~ILOGIC1:INV.CLK[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_ORANK1" title="OLOGIC1:INIT_ORANK1[4]">OLOGIC1:INIT_ORANK1[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[6]">OLOGIC1:MUX.CLK[6]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.CLKPERF" title="~OLOGIC1:INV.CLKPERF">~OLOGIC1:INV.CLKPERF</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[5]">OLOGIC1:INIT_FIFO_RESET[5]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:INV.C" title="IODELAY1:INV.C">IODELAY1:INV.C</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:LVDS" title="IOB1:LVDS[3]">IOB1:LVDS[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[2]">ILOGIC1:DATA_WIDTH[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[5]">OLOGIC1:MUX.CLK[5]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:WC_DELAY" title="OLOGIC1:WC_DELAY">OLOGIC1:WC_DELAY</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[3]">OLOGIC1:INIT_FIFO_RESET[3]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:CINVCTRL_SEL" title="IODELAY1:CINVCTRL_SEL">IODELAY1:CINVCTRL_SEL</a></td><td><a href="#bits-xc6v-IO-IOB1:NDRIVE" title="IOB1:NDRIVE[4]">IOB1:NDRIVE[4]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_BITSLIPCNT" title="~ILOGIC1:INIT_BITSLIPCNT[1]">~ILOGIC1:INIT_BITSLIPCNT[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1" title="OLOGIC1:INIT_PIPE_DATA1[8]">OLOGIC1:INIT_PIPE_DATA1[8]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.D2" title="OLOGIC1:INV.D2">OLOGIC1:INV.D2</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_ADDR" title="OLOGIC1:INIT_FIFO_ADDR[0]">OLOGIC1:INIT_FIFO_ADDR[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:IDELAY_VALUE_INIT" title="IODELAY1:IDELAY_VALUE_INIT[0]">IODELAY1:IDELAY_VALUE_INIT[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:PSLEW" title="IOB1:PSLEW[3]">IOB1:PSLEW[3]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_BITSLIPCNT" title="~ILOGIC1:INIT_BITSLIPCNT[2]">~ILOGIC1:INIT_BITSLIPCNT[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:OFF_SR_SYNC" title="OLOGIC1:OFF_SR_SYNC[0]">OLOGIC1:OFF_SR_SYNC[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_LOADCNT" title="OLOGIC1:INIT_LOADCNT[1]">OLOGIC1:INIT_LOADCNT[1]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[10]">OLOGIC1:MUX.CLK[10]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[9]">OLOGIC1:MUX.CLK[9]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1" title="OLOGIC1:INIT_PIPE_DATA1[2]">OLOGIC1:INIT_PIPE_DATA1[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_DLY_CNT" title="OLOGIC1:INIT_DLY_CNT[4]">OLOGIC1:INIT_DLY_CNT[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:IDELAY_VALUE_INIT" title="IODELAY1:IDELAY_VALUE_INIT[1]">IODELAY1:IDELAY_VALUE_INIT[1]</a></td><td><a href="#bits-xc6v-IO-IOB1:DCI_MODE" title="IOB1:DCI_MODE[2]">IOB1:DCI_MODE[2]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[1]">ILOGIC1:DATA_WIDTH[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[4]">OLOGIC1:MUX.CLK[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_ADDR" title="OLOGIC1:INIT_FIFO_ADDR[3]">OLOGIC1:INIT_FIFO_ADDR[3]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:IDELAY_VALUE_INIT" title="IODELAY1:IDELAY_VALUE_INIT[2]">IODELAY1:IDELAY_VALUE_INIT[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:LVDS" title="IOB1:LVDS[2]">IOB1:LVDS[2]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INV.CLK" title="~ILOGIC1:INV.CLK[2]">~ILOGIC1:INV.CLK[2]</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[0]">ILOGIC1:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0" title="OLOGIC1:INIT_PIPE_DATA0[8]">OLOGIC1:INIT_PIPE_DATA0[8]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[2]">OLOGIC1:MUX.CLK[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0" title="OLOGIC1:INIT_PIPE_DATA0[2]">OLOGIC1:INIT_PIPE_DATA0[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:IDELAY_VALUE_INIT" title="IODELAY1:IDELAY_VALUE_INIT[3]">IODELAY1:IDELAY_VALUE_INIT[3]</a></td><td><a href="#bits-xc6v-IO-IOB1:NSLEW" title="IOB1:NSLEW[3]">IOB1:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INV.OCLK1" title="~ILOGIC1:INV.OCLK1">~ILOGIC1:INV.OCLK1</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[2]">ILOGIC1:INTERFACE_TYPE[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_ORANK1" title="OLOGIC1:INIT_ORANK1[3]">OLOGIC1:INIT_ORANK1[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[0]">OLOGIC1:INIT_FIFO_RESET[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:IDELAY_VALUE_INIT" title="IODELAY1:IDELAY_VALUE_INIT[4]">IODELAY1:IDELAY_VALUE_INIT[4]</a></td><td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[0]">ILOGIC1:INTERFACE_TYPE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0" title="OLOGIC1:INIT_PIPE_DATA0[10]">OLOGIC1:INIT_PIPE_DATA0[10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1" title="OLOGIC1:INIT_PIPE_DATA1[4]">OLOGIC1:INIT_PIPE_DATA1[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:DELAY_TYPE" title="IODELAY1:DELAY_TYPE[1]">IODELAY1:DELAY_TYPE[1]</a></td><td>-</td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:DYN_OCLK_INV_EN" title="ILOGIC1:DYN_OCLK_INV_EN[0]">ILOGIC1:DYN_OCLK_INV_EN[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1" title="OLOGIC1:INIT_PIPE_DATA1[10]">OLOGIC1:INIT_PIPE_DATA1[10]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.D3" title="OLOGIC1:INV.D3">OLOGIC1:INV.D3</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[3]">OLOGIC1:MUX.CLK[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[1]">OLOGIC1:MUX.CLK[1]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_ADDR" title="OLOGIC1:INIT_FIFO_ADDR[1]">OLOGIC1:INIT_FIFO_ADDR[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:ALT_DELAY_VALUE" title="IODELAY1:ALT_DELAY_VALUE[0]">IODELAY1:ALT_DELAY_VALUE[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:DCI_MODE" title="IOB1:DCI_MODE[0]">IOB1:DCI_MODE[0]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INV.OCLK2" title="~ILOGIC1:INV.OCLK2">~ILOGIC1:INV.OCLK2</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:DYN_OCLK_INV_EN" title="ILOGIC1:DYN_OCLK_INV_EN[1]">ILOGIC1:DYN_OCLK_INV_EN[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1" title="OLOGIC1:INIT_PIPE_DATA1[9]">OLOGIC1:INIT_PIPE_DATA1[9]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_LOADCNT" title="OLOGIC1:INIT_LOADCNT[0]">OLOGIC1:INIT_LOADCNT[0]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[8]">OLOGIC1:MUX.CLK[8]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[7]">OLOGIC1:MUX.CLK[7]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_DLY_CNT" title="OLOGIC1:INIT_DLY_CNT[5]">OLOGIC1:INIT_DLY_CNT[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:ALT_DELAY_VALUE" title="IODELAY1:ALT_DELAY_VALUE[1]">IODELAY1:ALT_DELAY_VALUE[1]</a></td><td><a href="#bits-xc6v-IO-IOB1:VR" title="IOB1:VR">IOB1:VR</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_BITSLIPCNT" title="~ILOGIC1:INIT_BITSLIPCNT[3]">~ILOGIC1:INIT_BITSLIPCNT[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1" title="OLOGIC1:INIT_PIPE_DATA1[3]">OLOGIC1:INIT_PIPE_DATA1[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_ADDR" title="OLOGIC1:INIT_FIFO_ADDR[2]">OLOGIC1:INIT_FIFO_ADDR[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:ALT_DELAY_VALUE" title="IODELAY1:ALT_DELAY_VALUE[2]">IODELAY1:ALT_DELAY_VALUE[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:DCI_MODE" title="IOB1:DCI_MODE[1]">IOB1:DCI_MODE[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.D4" title="OLOGIC1:INV.D4">OLOGIC1:INV.D4</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[0]">OLOGIC1:MUX.CLK[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0" title="OLOGIC1:INIT_PIPE_DATA0[4]">OLOGIC1:INIT_PIPE_DATA0[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:ALT_DELAY_VALUE" title="IODELAY1:ALT_DELAY_VALUE[3]">IODELAY1:ALT_DELAY_VALUE[3]</a></td><td>-</td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[1]">ILOGIC1:INTERFACE_TYPE[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_ORANK1" title="OLOGIC1:INIT_ORANK1[2]">OLOGIC1:INIT_ORANK1[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[6]">ILOGIC1:MUX.CLK[6]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[6]">OLOGIC1:INIT_FIFO_RESET[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:ALT_DELAY_VALUE" title="IODELAY1:ALT_DELAY_VALUE[4]">IODELAY1:ALT_DELAY_VALUE[4]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:PSLEW" title="IOB1:PSLEW[4]">IOB1:PSLEW[4]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:DYN_CLKDIV_INV_EN" title="ILOGIC1:DYN_CLKDIV_INV_EN">ILOGIC1:DYN_CLKDIV_INV_EN</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:TSBYPASS_MUX" title="ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1" title="OLOGIC1:INIT_PIPE_DATA1[11]">OLOGIC1:INIT_PIPE_DATA1[11]</a></td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[4]">ILOGIC1:MUX.CLK[4]</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[2]">ILOGIC1:MUX.CLK[2]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[1]">OLOGIC1:INIT_FIFO_RESET[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:DELAY_TYPE" title="IODELAY1:DELAY_TYPE[4]">IODELAY1:DELAY_TYPE[4]</a></td><td><a href="#bits-xc6v-IO-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[3]">IOB1:OUTPUT_MISC[3]</a></td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MISR_CLK_SELECT" title="OLOGIC1:MISR_CLK_SELECT[1]">OLOGIC1:MISR_CLK_SELECT[1]</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:I_TSBYPASS_ENABLE" title="ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.D5" title="OLOGIC1:INV.D5">OLOGIC1:INV.D5</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[10]">ILOGIC1:MUX.CLK[10]</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[9]">ILOGIC1:MUX.CLK[9]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1" title="OLOGIC1:INIT_PIPE_DATA1[5]">OLOGIC1:INIT_PIPE_DATA1[5]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_ADDR" title="OLOGIC1:INIT_FIFO_ADDR[7]">OLOGIC1:INIT_FIFO_ADDR[7]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IODELAY1:DELAY_TYPE" title="IODELAY1:DELAY_TYPE[2]">IODELAY1:DELAY_TYPE[2]</a></td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:LVDS" title="IOB1:LVDS[1]">IOB1:LVDS[1]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MISR_CLK_SELECT" title="OLOGIC1:MISR_CLK_SELECT[0]">OLOGIC1:MISR_CLK_SELECT[0]</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF_TSBYPASS_ENABLE" title="ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[5]">ILOGIC1:MUX.CLK[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_ADDR" title="OLOGIC1:INIT_FIFO_ADDR[9]">OLOGIC1:INIT_FIFO_ADDR[9]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:PDRIVE" title="IOB1:PDRIVE[5]">IOB1:PDRIVE[5]</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[1]">~ILOGIC1:INIT_RANK1_PARTIAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_ORANK1" title="OLOGIC1:INIT_ORANK1[1]">OLOGIC1:INIT_ORANK1[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[1]">ILOGIC1:MUX.CLK[1]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INTERFACE_TYPE" title="OLOGIC1:INTERFACE_TYPE">OLOGIC1:INTERFACE_TYPE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:NDRIVE" title="IOB1:NDRIVE[5]">IOB1:NDRIVE[5]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:INIT_RANK1_PARTIAL" title="~ILOGIC1:INIT_RANK1_PARTIAL[0]">~ILOGIC1:INIT_RANK1_PARTIAL[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INV.D6" title="OLOGIC1:INV.D6">OLOGIC1:INV.D6</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0" title="OLOGIC1:INIT_PIPE_DATA0[9]">OLOGIC1:INIT_PIPE_DATA0[9]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[9]">OLOGIC1:INIT_FIFO_RESET[9]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:LVDS" title="IOB1:LVDS[0]">IOB1:LVDS[0]</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MISR_ENABLE" title="OLOGIC1:MISR_ENABLE">OLOGIC1:MISR_ENABLE</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:IFF_DELAY_ENABLE" title="ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET" title="OLOGIC1:INIT_FIFO_RESET[2]">OLOGIC1:INIT_FIFO_RESET[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[4]">IOB1:IBUF_MODE[4]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MISR_ENABLE_FDBK" title="OLOGIC1:MISR_ENABLE_FDBK">OLOGIC1:MISR_ENABLE_FDBK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[8]">ILOGIC1:MUX.CLK[8]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0" title="OLOGIC1:INIT_PIPE_DATA0[3]">OLOGIC1:INIT_PIPE_DATA0[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:VREF_SYSMON" title="IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</a></td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0" title="OLOGIC1:INIT_PIPE_DATA0[11]">OLOGIC1:INIT_PIPE_DATA0[11]</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[7]">ILOGIC1:MUX.CLK[7]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_ADDR" title="OLOGIC1:INIT_FIFO_ADDR[8]">OLOGIC1:INIT_FIFO_ADDR[8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[3]">IOB1:IBUF_MODE[3]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_ORANK1" title="OLOGIC1:INIT_ORANK1[0]">OLOGIC1:INIT_ORANK1[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[3]">ILOGIC1:MUX.CLK[3]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0" title="OLOGIC1:INIT_PIPE_DATA0[5]">OLOGIC1:INIT_PIPE_DATA0[5]</a></td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_DLY_CNT" title="OLOGIC1:INIT_DLY_CNT[8]">OLOGIC1:INIT_DLY_CNT[8]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:MISR_RESET" title="OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</a></td><td><a href="#bits-xc6v-IO-ILOGIC1:INV.D" title="~ILOGIC1:INV.D">~ILOGIC1:INV.D</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:OFF_SR_SYNC" title="OLOGIC1:OFF_SR_SYNC[1]">OLOGIC1:OFF_SR_SYNC[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[0]">ILOGIC1:MUX.CLK[0]</a></td><td>-</td><td><a href="#bits-xc6v-IO-OLOGIC1:INIT_FIFO_ADDR" title="OLOGIC1:INIT_FIFO_ADDR[10]">OLOGIC1:INIT_FIFO_ADDR[10]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-IO-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:IFF1_INIT"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF1_SRVAL"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF2_INIT"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF2_SRVAL"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF3_INIT"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF3_SRVAL"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF4_INIT"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF4_SRVAL"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF_LATCH"></div>
<div id="bits-xc6v-IO-ILOGIC0:INV.D"></div>
<div id="bits-xc6v-IO-ILOGIC0:INV.OCLK1"></div>
<div id="bits-xc6v-IO-ILOGIC0:INV.OCLK2"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF1_INIT"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF1_SRVAL"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF2_INIT"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF2_SRVAL"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF3_INIT"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF3_SRVAL"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF4_INIT"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF4_SRVAL"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF_LATCH"></div>
<div id="bits-xc6v-IO-ILOGIC1:INV.D"></div>
<div id="bits-xc6v-IO-ILOGIC1:INV.OCLK1"></div>
<div id="bits-xc6v-IO-ILOGIC1:INV.OCLK2"></div>
<div id="bits-xc6v-IO-IOB0:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc6v-IO-IOB1:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc6v-IO-IODELAY0:INV.DATAIN"></div>
<div id="bits-xc6v-IO-IODELAY0:INV.IDATAIN"></div>
<div id="bits-xc6v-IO-IODELAY1:INV.DATAIN"></div>
<div id="bits-xc6v-IO-IODELAY1:INV.IDATAIN"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.CLK1"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.CLK2"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.CLKPERF"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.T1"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.T2"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.T3"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.T4"></div>
<div id="bits-xc6v-IO-OLOGIC0:OFF_INIT"></div>
<div id="bits-xc6v-IO-OLOGIC0:TFF_INIT"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.CLK1"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.CLK2"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.CLKPERF"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.T1"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.T2"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.T3"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.T4"></div>
<div id="bits-xc6v-IO-OLOGIC1:OFF_INIT"></div>
<div id="bits-xc6v-IO-OLOGIC1:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:IFF1_INIT</th><th>[0, 26, 52]</th></tr>
<tr><th>ILOGIC0:IFF1_SRVAL</th><th>[0, 26, 55]</th></tr>
<tr><th>ILOGIC0:IFF2_INIT</th><th>[0, 27, 47]</th></tr>
<tr><th>ILOGIC0:IFF2_SRVAL</th><th>[0, 27, 53]</th></tr>
<tr><th>ILOGIC0:IFF3_INIT</th><th>[0, 27, 45]</th></tr>
<tr><th>ILOGIC0:IFF3_SRVAL</th><th>[0, 26, 41]</th></tr>
<tr><th>ILOGIC0:IFF4_INIT</th><th>[0, 27, 41]</th></tr>
<tr><th>ILOGIC0:IFF4_SRVAL</th><th>[0, 26, 40]</th></tr>
<tr><th>ILOGIC0:IFF_LATCH</th><th>[0, 27, 55]</th></tr>
<tr><th>ILOGIC0:INV.D</th><th>[0, 26, 0]</th></tr>
<tr><th>ILOGIC0:INV.OCLK1</th><th>[0, 27, 16]</th></tr>
<tr><th>ILOGIC0:INV.OCLK2</th><th>[0, 27, 13]</th></tr>
<tr><th>ILOGIC1:IFF1_INIT</th><th>[1, 27, 11]</th></tr>
<tr><th>ILOGIC1:IFF1_SRVAL</th><th>[1, 27, 8]</th></tr>
<tr><th>ILOGIC1:IFF2_INIT</th><th>[1, 26, 16]</th></tr>
<tr><th>ILOGIC1:IFF2_SRVAL</th><th>[1, 26, 10]</th></tr>
<tr><th>ILOGIC1:IFF3_INIT</th><th>[1, 26, 18]</th></tr>
<tr><th>ILOGIC1:IFF3_SRVAL</th><th>[1, 27, 22]</th></tr>
<tr><th>ILOGIC1:IFF4_INIT</th><th>[1, 26, 22]</th></tr>
<tr><th>ILOGIC1:IFF4_SRVAL</th><th>[1, 27, 23]</th></tr>
<tr><th>ILOGIC1:IFF_LATCH</th><th>[1, 26, 8]</th></tr>
<tr><th>ILOGIC1:INV.D</th><th>[1, 27, 63]</th></tr>
<tr><th>ILOGIC1:INV.OCLK1</th><th>[1, 26, 47]</th></tr>
<tr><th>ILOGIC1:INV.OCLK2</th><th>[1, 26, 50]</th></tr>
<tr><th>IOB0:DCIUPDATEMODE_ASREQUIRED</th><th>[0, 40, 54]</th></tr>
<tr><th>IOB1:DCIUPDATEMODE_ASREQUIRED</th><th>[1, 41, 9]</th></tr>
<tr><th>IODELAY0:INV.DATAIN</th><th>[0, 38, 37]</th></tr>
<tr><th>IODELAY0:INV.IDATAIN</th><th>[0, 38, 25]</th></tr>
<tr><th>IODELAY1:INV.DATAIN</th><th>[1, 39, 26]</th></tr>
<tr><th>IODELAY1:INV.IDATAIN</th><th>[1, 39, 38]</th></tr>
<tr><th>OLOGIC0:INV.CLK1</th><th>[0, 33, 55]</th></tr>
<tr><th>OLOGIC0:INV.CLK2</th><th>[0, 32, 56]</th></tr>
<tr><th>OLOGIC0:INV.CLKPERF</th><th>[0, 37, 22]</th></tr>
<tr><th>OLOGIC0:INV.T1</th><th>[0, 32, 50]</th></tr>
<tr><th>OLOGIC0:INV.T2</th><th>[0, 33, 49]</th></tr>
<tr><th>OLOGIC0:INV.T3</th><th>[0, 32, 49]</th></tr>
<tr><th>OLOGIC0:INV.T4</th><th>[0, 33, 48]</th></tr>
<tr><th>OLOGIC0:OFF_INIT</th><th>[0, 32, 39]</th></tr>
<tr><th>OLOGIC0:TFF_INIT</th><th>[0, 36, 39]</th></tr>
<tr><th>OLOGIC1:INV.CLK1</th><th>[1, 32, 8]</th></tr>
<tr><th>OLOGIC1:INV.CLK2</th><th>[1, 33, 7]</th></tr>
<tr><th>OLOGIC1:INV.CLKPERF</th><th>[1, 36, 41]</th></tr>
<tr><th>OLOGIC1:INV.T1</th><th>[1, 33, 13]</th></tr>
<tr><th>OLOGIC1:INV.T2</th><th>[1, 32, 14]</th></tr>
<tr><th>OLOGIC1:INV.T3</th><th>[1, 33, 14]</th></tr>
<tr><th>OLOGIC1:INV.T4</th><th>[1, 32, 15]</th></tr>
<tr><th>OLOGIC1:OFF_INIT</th><th>[1, 33, 24]</th></tr>
<tr><th>OLOGIC1:TFF_INIT</th><th>[1, 37, 24]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:BITSLIP_ENABLE"></div>
<div id="bits-xc6v-IO-ILOGIC0:BITSLIP_SYNC"></div>
<div id="bits-xc6v-IO-ILOGIC0:DYN_CLKDIV_INV_EN"></div>
<div id="bits-xc6v-IO-ILOGIC0:DYN_CLK_INV_EN"></div>
<div id="bits-xc6v-IO-ILOGIC0:D_EMU"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF_DELAY_ENABLE"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF_REV_USED"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF_SR_SYNC"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF_SR_USED"></div>
<div id="bits-xc6v-IO-ILOGIC0:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc6v-IO-ILOGIC0:INV.CLKDIV"></div>
<div id="bits-xc6v-IO-ILOGIC0:I_DELAY_ENABLE"></div>
<div id="bits-xc6v-IO-ILOGIC0:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc6v-IO-ILOGIC0:RANK12_DLY"></div>
<div id="bits-xc6v-IO-ILOGIC0:RANK23_DLY"></div>
<div id="bits-xc6v-IO-ILOGIC0:READBACK_I"></div>
<div id="bits-xc6v-IO-ILOGIC0:SERDES"></div>
<div id="bits-xc6v-IO-ILOGIC1:BITSLIP_ENABLE"></div>
<div id="bits-xc6v-IO-ILOGIC1:BITSLIP_SYNC"></div>
<div id="bits-xc6v-IO-ILOGIC1:DYN_CLKDIV_INV_EN"></div>
<div id="bits-xc6v-IO-ILOGIC1:DYN_CLK_INV_EN"></div>
<div id="bits-xc6v-IO-ILOGIC1:D_EMU"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF_DELAY_ENABLE"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF_REV_USED"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF_SR_SYNC"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF_SR_USED"></div>
<div id="bits-xc6v-IO-ILOGIC1:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc6v-IO-ILOGIC1:INV.CLKDIV"></div>
<div id="bits-xc6v-IO-ILOGIC1:I_DELAY_ENABLE"></div>
<div id="bits-xc6v-IO-ILOGIC1:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc6v-IO-ILOGIC1:RANK12_DLY"></div>
<div id="bits-xc6v-IO-ILOGIC1:RANK23_DLY"></div>
<div id="bits-xc6v-IO-ILOGIC1:READBACK_I"></div>
<div id="bits-xc6v-IO-ILOGIC1:SERDES"></div>
<div id="bits-xc6v-IO-IOB0:DCI_T"></div>
<div id="bits-xc6v-IO-IOB0:OUTPUT_DELAY"></div>
<div id="bits-xc6v-IO-IOB0:PULL_DYNAMIC"></div>
<div id="bits-xc6v-IO-IOB0:VR"></div>
<div id="bits-xc6v-IO-IOB0:VREF_SYSMON"></div>
<div id="bits-xc6v-IO-IOB1:DCI_T"></div>
<div id="bits-xc6v-IO-IOB1:OUTPUT_DELAY"></div>
<div id="bits-xc6v-IO-IOB1:PULL_DYNAMIC"></div>
<div id="bits-xc6v-IO-IOB1:VR"></div>
<div id="bits-xc6v-IO-IOB1:VREF_SYSMON"></div>
<div id="bits-xc6v-IO-IODELAY0:CINVCTRL_SEL"></div>
<div id="bits-xc6v-IO-IODELAY0:ENABLE"></div>
<div id="bits-xc6v-IO-IODELAY0:EXTRA_DELAY"></div>
<div id="bits-xc6v-IO-IODELAY0:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc6v-IO-IODELAY0:INV.C"></div>
<div id="bits-xc6v-IO-IODELAY1:CINVCTRL_SEL"></div>
<div id="bits-xc6v-IO-IODELAY1:ENABLE"></div>
<div id="bits-xc6v-IO-IODELAY1:EXTRA_DELAY"></div>
<div id="bits-xc6v-IO-IODELAY1:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc6v-IO-IODELAY1:INV.C"></div>
<div id="bits-xc6v-IO-OLOGIC0:DDR3_BYPASS"></div>
<div id="bits-xc6v-IO-OLOGIC0:DDR3_DATA"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.CLKDIV"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.D1"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.D2"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.D3"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.D4"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.D5"></div>
<div id="bits-xc6v-IO-OLOGIC0:INV.D6"></div>
<div id="bits-xc6v-IO-OLOGIC0:MISR_ENABLE"></div>
<div id="bits-xc6v-IO-OLOGIC0:MISR_ENABLE_FDBK"></div>
<div id="bits-xc6v-IO-OLOGIC0:MISR_RESET"></div>
<div id="bits-xc6v-IO-OLOGIC0:ODELAY_USED"></div>
<div id="bits-xc6v-IO-OLOGIC0:OFF_SR_USED"></div>
<div id="bits-xc6v-IO-OLOGIC0:SELFHEAL"></div>
<div id="bits-xc6v-IO-OLOGIC0:SERDES"></div>
<div id="bits-xc6v-IO-OLOGIC0:TFF_SR_USED"></div>
<div id="bits-xc6v-IO-OLOGIC0:WC_DELAY"></div>
<div id="bits-xc6v-IO-OLOGIC1:DDR3_BYPASS"></div>
<div id="bits-xc6v-IO-OLOGIC1:DDR3_DATA"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.CLKDIV"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.D1"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.D2"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.D3"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.D4"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.D5"></div>
<div id="bits-xc6v-IO-OLOGIC1:INV.D6"></div>
<div id="bits-xc6v-IO-OLOGIC1:MISR_ENABLE"></div>
<div id="bits-xc6v-IO-OLOGIC1:MISR_ENABLE_FDBK"></div>
<div id="bits-xc6v-IO-OLOGIC1:MISR_RESET"></div>
<div id="bits-xc6v-IO-OLOGIC1:ODELAY_USED"></div>
<div id="bits-xc6v-IO-OLOGIC1:OFF_SR_USED"></div>
<div id="bits-xc6v-IO-OLOGIC1:SELFHEAL"></div>
<div id="bits-xc6v-IO-OLOGIC1:SERDES"></div>
<div id="bits-xc6v-IO-OLOGIC1:TFF_SR_USED"></div>
<div id="bits-xc6v-IO-OLOGIC1:WC_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:BITSLIP_ENABLE</th><th>[0, 27, 21]</th></tr>
<tr><th>ILOGIC0:BITSLIP_SYNC</th><th>[0, 27, 31]</th></tr>
<tr><th>ILOGIC0:DYN_CLKDIV_INV_EN</th><th>[0, 27, 9]</th></tr>
<tr><th>ILOGIC0:DYN_CLK_INV_EN</th><th>[0, 27, 23]</th></tr>
<tr><th>ILOGIC0:D_EMU</th><th>[0, 26, 32]</th></tr>
<tr><th>ILOGIC0:IFF_DELAY_ENABLE</th><th>[0, 26, 4]</th></tr>
<tr><th>ILOGIC0:IFF_REV_USED</th><th>[0, 27, 61]</th></tr>
<tr><th>ILOGIC0:IFF_SR_SYNC</th><th>[0, 26, 54]</th></tr>
<tr><th>ILOGIC0:IFF_SR_USED</th><th>[0, 27, 63]</th></tr>
<tr><th>ILOGIC0:IFF_TSBYPASS_ENABLE</th><th>[0, 26, 7]</th></tr>
<tr><th>ILOGIC0:INV.CLKDIV</th><th>[0, 26, 24]</th></tr>
<tr><th>ILOGIC0:I_DELAY_ENABLE</th><th>[0, 27, 33]</th></tr>
<tr><th>ILOGIC0:I_TSBYPASS_ENABLE</th><th>[0, 26, 8]</th></tr>
<tr><th>ILOGIC0:RANK12_DLY</th><th>[0, 26, 63]</th></tr>
<tr><th>ILOGIC0:RANK23_DLY</th><th>[0, 27, 62]</th></tr>
<tr><th>ILOGIC0:READBACK_I</th><th>[0, 26, 61]</th></tr>
<tr><th>ILOGIC0:SERDES</th><th>[0, 27, 54]</th></tr>
<tr><th>ILOGIC1:BITSLIP_ENABLE</th><th>[1, 26, 42]</th></tr>
<tr><th>ILOGIC1:BITSLIP_SYNC</th><th>[1, 26, 32]</th></tr>
<tr><th>ILOGIC1:DYN_CLKDIV_INV_EN</th><th>[1, 26, 54]</th></tr>
<tr><th>ILOGIC1:DYN_CLK_INV_EN</th><th>[1, 26, 40]</th></tr>
<tr><th>ILOGIC1:D_EMU</th><th>[1, 27, 31]</th></tr>
<tr><th>ILOGIC1:IFF_DELAY_ENABLE</th><th>[1, 27, 59]</th></tr>
<tr><th>ILOGIC1:IFF_REV_USED</th><th>[1, 26, 2]</th></tr>
<tr><th>ILOGIC1:IFF_SR_SYNC</th><th>[1, 27, 9]</th></tr>
<tr><th>ILOGIC1:IFF_SR_USED</th><th>[1, 26, 0]</th></tr>
<tr><th>ILOGIC1:IFF_TSBYPASS_ENABLE</th><th>[1, 27, 56]</th></tr>
<tr><th>ILOGIC1:INV.CLKDIV</th><th>[1, 27, 39]</th></tr>
<tr><th>ILOGIC1:I_DELAY_ENABLE</th><th>[1, 26, 30]</th></tr>
<tr><th>ILOGIC1:I_TSBYPASS_ENABLE</th><th>[1, 27, 55]</th></tr>
<tr><th>ILOGIC1:RANK12_DLY</th><th>[1, 27, 0]</th></tr>
<tr><th>ILOGIC1:RANK23_DLY</th><th>[1, 26, 1]</th></tr>
<tr><th>ILOGIC1:READBACK_I</th><th>[1, 27, 2]</th></tr>
<tr><th>ILOGIC1:SERDES</th><th>[1, 26, 9]</th></tr>
<tr><th>IOB0:DCI_T</th><th>[0, 40, 62]</th></tr>
<tr><th>IOB0:OUTPUT_DELAY</th><th>[0, 41, 51]</th></tr>
<tr><th>IOB0:PULL_DYNAMIC</th><th>[0, 41, 37]</th></tr>
<tr><th>IOB0:VR</th><th>[0, 41, 13]</th></tr>
<tr><th>IOB0:VREF_SYSMON</th><th>[0, 41, 3]</th></tr>
<tr><th>IOB1:DCI_T</th><th>[1, 41, 1]</th></tr>
<tr><th>IOB1:OUTPUT_DELAY</th><th>[1, 40, 12]</th></tr>
<tr><th>IOB1:PULL_DYNAMIC</th><th>[1, 40, 26]</th></tr>
<tr><th>IOB1:VR</th><th>[1, 40, 50]</th></tr>
<tr><th>IOB1:VREF_SYSMON</th><th>[1, 40, 60]</th></tr>
<tr><th>IODELAY0:CINVCTRL_SEL</th><th>[0, 38, 21]</th></tr>
<tr><th>IODELAY0:ENABLE</th><th>[0, 37, 53]</th></tr>
<tr><th>IODELAY0:EXTRA_DELAY</th><th>[0, 37, 60]</th></tr>
<tr><th>IODELAY0:HIGH_PERFORMANCE_MODE</th><th>[0, 37, 45]</th></tr>
<tr><th>IODELAY0:INV.C</th><th>[0, 38, 22]</th></tr>
<tr><th>IODELAY1:CINVCTRL_SEL</th><th>[1, 39, 42]</th></tr>
<tr><th>IODELAY1:ENABLE</th><th>[1, 36, 10]</th></tr>
<tr><th>IODELAY1:EXTRA_DELAY</th><th>[1, 36, 3]</th></tr>
<tr><th>IODELAY1:HIGH_PERFORMANCE_MODE</th><th>[1, 36, 18]</th></tr>
<tr><th>IODELAY1:INV.C</th><th>[1, 39, 41]</th></tr>
<tr><th>OLOGIC0:DDR3_BYPASS</th><th>[0, 36, 23]</th></tr>
<tr><th>OLOGIC0:DDR3_DATA</th><th>[0, 37, 23]</th></tr>
<tr><th>OLOGIC0:INV.CLKDIV</th><th>[0, 32, 55]</th></tr>
<tr><th>OLOGIC0:INV.D1</th><th>[0, 33, 24]</th></tr>
<tr><th>OLOGIC0:INV.D2</th><th>[0, 32, 20]</th></tr>
<tr><th>OLOGIC0:INV.D3</th><th>[0, 32, 14]</th></tr>
<tr><th>OLOGIC0:INV.D4</th><th>[0, 33, 11]</th></tr>
<tr><th>OLOGIC0:INV.D5</th><th>[0, 32, 8]</th></tr>
<tr><th>OLOGIC0:INV.D6</th><th>[0, 33, 5]</th></tr>
<tr><th>OLOGIC0:MISR_ENABLE</th><th>[0, 27, 4]</th></tr>
<tr><th>OLOGIC0:MISR_ENABLE_FDBK</th><th>[0, 27, 3]</th></tr>
<tr><th>OLOGIC0:MISR_RESET</th><th>[0, 27, 0]</th></tr>
<tr><th>OLOGIC0:ODELAY_USED</th><th>[0, 36, 40]</th></tr>
<tr><th>OLOGIC0:OFF_SR_USED</th><th>[0, 32, 54]</th></tr>
<tr><th>OLOGIC0:SELFHEAL</th><th>[0, 33, 43]</th></tr>
<tr><th>OLOGIC0:SERDES</th><th>[0, 33, 31]</th></tr>
<tr><th>OLOGIC0:TFF_SR_USED</th><th>[0, 36, 50]</th></tr>
<tr><th>OLOGIC0:WC_DELAY</th><th>[0, 37, 21]</th></tr>
<tr><th>OLOGIC1:DDR3_BYPASS</th><th>[1, 37, 40]</th></tr>
<tr><th>OLOGIC1:DDR3_DATA</th><th>[1, 36, 40]</th></tr>
<tr><th>OLOGIC1:INV.CLKDIV</th><th>[1, 33, 8]</th></tr>
<tr><th>OLOGIC1:INV.D1</th><th>[1, 32, 39]</th></tr>
<tr><th>OLOGIC1:INV.D2</th><th>[1, 33, 43]</th></tr>
<tr><th>OLOGIC1:INV.D3</th><th>[1, 33, 49]</th></tr>
<tr><th>OLOGIC1:INV.D4</th><th>[1, 32, 52]</th></tr>
<tr><th>OLOGIC1:INV.D5</th><th>[1, 33, 55]</th></tr>
<tr><th>OLOGIC1:INV.D6</th><th>[1, 32, 58]</th></tr>
<tr><th>OLOGIC1:MISR_ENABLE</th><th>[1, 26, 59]</th></tr>
<tr><th>OLOGIC1:MISR_ENABLE_FDBK</th><th>[1, 26, 60]</th></tr>
<tr><th>OLOGIC1:MISR_RESET</th><th>[1, 26, 63]</th></tr>
<tr><th>OLOGIC1:ODELAY_USED</th><th>[1, 37, 23]</th></tr>
<tr><th>OLOGIC1:OFF_SR_USED</th><th>[1, 33, 9]</th></tr>
<tr><th>OLOGIC1:SELFHEAL</th><th>[1, 32, 20]</th></tr>
<tr><th>OLOGIC1:SERDES</th><th>[1, 32, 32]</th></tr>
<tr><th>OLOGIC1:TFF_SR_USED</th><th>[1, 37, 13]</th></tr>
<tr><th>OLOGIC1:WC_DELAY</th><th>[1, 36, 42]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:TSBYPASS_MUX"></div>
<div id="bits-xc6v-IO-ILOGIC1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:TSBYPASS_MUX</th><th>[0, 26, 9]</th></tr>
<tr><th>ILOGIC1:TSBYPASS_MUX</th><th>[1, 27, 54]</th></tr>
<tr><td>T</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:DYN_OCLK_INV_EN"></div>
<div id="bits-xc6v-IO-ILOGIC1:DYN_OCLK_INV_EN"></div>
<div id="bits-xc6v-IO-IOB0:DCI_MISC"></div>
<div id="bits-xc6v-IO-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc6v-IO-IOB1:DCI_MISC"></div>
<div id="bits-xc6v-IO-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc6v-IO-OLOGIC0:TFF_SR_SYNC"></div>
<div id="bits-xc6v-IO-OLOGIC1:TFF_SR_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DYN_OCLK_INV_EN</th><th>[0, 27, 14]</th><th>[0, 26, 13]</th></tr>
<tr><th>ILOGIC1:DYN_OCLK_INV_EN</th><th>[1, 27, 50]</th><th>[1, 26, 49]</th></tr>
<tr><th>IOB0:DCI_MISC</th><th>[0, 41, 57]</th><th>[0, 40, 58]</th></tr>
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 41, 29]</th><th>[0, 40, 28]</th></tr>
<tr><th>IOB1:DCI_MISC</th><th>[1, 40, 6]</th><th>[1, 41, 5]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[1, 41, 35]</th><th>[1, 40, 34]</th></tr>
<tr><th>OLOGIC0:TFF_SR_SYNC</th><th>[0, 36, 48]</th><th>[0, 32, 32]</th></tr>
<tr><th>OLOGIC1:TFF_SR_SYNC</th><th>[1, 37, 15]</th><th>[1, 33, 31]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:INTERFACE_TYPE"></div>
<div id="bits-xc6v-IO-ILOGIC1:INTERFACE_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INTERFACE_TYPE</th><th>[0, 26, 16]</th><th>[0, 27, 10]</th><th>[0, 26, 15]</th></tr>
<tr><th>ILOGIC1:INTERFACE_TYPE</th><th>[1, 27, 47]</th><th>[1, 26, 53]</th><th>[1, 27, 48]</th></tr>
<tr><td>MEMORY</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NETWORKING</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>MEMORY_DDR3</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>OVERSAMPLE</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:DATA_WIDTH"></div>
<div id="bits-xc6v-IO-ILOGIC1:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_WIDTH</th><th>[0, 26, 23]</th><th>[0, 26, 21]</th><th>[0, 27, 18]</th><th>[0, 26, 17]</th></tr>
<tr><th>ILOGIC1:DATA_WIDTH</th><th>[1, 27, 40]</th><th>[1, 27, 42]</th><th>[1, 26, 45]</th><th>[1, 27, 46]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:INIT_BITSLIP"></div>
<div id="bits-xc6v-IO-ILOGIC1:INIT_BITSLIP"></div>
<div id="bits-xc6v-IO-OLOGIC0:INIT_ORANK1"></div>
<div id="bits-xc6v-IO-OLOGIC1:INIT_ORANK1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_BITSLIP</th><th>[0, 26, 58]</th><th>[0, 27, 49]</th><th>[0, 26, 48]</th><th>[0, 27, 43]</th><th>[0, 26, 36]</th><th>[0, 26, 28]</th></tr>
<tr><th>ILOGIC1:INIT_BITSLIP</th><th>[1, 27, 5]</th><th>[1, 26, 14]</th><th>[1, 27, 15]</th><th>[1, 26, 20]</th><th>[1, 27, 27]</th><th>[1, 27, 35]</th></tr>
<tr><th>OLOGIC0:INIT_ORANK1</th><th>[0, 32, 27]</th><th>[0, 32, 22]</th><th>[0, 33, 16]</th><th>[0, 33, 10]</th><th>[0, 33, 6]</th><th>[0, 33, 1]</th></tr>
<tr><th>OLOGIC1:INIT_ORANK1</th><th>[1, 33, 36]</th><th>[1, 33, 41]</th><th>[1, 32, 47]</th><th>[1, 32, 53]</th><th>[1, 32, 57]</th><th>[1, 32, 62]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:INIT_RANK2"></div>
<div id="bits-xc6v-IO-ILOGIC0:INIT_RANK3"></div>
<div id="bits-xc6v-IO-ILOGIC1:INIT_RANK2"></div>
<div id="bits-xc6v-IO-ILOGIC1:INIT_RANK3"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_RANK2</th><th>[0, 27, 57]</th><th>[0, 26, 50]</th><th>[0, 26, 44]</th><th>[0, 27, 39]</th><th>[0, 27, 37]</th><th>[0, 27, 29]</th></tr>
<tr><th>ILOGIC0:INIT_RANK3</th><th>[0, 26, 56]</th><th>[0, 27, 51]</th><th>[0, 26, 46]</th><th>[0, 26, 42]</th><th>[0, 26, 38]</th><th>[0, 26, 30]</th></tr>
<tr><th>ILOGIC1:INIT_RANK2</th><th>[1, 26, 6]</th><th>[1, 27, 13]</th><th>[1, 27, 19]</th><th>[1, 26, 24]</th><th>[1, 26, 26]</th><th>[1, 26, 34]</th></tr>
<tr><th>ILOGIC1:INIT_RANK3</th><th>[1, 27, 7]</th><th>[1, 26, 12]</th><th>[1, 27, 17]</th><th>[1, 27, 21]</th><th>[1, 27, 25]</th><th>[1, 27, 33]</th></tr>
<tr><td>Inverted</td><td>~[5]</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:SERDES_MODE"></div>
<div id="bits-xc6v-IO-ILOGIC1:SERDES_MODE"></div>
<div id="bits-xc6v-IO-OLOGIC0:SERDES_MODE"></div>
<div id="bits-xc6v-IO-OLOGIC1:SERDES_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:SERDES_MODE</th><th>[0, 26, 31]</th></tr>
<tr><th>ILOGIC1:SERDES_MODE</th><th>[1, 27, 32]</th></tr>
<tr><th>OLOGIC0:SERDES_MODE</th><th>[0, 37, 32]</th></tr>
<tr><th>OLOGIC1:SERDES_MODE</th><th>[1, 36, 31]</th></tr>
<tr><td>MASTER</td><td>0</td></tr>
<tr><td>SLAVE</td><td>1</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:DATA_RATE"></div>
<div id="bits-xc6v-IO-ILOGIC1:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_RATE</th><th>[0, 26, 34]</th></tr>
<tr><th>ILOGIC1:DATA_RATE</th><th>[1, 27, 29]</th></tr>
<tr><td>DDR</td><td>0</td></tr>
<tr><td>SDR</td><td>1</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:DDR_CLK_EDGE"></div>
<div id="bits-xc6v-IO-ILOGIC1:DDR_CLK_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DDR_CLK_EDGE</th><th>[0, 27, 40]</th><th>[0, 26, 53]</th></tr>
<tr><th>ILOGIC1:DDR_CLK_EDGE</th><th>[1, 26, 23]</th><th>[1, 27, 10]</th></tr>
<tr><td>SAME_EDGE_PIPELINED</td><td>0</td><td>0</td></tr>
<tr><td>OPPOSITE_EDGE</td><td>0</td><td>1</td></tr>
<tr><td>SAME_EDGE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:NUM_CE"></div>
<div id="bits-xc6v-IO-ILOGIC1:NUM_CE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:NUM_CE</th><th>[0, 26, 62]</th></tr>
<tr><th>ILOGIC1:NUM_CE</th><th>[1, 27, 1]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>2</td><td>1</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:INIT_RANK1_PARTIAL"></div>
<div id="bits-xc6v-IO-ILOGIC1:INIT_RANK1_PARTIAL"></div>
<div id="bits-xc6v-IO-IODELAY0:IDELAY_VALUE_CUR"></div>
<div id="bits-xc6v-IO-IODELAY1:IDELAY_VALUE_CUR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_RANK1_PARTIAL</th><th>[0, 27, 35]</th><th>[0, 27, 27]</th><th>[0, 26, 26]</th><th>[0, 26, 6]</th><th>[0, 27, 5]</th></tr>
<tr><th>ILOGIC1:INIT_RANK1_PARTIAL</th><th>[1, 26, 28]</th><th>[1, 26, 36]</th><th>[1, 27, 37]</th><th>[1, 27, 57]</th><th>[1, 26, 58]</th></tr>
<tr><th>IODELAY0:IDELAY_VALUE_CUR</th><th>[0, 38, 57]</th><th>[0, 38, 51]</th><th>[0, 38, 43]</th><th>[0, 38, 35]</th><th>[0, 38, 27]</th></tr>
<tr><th>IODELAY1:IDELAY_VALUE_CUR</th><th>[1, 39, 6]</th><th>[1, 39, 12]</th><th>[1, 39, 20]</th><th>[1, 39, 28]</th><th>[1, 39, 36]</th></tr>
<tr><td>Inverted</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:MISR_CLK_SELECT"></div>
<div id="bits-xc6v-IO-OLOGIC1:MISR_CLK_SELECT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MISR_CLK_SELECT</th><th>[0, 27, 8]</th><th>[0, 27, 7]</th></tr>
<tr><th>OLOGIC1:MISR_CLK_SELECT</th><th>[1, 26, 55]</th><th>[1, 26, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLK1</td><td>0</td><td>1</td></tr>
<tr><td>CLK2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:INV.CLK"></div>
<div id="bits-xc6v-IO-ILOGIC1:INV.CLK"></div>
<div id="bits-xc6v-IO-OLOGIC0:OFF_SRVAL"></div>
<div id="bits-xc6v-IO-OLOGIC0:TFF_SRVAL"></div>
<div id="bits-xc6v-IO-OLOGIC1:OFF_SRVAL"></div>
<div id="bits-xc6v-IO-OLOGIC1:TFF_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INV.CLK</th><th>[0, 27, 24]</th><th>[0, 27, 22]</th><th>[0, 27, 17]</th></tr>
<tr><th>ILOGIC1:INV.CLK</th><th>[1, 26, 46]</th><th>[1, 26, 41]</th><th>[1, 26, 39]</th></tr>
<tr><th>OLOGIC0:OFF_SRVAL</th><th>[0, 33, 36]</th><th>[0, 32, 40]</th><th>[0, 32, 38]</th></tr>
<tr><th>OLOGIC0:TFF_SRVAL</th><th>[0, 37, 44]</th><th>[0, 37, 43]</th><th>[0, 36, 46]</th></tr>
<tr><th>OLOGIC1:OFF_SRVAL</th><th>[1, 33, 25]</th><th>[1, 33, 23]</th><th>[1, 32, 27]</th></tr>
<tr><th>OLOGIC1:TFF_SRVAL</th><th>[1, 37, 17]</th><th>[1, 36, 20]</th><th>[1, 36, 19]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:INIT_BITSLIPCNT"></div>
<div id="bits-xc6v-IO-ILOGIC1:INIT_BITSLIPCNT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_BITSLIPCNT</th><th>[0, 26, 12]</th><th>[0, 27, 19]</th><th>[0, 26, 20]</th><th>[0, 27, 25]</th></tr>
<tr><th>ILOGIC1:INIT_BITSLIPCNT</th><th>[1, 27, 51]</th><th>[1, 26, 44]</th><th>[1, 27, 43]</th><th>[1, 26, 38]</th></tr>
<tr><td>Inverted</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:INIT_CE"></div>
<div id="bits-xc6v-IO-ILOGIC1:INIT_CE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INIT_CE</th><th>[0, 26, 60]</th><th>[0, 27, 59]</th></tr>
<tr><th>ILOGIC1:INIT_CE</th><th>[1, 27, 3]</th><th>[1, 26, 4]</th></tr>
<tr><td>Inverted</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6v-IO-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc6v-IO-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc6v-IO-OLOGIC0:INIT_LOADCNT"></div>
<div id="bits-xc6v-IO-OLOGIC0:INIT_ORANK2_PARTIAL"></div>
<div id="bits-xc6v-IO-OLOGIC0:INIT_TRANK1"></div>
<div id="bits-xc6v-IO-OLOGIC0:OFF_SR_SYNC"></div>
<div id="bits-xc6v-IO-OLOGIC1:INIT_LOADCNT"></div>
<div id="bits-xc6v-IO-OLOGIC1:INIT_ORANK2_PARTIAL"></div>
<div id="bits-xc6v-IO-OLOGIC1:INIT_TRANK1"></div>
<div id="bits-xc6v-IO-OLOGIC1:OFF_SR_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 41, 9]</th><th>[0, 41, 25]</th><th>[0, 40, 24]</th><th>[0, 41, 35]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[1, 40, 54]</th><th>[1, 40, 38]</th><th>[1, 41, 39]</th><th>[1, 40, 28]</th></tr>
<tr><th>OLOGIC0:INIT_LOADCNT</th><th>[0, 32, 29]</th><th>[0, 33, 23]</th><th>[0, 32, 19]</th><th>[0, 32, 13]</th></tr>
<tr><th>OLOGIC0:INIT_ORANK2_PARTIAL</th><th>[0, 37, 56]</th><th>[0, 37, 55]</th><th>[0, 36, 53]</th><th>[0, 36, 52]</th></tr>
<tr><th>OLOGIC0:INIT_TRANK1</th><th>[0, 32, 48]</th><th>[0, 33, 42]</th><th>[0, 33, 37]</th><th>[0, 32, 33]</th></tr>
<tr><th>OLOGIC0:OFF_SR_SYNC</th><th>[0, 36, 38]</th><th>[0, 33, 19]</th><th>[0, 33, 0]</th><th>[0, 32, 43]</th></tr>
<tr><th>OLOGIC1:INIT_LOADCNT</th><th>[1, 33, 34]</th><th>[1, 32, 40]</th><th>[1, 33, 44]</th><th>[1, 33, 50]</th></tr>
<tr><th>OLOGIC1:INIT_ORANK2_PARTIAL</th><th>[1, 36, 7]</th><th>[1, 36, 8]</th><th>[1, 37, 10]</th><th>[1, 37, 11]</th></tr>
<tr><th>OLOGIC1:INIT_TRANK1</th><th>[1, 33, 30]</th><th>[1, 32, 26]</th><th>[1, 32, 21]</th><th>[1, 33, 15]</th></tr>
<tr><th>OLOGIC1:OFF_SR_SYNC</th><th>[1, 37, 25]</th><th>[1, 33, 20]</th><th>[1, 32, 63]</th><th>[1, 32, 44]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:CLK_RATIO"></div>
<div id="bits-xc6v-IO-OLOGIC1:CLK_RATIO"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:CLK_RATIO</th><th>[0, 33, 44]</th><th>[0, 32, 44]</th><th>[0, 33, 45]</th><th>[0, 32, 46]</th></tr>
<tr><th>OLOGIC1:CLK_RATIO</th><th>[1, 32, 19]</th><th>[1, 33, 19]</th><th>[1, 32, 18]</th><th>[1, 33, 17]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>7_8</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:OMUX"></div>
<div id="bits-xc6v-IO-OLOGIC1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:OMUX</th><th>[0, 33, 57]</th><th>[0, 33, 58]</th><th>[0, 32, 25]</th><th>[0, 33, 26]</th><th>[0, 32, 58]</th></tr>
<tr><th>OLOGIC1:OMUX</th><th>[1, 32, 6]</th><th>[1, 32, 5]</th><th>[1, 33, 38]</th><th>[1, 32, 37]</th><th>[1, 33, 5]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SERDES_DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:D_EMU_OPTION"></div>
<div id="bits-xc6v-IO-ILOGIC1:D_EMU_OPTION"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:D_EMU_OPTION</th><th>[0, 32, 62]</th><th>[0, 33, 63]</th><th>[0, 32, 63]</th></tr>
<tr><th>ILOGIC1:D_EMU_OPTION</th><th>[1, 33, 1]</th><th>[1, 32, 0]</th><th>[1, 33, 0]</th></tr>
<tr><td>DLY3</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DLY0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DLY2</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>MATCH_DLY0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>MATCH_DLY2</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DLY1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:DATA_WIDTH"></div>
<div id="bits-xc6v-IO-OLOGIC1:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:DATA_WIDTH</th><th>[0, 32, 53]</th><th>[0, 33, 52]</th><th>[0, 32, 51]</th><th>[0, 33, 54]</th><th>[0, 33, 51]</th><th>[0, 32, 52]</th><th>[0, 33, 50]</th><th>[0, 33, 53]</th></tr>
<tr><th>OLOGIC1:DATA_WIDTH</th><th>[1, 33, 10]</th><th>[1, 32, 11]</th><th>[1, 33, 12]</th><th>[1, 32, 9]</th><th>[1, 32, 12]</th><th>[1, 33, 11]</th><th>[1, 32, 13]</th><th>[1, 32, 10]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6v-IO-ILOGIC0:MUX.CLK"></div>
<div id="bits-xc6v-IO-ILOGIC0:MUX.CLKB"></div>
<div id="bits-xc6v-IO-ILOGIC1:MUX.CLK"></div>
<div id="bits-xc6v-IO-ILOGIC1:MUX.CLKB"></div>
<div id="bits-xc6v-IO-OLOGIC0:MUX.CLK"></div>
<div id="bits-xc6v-IO-OLOGIC0:MUX.CLKB"></div>
<div id="bits-xc6v-IO-OLOGIC1:MUX.CLK"></div>
<div id="bits-xc6v-IO-OLOGIC1:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.CLK</th><th>[0, 35, 8]</th><th>[0, 34, 8]</th><th>[0, 34, 3]</th><th>[0, 35, 2]</th><th>[0, 35, 10]</th><th>[0, 35, 7]</th><th>[0, 35, 9]</th><th>[0, 34, 1]</th><th>[0, 34, 9]</th><th>[0, 34, 6]</th><th>[0, 34, 0]</th></tr>
<tr><th>ILOGIC0:MUX.CLKB</th><th>[0, 35, 39]</th><th>[0, 34, 39]</th><th>[0, 34, 34]</th><th>[0, 35, 33]</th><th>[0, 34, 41]</th><th>[0, 35, 35]</th><th>[0, 34, 38]</th><th>[0, 35, 40]</th><th>[0, 34, 32]</th><th>[0, 34, 37]</th><th>[0, 34, 31]</th></tr>
<tr><th>ILOGIC1:MUX.CLK</th><th>[1, 34, 55]</th><th>[1, 35, 55]</th><th>[1, 35, 60]</th><th>[1, 34, 61]</th><th>[1, 34, 53]</th><th>[1, 34, 56]</th><th>[1, 34, 54]</th><th>[1, 35, 62]</th><th>[1, 35, 54]</th><th>[1, 35, 57]</th><th>[1, 35, 63]</th></tr>
<tr><th>ILOGIC1:MUX.CLKB</th><th>[1, 34, 24]</th><th>[1, 35, 24]</th><th>[1, 35, 29]</th><th>[1, 34, 30]</th><th>[1, 35, 22]</th><th>[1, 34, 28]</th><th>[1, 35, 25]</th><th>[1, 34, 23]</th><th>[1, 35, 31]</th><th>[1, 35, 26]</th><th>[1, 35, 32]</th></tr>
<tr><th>OLOGIC0:MUX.CLK</th><th>[0, 35, 19]</th><th>[0, 34, 19]</th><th>[0, 35, 13]</th><th>[0, 34, 13]</th><th>[0, 34, 22]</th><th>[0, 34, 21]</th><th>[0, 34, 18]</th><th>[0, 35, 14]</th><th>[0, 34, 17]</th><th>[0, 34, 14]</th><th>[0, 34, 11]</th></tr>
<tr><th>OLOGIC0:MUX.CLKB</th><th>[0, 35, 50]</th><th>[0, 34, 50]</th><th>[0, 34, 45]</th><th>[0, 35, 44]</th><th>[0, 34, 53]</th><th>[0, 35, 43]</th><th>[0, 35, 48]</th><th>[0, 34, 52]</th><th>[0, 34, 48]</th><th>[0, 34, 42]</th><th>[0, 35, 47]</th></tr>
<tr><th>OLOGIC1:MUX.CLK</th><th>[1, 34, 44]</th><th>[1, 35, 44]</th><th>[1, 34, 50]</th><th>[1, 35, 50]</th><th>[1, 35, 41]</th><th>[1, 35, 42]</th><th>[1, 35, 45]</th><th>[1, 34, 49]</th><th>[1, 35, 46]</th><th>[1, 35, 49]</th><th>[1, 35, 52]</th></tr>
<tr><th>OLOGIC1:MUX.CLKB</th><th>[1, 34, 13]</th><th>[1, 35, 13]</th><th>[1, 35, 18]</th><th>[1, 34, 19]</th><th>[1, 35, 10]</th><th>[1, 34, 20]</th><th>[1, 34, 15]</th><th>[1, 35, 11]</th><th>[1, 35, 15]</th><th>[1, 35, 21]</th><th>[1, 34, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK6</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK7</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK8</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK9</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK10</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK11</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK4</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IOCLK5</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK6</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK7</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:MUX.CLKDIV"></div>
<div id="bits-xc6v-IO-OLOGIC0:MUX.CLKDIVB"></div>
<div id="bits-xc6v-IO-OLOGIC1:MUX.CLKDIV"></div>
<div id="bits-xc6v-IO-OLOGIC1:MUX.CLKDIVB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLKDIV</th><th>[0, 34, 25]</th><th>[0, 34, 23]</th><th>[0, 34, 28]</th><th>[0, 35, 25]</th><th>[0, 35, 30]</th><th>[0, 35, 27]</th><th>[0, 34, 27]</th><th>[0, 34, 24]</th><th>[0, 35, 23]</th></tr>
<tr><th>OLOGIC0:MUX.CLKDIVB</th><th>[0, 34, 61]</th><th>[0, 34, 56]</th><th>[0, 35, 53]</th><th>[0, 35, 56]</th><th>[0, 35, 61]</th><th>[0, 35, 58]</th><th>[0, 34, 58]</th><th>[0, 34, 55]</th><th>[0, 35, 54]</th></tr>
<tr><th>OLOGIC1:MUX.CLKDIV</th><th>[1, 35, 38]</th><th>[1, 35, 40]</th><th>[1, 35, 35]</th><th>[1, 34, 38]</th><th>[1, 34, 33]</th><th>[1, 34, 36]</th><th>[1, 35, 36]</th><th>[1, 35, 39]</th><th>[1, 34, 40]</th></tr>
<tr><th>OLOGIC1:MUX.CLKDIVB</th><th>[1, 35, 2]</th><th>[1, 35, 7]</th><th>[1, 34, 10]</th><th>[1, 34, 7]</th><th>[1, 34, 2]</th><th>[1, 34, 5]</th><th>[1, 35, 5]</th><th>[1, 35, 8]</th><th>[1, 34, 9]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK8</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RCLK4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK9</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK10</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK7</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK11</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:INTERFACE_TYPE"></div>
<div id="bits-xc6v-IO-OLOGIC1:INTERFACE_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:INTERFACE_TYPE</th><th>[0, 36, 6]</th></tr>
<tr><th>OLOGIC1:INTERFACE_TYPE</th><th>[1, 37, 57]</th></tr>
<tr><td>DEFAULT</td><td>0</td></tr>
<tr><td>MEMORY_DDR3</td><td>1</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:INIT_FIFO_RESET"></div>
<div id="bits-xc6v-IO-OLOGIC1:INIT_FIFO_RESET"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:INIT_FIFO_RESET</th><th>[0, 36, 45]</th><th>[0, 36, 56]</th><th>[0, 37, 28]</th><th>[0, 36, 5]</th><th>[0, 36, 61]</th><th>[0, 37, 33]</th><th>[0, 37, 10]</th><th>[0, 36, 22]</th><th>[0, 37, 50]</th><th>[0, 36, 21]</th><th>[0, 36, 4]</th><th>[0, 37, 9]</th><th>[0, 36, 16]</th></tr>
<tr><th>OLOGIC1:INIT_FIFO_RESET</th><th>[1, 37, 18]</th><th>[1, 37, 7]</th><th>[1, 36, 35]</th><th>[1, 37, 58]</th><th>[1, 37, 2]</th><th>[1, 36, 30]</th><th>[1, 36, 53]</th><th>[1, 37, 41]</th><th>[1, 36, 13]</th><th>[1, 37, 42]</th><th>[1, 37, 59]</th><th>[1, 36, 54]</th><th>[1, 37, 47]</th></tr>
<tr><td>Non-inverted</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:INIT_DLY_CNT"></div>
<div id="bits-xc6v-IO-OLOGIC1:INIT_DLY_CNT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:INIT_DLY_CNT</th><th>[0, 36, 42]</th><th>[0, 36, 1]</th><th>[0, 36, 47]</th><th>[0, 37, 54]</th><th>[0, 37, 13]</th><th>[0, 36, 19]</th><th>[0, 37, 63]</th><th>[0, 37, 31]</th><th>[0, 37, 59]</th><th>[0, 36, 25]</th></tr>
<tr><th>OLOGIC1:INIT_DLY_CNT</th><th>[1, 37, 21]</th><th>[1, 37, 62]</th><th>[1, 37, 16]</th><th>[1, 36, 9]</th><th>[1, 36, 50]</th><th>[1, 37, 44]</th><th>[1, 36, 0]</th><th>[1, 36, 32]</th><th>[1, 36, 4]</th><th>[1, 37, 38]</th></tr>
<tr><td>Non-inverted</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA0"></div>
<div id="bits-xc6v-IO-OLOGIC0:INIT_PIPE_DATA1"></div>
<div id="bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA0"></div>
<div id="bits-xc6v-IO-OLOGIC1:INIT_PIPE_DATA1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:INIT_PIPE_DATA0</th><th>[0, 32, 2]</th><th>[0, 33, 15]</th><th>[0, 32, 5]</th><th>[0, 33, 17]</th><th>[0, 32, 23]</th><th>[0, 32, 28]</th><th>[0, 37, 1]</th><th>[0, 36, 11]</th><th>[0, 37, 3]</th><th>[0, 37, 17]</th><th>[0, 36, 26]</th><th>[0, 36, 29]</th></tr>
<tr><th>OLOGIC0:INIT_PIPE_DATA1</th><th>[0, 33, 9]</th><th>[0, 33, 14]</th><th>[0, 33, 13]</th><th>[0, 33, 20]</th><th>[0, 32, 24]</th><th>[0, 33, 25]</th><th>[0, 37, 8]</th><th>[0, 36, 15]</th><th>[0, 37, 12]</th><th>[0, 37, 19]</th><th>[0, 37, 26]</th><th>[0, 37, 34]</th></tr>
<tr><th>OLOGIC1:INIT_PIPE_DATA0</th><th>[1, 33, 61]</th><th>[1, 32, 48]</th><th>[1, 33, 58]</th><th>[1, 32, 46]</th><th>[1, 33, 40]</th><th>[1, 33, 35]</th><th>[1, 36, 62]</th><th>[1, 37, 52]</th><th>[1, 36, 60]</th><th>[1, 36, 46]</th><th>[1, 37, 37]</th><th>[1, 37, 34]</th></tr>
<tr><th>OLOGIC1:INIT_PIPE_DATA1</th><th>[1, 32, 54]</th><th>[1, 32, 49]</th><th>[1, 32, 50]</th><th>[1, 32, 43]</th><th>[1, 33, 39]</th><th>[1, 32, 38]</th><th>[1, 36, 55]</th><th>[1, 37, 48]</th><th>[1, 36, 51]</th><th>[1, 36, 44]</th><th>[1, 36, 37]</th><th>[1, 36, 29]</th></tr>
<tr><td>Non-inverted</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:MUX.CLKPERF"></div>
<div id="bits-xc6v-IO-OLOGIC1:MUX.CLKPERF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLKPERF</th><th>[0, 36, 44]</th></tr>
<tr><th>OLOGIC1:MUX.CLKPERF</th><th>[1, 37, 19]</th></tr>
<tr><td>OCLK0</td><td>0</td></tr>
<tr><td>OCLK1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:TMUX"></div>
<div id="bits-xc6v-IO-OLOGIC1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TMUX</th><th>[0, 36, 62]</th><th>[0, 37, 61]</th><th>[0, 36, 60]</th><th>[0, 36, 59]</th><th>[0, 36, 63]</th></tr>
<tr><th>OLOGIC1:TMUX</th><th>[1, 37, 1]</th><th>[1, 36, 2]</th><th>[1, 37, 3]</th><th>[1, 37, 4]</th><th>[1, 37, 0]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SERDES_DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:INIT_FIFO_ADDR"></div>
<div id="bits-xc6v-IO-OLOGIC1:INIT_FIFO_ADDR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:INIT_FIFO_ADDR</th><th>[0, 36, 0]</th><th>[0, 36, 7]</th><th>[0, 37, 2]</th><th>[0, 36, 8]</th><th>[0, 37, 39]</th><th>[0, 36, 41]</th><th>[0, 37, 46]</th><th>[0, 36, 18]</th><th>[0, 36, 12]</th><th>[0, 37, 14]</th><th>[0, 37, 20]</th></tr>
<tr><th>OLOGIC1:INIT_FIFO_ADDR</th><th>[1, 37, 63]</th><th>[1, 37, 56]</th><th>[1, 36, 61]</th><th>[1, 37, 55]</th><th>[1, 36, 24]</th><th>[1, 37, 22]</th><th>[1, 36, 17]</th><th>[1, 37, 45]</th><th>[1, 37, 51]</th><th>[1, 36, 49]</th><th>[1, 36, 43]</th></tr>
<tr><td>Non-inverted</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-IO-OLOGIC0:TRISTATE_WIDTH"></div>
<div id="bits-xc6v-IO-OLOGIC1:TRISTATE_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TRISTATE_WIDTH</th><th>[0, 37, 49]</th></tr>
<tr><th>OLOGIC1:TRISTATE_WIDTH</th><th>[1, 36, 14]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td></tr>
</table>
<div id="bits-xc6v-IO-IOB0:NSLEW"></div>
<div id="bits-xc6v-IO-IOB0:PSLEW"></div>
<div id="bits-xc6v-IO-IOB1:NSLEW"></div>
<div id="bits-xc6v-IO-IOB1:PSLEW"></div>
<div id="bits-xc6v-IO-IODELAY0:ALT_DELAY_VALUE"></div>
<div id="bits-xc6v-IO-IODELAY0:IDELAY_VALUE_INIT"></div>
<div id="bits-xc6v-IO-IODELAY1:ALT_DELAY_VALUE"></div>
<div id="bits-xc6v-IO-IODELAY1:IDELAY_VALUE_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NSLEW</th><th>[0, 41, 43]</th><th>[0, 41, 17]</th><th>[0, 40, 32]</th><th>[0, 40, 30]</th><th>[0, 40, 44]</th></tr>
<tr><th>IOB0:PSLEW</th><th>[0, 40, 10]</th><th>[0, 40, 20]</th><th>[0, 41, 27]</th><th>[0, 41, 31]</th><th>[0, 41, 39]</th></tr>
<tr><th>IOB1:NSLEW</th><th>[1, 40, 20]</th><th>[1, 40, 46]</th><th>[1, 41, 31]</th><th>[1, 41, 33]</th><th>[1, 41, 19]</th></tr>
<tr><th>IOB1:PSLEW</th><th>[1, 41, 53]</th><th>[1, 41, 43]</th><th>[1, 40, 36]</th><th>[1, 40, 32]</th><th>[1, 40, 24]</th></tr>
<tr><th>IODELAY0:ALT_DELAY_VALUE</th><th>[0, 38, 10]</th><th>[0, 38, 11]</th><th>[0, 38, 12]</th><th>[0, 38, 13]</th><th>[0, 38, 14]</th></tr>
<tr><th>IODELAY0:IDELAY_VALUE_INIT</th><th>[0, 38, 16]</th><th>[0, 38, 17]</th><th>[0, 38, 18]</th><th>[0, 38, 19]</th><th>[0, 38, 20]</th></tr>
<tr><th>IODELAY1:ALT_DELAY_VALUE</th><th>[1, 39, 53]</th><th>[1, 39, 52]</th><th>[1, 39, 51]</th><th>[1, 39, 50]</th><th>[1, 39, 49]</th></tr>
<tr><th>IODELAY1:IDELAY_VALUE_INIT</th><th>[1, 39, 47]</th><th>[1, 39, 46]</th><th>[1, 39, 45]</th><th>[1, 39, 44]</th><th>[1, 39, 43]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-IO-IODELAY0:DELAY_TYPE"></div>
<div id="bits-xc6v-IO-IODELAY1:DELAY_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:DELAY_TYPE</th><th>[0, 38, 52]</th><th>[0, 38, 9]</th><th>[0, 38, 8]</th><th>[0, 38, 15]</th><th>[0, 38, 26]</th></tr>
<tr><th>IODELAY1:DELAY_TYPE</th><th>[1, 39, 54]</th><th>[1, 39, 11]</th><th>[1, 39, 55]</th><th>[1, 39, 48]</th><th>[1, 39, 37]</th></tr>
<tr><td>FIXED</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VARIABLE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VAR_LOADABLE</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>VARIABLE_SWAPPED</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>IO_VAR_LOADABLE</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-IO-IODELAY0:DELAY_SRC"></div>
<div id="bits-xc6v-IO-IODELAY1:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IODELAY0:DELAY_SRC</th><th>[0, 38, 42]</th><th>[0, 38, 41]</th><th>[0, 38, 44]</th><th>[0, 38, 50]</th><th>[0, 38, 49]</th></tr>
<tr><th>IODELAY1:DELAY_SRC</th><th>[1, 39, 21]</th><th>[1, 39, 22]</th><th>[1, 39, 19]</th><th>[1, 39, 13]</th><th>[1, 39, 14]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IO</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DATAIN</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKIN</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DELAYCHAIN_OSC</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6v-IO-IOB0:IBUF_MODE"></div>
<div id="bits-xc6v-IO-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 40, 4]</th><th>[0, 40, 2]</th><th>[0, 41, 63]</th><th>[0, 41, 1]</th><th>[0, 40, 0]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[1, 41, 59]</th><th>[1, 41, 61]</th><th>[1, 40, 0]</th><th>[1, 40, 62]</th><th>[1, 41, 63]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF_LP</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DIFF_LP</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMOS12</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>VREF_HP</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DIFF_HP</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6v-IO-IOB0:DCI_MODE"></div>
<div id="bits-xc6v-IO-IOB1:DCI_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCI_MODE</th><th>[0, 41, 19]</th><th>[0, 40, 12]</th><th>[0, 40, 14]</th></tr>
<tr><th>IOB1:DCI_MODE</th><th>[1, 40, 44]</th><th>[1, 41, 51]</th><th>[1, 41, 49]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OUTPUT_HALF</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TERM_VCC</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>TERM_SPLIT</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6v-IO-IOB0:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OMUX</th><th>[0, 40, 36]</th></tr>
<tr><td>O</td><td>0</td></tr>
<tr><td>OTHER_O_INV</td><td>1</td></tr>
</table>
<div id="bits-xc6v-IO-IOB0:PULL"></div>
<div id="bits-xc6v-IO-IOB1:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 40, 48]</th><th>[0, 41, 47]</th><th>[0, 40, 46]</th></tr>
<tr><th>IOB1:PULL</th><th>[1, 41, 15]</th><th>[1, 40, 16]</th><th>[1, 41, 17]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc6v-IO-IOB0:PDRIVE"></div>
<div id="bits-xc6v-IO-IOB1:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 41, 7]</th><th>[0, 40, 26]</th><th>[0, 41, 41]</th><th>[0, 41, 45]</th><th>[0, 40, 52]</th><th>[0, 40, 56]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[1, 40, 56]</th><th>[1, 41, 37]</th><th>[1, 40, 22]</th><th>[1, 40, 18]</th><th>[1, 41, 11]</th><th>[1, 41, 7]</th></tr>
<tr><td>Mixed inversion</td><td>[5]</td><td>~[4]</td><td>[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6v-IO-IOB0:LVDS"></div>
<div id="bits-xc6v-IO-IOB1:LVDS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:LVDS</th><th>[0, 41, 55]</th><th>[0, 40, 50]</th><th>[0, 40, 38]</th><th>[0, 41, 33]</th><th>[0, 41, 23]</th><th>[0, 40, 22]</th><th>[0, 40, 18]</th><th>[0, 40, 8]</th><th>[0, 41, 5]</th></tr>
<tr><th>IOB1:LVDS</th><th>[1, 40, 8]</th><th>[1, 41, 13]</th><th>[1, 41, 25]</th><th>[1, 40, 30]</th><th>[1, 40, 40]</th><th>[1, 41, 41]</th><th>[1, 41, 45]</th><th>[1, 41, 55]</th><th>[1, 40, 58]</th></tr>
<tr><td>Non-inverted</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-IO-IOB0:NDRIVE"></div>
<div id="bits-xc6v-IO-IOB1:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 40, 6]</th><th>[0, 41, 21]</th><th>[0, 40, 34]</th><th>[0, 40, 42]</th><th>[0, 41, 49]</th><th>[0, 41, 61]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[1, 41, 57]</th><th>[1, 40, 42]</th><th>[1, 41, 29]</th><th>[1, 41, 21]</th><th>[1, 40, 14]</th><th>[1, 40, 2]</th></tr>
<tr><td>Mixed inversion</td><td>[5]</td><td>[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
</section>
<section id="bitstream-hclk-ioi">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK_IOI</span></code><a class="headerlink" href="#bitstream-hclk-ioi" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="45">HCLK_IOI bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="44">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th><th>40</th><th>41</th><th>42</th><th>43</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.RCLK0" title="HCLK_IOI:BUF.RCLK0">HCLK_IOI:BUF.RCLK0</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK0" title="HCLK_IOI:MUX.RCLK0[2]">HCLK_IOI:MUX.RCLK0[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.PERF2" title="HCLK_IOI:BUF.PERF2">HCLK_IOI:BUF.PERF2</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.PERF3" title="HCLK_IOI:BUF.PERF3">HCLK_IOI:BUF.PERF3</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PREF_TERM_VCC" title="DCI:PREF_TERM_VCC[0]">DCI:PREF_TERM_VCC[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PREF_OUTPUT" title="DCI:PREF_OUTPUT[0]">DCI:PREF_OUTPUT[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[15]">LVDS:LVDSBIAS[15]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_VCC" title="DCI:PMASK_TERM_VCC[0]">DCI:PMASK_TERM_VCC[0]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.RCLK1" title="HCLK_IOI:BUF.RCLK1">HCLK_IOI:BUF.RCLK1</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK0" title="HCLK_IOI:MUX.RCLK0[1]">HCLK_IOI:MUX.RCLK0[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.PERF1" title="HCLK_IOI:BUF.PERF1">HCLK_IOI:BUF.PERF1</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PREF_TERM_VCC" title="DCI:PREF_TERM_VCC[1]">DCI:PREF_TERM_VCC[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PREF_OUTPUT" title="DCI:PREF_OUTPUT[1]">DCI:PREF_OUTPUT[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[14]">LVDS:LVDSBIAS[14]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NMASK_TERM_SPLIT" title="DCI:NMASK_TERM_SPLIT[0]">DCI:NMASK_TERM_SPLIT[0]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.RCLK2" title="HCLK_IOI:BUF.RCLK2">HCLK_IOI:BUF.RCLK2</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[8]">BUFR0:MUX.I[8]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[0]">BUFR0:MUX.I[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK0" title="HCLK_IOI:MUX.RCLK0[3]">HCLK_IOI:MUX.RCLK0[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK6" title="HCLK_IOI:DELAY.IOCLK6">HCLK_IOI:DELAY.IOCLK6</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.IOCLK6" title="HCLK_IOI:BUF.IOCLK6">HCLK_IOI:BUF.IOCLK6</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NREF_OUTPUT" title="DCI:NREF_OUTPUT[0]">DCI:NREF_OUTPUT[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PREF_OUTPUT_HALF" title="DCI:PREF_OUTPUT_HALF[0]">DCI:PREF_OUTPUT_HALF[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[13]">LVDS:LVDSBIAS[13]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NMASK_TERM_SPLIT" title="DCI:NMASK_TERM_SPLIT[1]">DCI:NMASK_TERM_SPLIT[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.RCLK3" title="HCLK_IOI:BUF.RCLK3">HCLK_IOI:BUF.RCLK3</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[9]">BUFR0:MUX.I[9]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[1]">BUFR0:MUX.I[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK1" title="HCLK_IOI:MUX.RCLK1[2]">HCLK_IOI:MUX.RCLK1[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-BUFIODQS2:ENABLE" title="BUFIODQS2:ENABLE">BUFIODQS2:ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NREF_OUTPUT" title="DCI:NREF_OUTPUT[1]">DCI:NREF_OUTPUT[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PREF_OUTPUT_HALF" title="DCI:PREF_OUTPUT_HALF[1]">DCI:PREF_OUTPUT_HALF[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[12]">LVDS:LVDSBIAS[12]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NMASK_TERM_SPLIT" title="DCI:NMASK_TERM_SPLIT[2]">DCI:NMASK_TERM_SPLIT[2]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.RCLK4" title="HCLK_IOI:BUF.RCLK4">HCLK_IOI:BUF.RCLK4</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[10]">BUFR0:MUX.I[10]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[2]">BUFR0:MUX.I[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK1" title="HCLK_IOI:MUX.RCLK1[1]">HCLK_IOI:MUX.RCLK1[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[1]">BUFR0:BUFR_DIVIDE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK2" title="HCLK_IOI:DELAY.IOCLK2">HCLK_IOI:DELAY.IOCLK2</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFIODQS2:DQSMASK_ENABLE" title="BUFIODQS2:DQSMASK_ENABLE">BUFIODQS2:DQSMASK_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NREF_OUTPUT_HALF" title="DCI:NREF_OUTPUT_HALF[0]">DCI:NREF_OUTPUT_HALF[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PREF_OUTPUT_HALF" title="DCI:PREF_OUTPUT_HALF[2]">DCI:PREF_OUTPUT_HALF[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[11]">LVDS:LVDSBIAS[11]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NMASK_TERM_SPLIT" title="DCI:NMASK_TERM_SPLIT[3]">DCI:NMASK_TERM_SPLIT[3]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.RCLK5" title="HCLK_IOI:BUF.RCLK5">HCLK_IOI:BUF.RCLK5</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[11]">BUFR0:MUX.I[11]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[3]">BUFR0:MUX.I[3]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK1" title="HCLK_IOI:MUX.RCLK1[3]">HCLK_IOI:MUX.RCLK1[3]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[2]">BUFR0:BUFR_DIVIDE[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-BUFIODQS3:DQSMASK_ENABLE" title="BUFIODQS3:DQSMASK_ENABLE">BUFIODQS3:DQSMASK_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NREF_OUTPUT_HALF" title="DCI:NREF_OUTPUT_HALF[1]">DCI:NREF_OUTPUT_HALF[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PREF_TERM_SPLIT" title="DCI:PREF_TERM_SPLIT[0]">DCI:PREF_TERM_SPLIT[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[10]">LVDS:LVDSBIAS[10]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NMASK_TERM_SPLIT" title="DCI:NMASK_TERM_SPLIT[4]">DCI:NMASK_TERM_SPLIT[4]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[11]">IDELAYCTRL:MUX.REFCLK[11]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK0" title="HCLK_IOI:MUX.RCLK0[0]">HCLK_IOI:MUX.RCLK0[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK0" title="HCLK_IOI:BUF.HCLK0">HCLK_IOI:BUF.HCLK0</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[12]">BUFR0:MUX.I[12]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[4]">BUFR0:MUX.I[4]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK2" title="HCLK_IOI:MUX.RCLK2[2]">HCLK_IOI:MUX.RCLK2[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[3]">BUFR0:BUFR_DIVIDE[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK3" title="HCLK_IOI:DELAY.IOCLK3">HCLK_IOI:DELAY.IOCLK3</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFIODQS2:MUX.I" title="BUFIODQS2:MUX.I">BUFIODQS2:MUX.I</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NREF_OUTPUT_HALF" title="DCI:NREF_OUTPUT_HALF[2]">DCI:NREF_OUTPUT_HALF[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PREF_TERM_SPLIT" title="DCI:PREF_TERM_SPLIT[1]">DCI:PREF_TERM_SPLIT[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[9]">LVDS:LVDSBIAS[9]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NMASK_TERM_SPLIT" title="DCI:NMASK_TERM_SPLIT[5]">DCI:NMASK_TERM_SPLIT[5]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[10]">IDELAYCTRL:MUX.REFCLK[10]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK1" title="HCLK_IOI:MUX.RCLK1[0]">HCLK_IOI:MUX.RCLK1[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK1" title="HCLK_IOI:BUF.HCLK1">HCLK_IOI:BUF.HCLK1</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[13]">BUFR0:MUX.I[13]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[5]">BUFR0:MUX.I[5]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK2" title="HCLK_IOI:MUX.RCLK2[1]">HCLK_IOI:MUX.RCLK2[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[0]">BUFR0:BUFR_DIVIDE[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-BUFIODQS3:MUX.I" title="BUFIODQS3:MUX.I">BUFIODQS3:MUX.I</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PREF_TERM_SPLIT" title="DCI:PREF_TERM_SPLIT[2]">DCI:PREF_TERM_SPLIT[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[8]">LVDS:LVDSBIAS[8]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_SPLIT" title="DCI:PMASK_TERM_SPLIT[0]">DCI:PMASK_TERM_SPLIT[0]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[9]">IDELAYCTRL:MUX.REFCLK[9]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK2" title="HCLK_IOI:MUX.RCLK2[0]">HCLK_IOI:MUX.RCLK2[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK2" title="HCLK_IOI:BUF.HCLK2">HCLK_IOI:BUF.HCLK2</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[15]">BUFR0:MUX.I[15]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[6]">BUFR0:MUX.I[6]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK2" title="HCLK_IOI:MUX.RCLK2[3]">HCLK_IOI:MUX.RCLK2[3]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:ENABLE" title="BUFR0:ENABLE">BUFR0:ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK7" title="HCLK_IOI:DELAY.IOCLK7">HCLK_IOI:DELAY.IOCLK7</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFIODQS3:ENABLE" title="BUFIODQS3:ENABLE">BUFIODQS3:ENABLE</a></td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:HIGH_PERFORMANCE_MODE" title="IDELAYCTRL:HIGH_PERFORMANCE_MODE">IDELAYCTRL:HIGH_PERFORMANCE_MODE</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFO0:MUX.I" title="BUFO0:MUX.I[0]">BUFO0:MUX.I[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[7]">LVDS:LVDSBIAS[7]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_SPLIT" title="DCI:PMASK_TERM_SPLIT[1]">DCI:PMASK_TERM_SPLIT[1]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[8]">IDELAYCTRL:MUX.REFCLK[8]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK3" title="HCLK_IOI:MUX.RCLK3[0]">HCLK_IOI:MUX.RCLK3[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK3" title="HCLK_IOI:BUF.HCLK3">HCLK_IOI:BUF.HCLK3</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[14]">BUFR0:MUX.I[14]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR0:MUX.I" title="BUFR0:MUX.I[7]">BUFR0:MUX.I[7]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK3" title="HCLK_IOI:MUX.RCLK3[2]">HCLK_IOI:MUX.RCLK3[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.PERF0" title="HCLK_IOI:BUF.PERF0">HCLK_IOI:BUF.PERF0</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.IOCLK7" title="HCLK_IOI:BUF.IOCLK7">HCLK_IOI:BUF.IOCLK7</a></td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-BUFO0:MUX.I" title="BUFO0:MUX.I[2]">BUFO0:MUX.I[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NREF_TERM_SPLIT" title="DCI:NREF_TERM_SPLIT[0]">DCI:NREF_TERM_SPLIT[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:TEST_ENABLE" title="DCI:TEST_ENABLE[1]">DCI:TEST_ENABLE[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[6]">LVDS:LVDSBIAS[6]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_SPLIT" title="DCI:PMASK_TERM_SPLIT[2]">DCI:PMASK_TERM_SPLIT[2]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[7]">IDELAYCTRL:MUX.REFCLK[7]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK4" title="HCLK_IOI:MUX.RCLK4[0]">HCLK_IOI:MUX.RCLK4[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK4" title="HCLK_IOI:BUF.HCLK4">HCLK_IOI:BUF.HCLK4</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[8]">BUFR1:MUX.I[8]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[0]">BUFR1:MUX.I[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK3" title="HCLK_IOI:MUX.RCLK3[1]">HCLK_IOI:MUX.RCLK3[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.IOCLK4" title="HCLK_IOI:BUF.IOCLK4">HCLK_IOI:BUF.IOCLK4</a></td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-BUFO0:MUX.I" title="BUFO0:MUX.I[3]">BUFO0:MUX.I[3]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NREF_TERM_SPLIT" title="DCI:NREF_TERM_SPLIT[1]">DCI:NREF_TERM_SPLIT[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[2]">INTERNAL_VREF:VREF[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[5]">LVDS:LVDSBIAS[5]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_SPLIT" title="DCI:PMASK_TERM_SPLIT[3]">DCI:PMASK_TERM_SPLIT[3]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[6]">IDELAYCTRL:MUX.REFCLK[6]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK5" title="HCLK_IOI:MUX.RCLK5[0]">HCLK_IOI:MUX.RCLK5[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK5" title="HCLK_IOI:BUF.HCLK5">HCLK_IOI:BUF.HCLK5</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[9]">BUFR1:MUX.I[9]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[1]">BUFR1:MUX.I[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK3" title="HCLK_IOI:MUX.RCLK3[3]">HCLK_IOI:MUX.RCLK3[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK4" title="HCLK_IOI:DELAY.IOCLK4">HCLK_IOI:DELAY.IOCLK4</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFIODQS0:ENABLE" title="BUFIODQS0:ENABLE">BUFIODQS0:ENABLE</a></td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-BUFO1:MUX.I" title="BUFO1:MUX.I[2]">BUFO1:MUX.I[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:NREF_TERM_SPLIT" title="DCI:NREF_TERM_SPLIT[2]">DCI:NREF_TERM_SPLIT[2]</a></td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[4]">LVDS:LVDSBIAS[4]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_SPLIT" title="DCI:PMASK_TERM_SPLIT[4]">DCI:PMASK_TERM_SPLIT[4]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[5]">IDELAYCTRL:MUX.REFCLK[5]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:UNUSED.RCLK0" title="HCLK_IOI:UNUSED.RCLK0">HCLK_IOI:UNUSED.RCLK0</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK6" title="HCLK_IOI:BUF.HCLK6">HCLK_IOI:BUF.HCLK6</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[10]">BUFR1:MUX.I[10]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[2]">BUFR1:MUX.I[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK4" title="HCLK_IOI:MUX.RCLK4[2]">HCLK_IOI:MUX.RCLK4[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-BUFIODQS0:DQSMASK_ENABLE" title="BUFIODQS0:DQSMASK_ENABLE">BUFIODQS0:DQSMASK_ENABLE</a></td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MODE" title="IDELAYCTRL:MODE[3]">IDELAYCTRL:MODE[3]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFO1:MUX.I" title="BUFO1:MUX.I[0]">BUFO1:MUX.I[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[0]">INTERNAL_VREF:VREF[0]</a></td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[3]">LVDS:LVDSBIAS[3]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_SPLIT" title="DCI:PMASK_TERM_SPLIT[5]">DCI:PMASK_TERM_SPLIT[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[4]">IDELAYCTRL:MUX.REFCLK[4]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:UNUSED.RCLK1" title="HCLK_IOI:UNUSED.RCLK1">HCLK_IOI:UNUSED.RCLK1</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK7" title="HCLK_IOI:BUF.HCLK7">HCLK_IOI:BUF.HCLK7</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[11]">BUFR1:MUX.I[11]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[3]">BUFR1:MUX.I[3]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK4" title="HCLK_IOI:MUX.RCLK4[1]">HCLK_IOI:MUX.RCLK4[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:ENABLE" title="BUFR1:ENABLE">BUFR1:ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK0" title="HCLK_IOI:DELAY.IOCLK0">HCLK_IOI:DELAY.IOCLK0</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFIODQS1:DQSMASK_ENABLE" title="BUFIODQS1:DQSMASK_ENABLE">BUFIODQS1:DQSMASK_ENABLE</a></td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-BUFO1:MUX.I" title="BUFO1:MUX.I[3]">BUFO1:MUX.I[3]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:CASCADE_FROM_ABOVE" title="DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</a></td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[2]">LVDS:LVDSBIAS[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_VCC" title="DCI:PMASK_TERM_VCC[1]">DCI:PMASK_TERM_VCC[1]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[3]">IDELAYCTRL:MUX.REFCLK[3]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:UNUSED.RCLK2" title="HCLK_IOI:UNUSED.RCLK2">HCLK_IOI:UNUSED.RCLK2</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK8" title="HCLK_IOI:BUF.HCLK8">HCLK_IOI:BUF.HCLK8</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[12]">BUFR1:MUX.I[12]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[4]">BUFR1:MUX.I[4]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK4" title="HCLK_IOI:MUX.RCLK4[3]">HCLK_IOI:MUX.RCLK4[3]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[1]">BUFR1:BUFR_DIVIDE[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-BUFIODQS0:MUX.I" title="BUFIODQS0:MUX.I">BUFIODQS0:MUX.I</a></td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MODE" title="IDELAYCTRL:MODE[1]">IDELAYCTRL:MODE[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.VOCLK0" title="HCLK_IOI:BUF.VOCLK0">HCLK_IOI:BUF.VOCLK0</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:CASCADE_FROM_BELOW" title="DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[16]">LVDS:LVDSBIAS[16]</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[1]">LVDS:LVDSBIAS[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_VCC" title="DCI:PMASK_TERM_VCC[2]">DCI:PMASK_TERM_VCC[2]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[2]">IDELAYCTRL:MUX.REFCLK[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:UNUSED.RCLK3" title="HCLK_IOI:UNUSED.RCLK3">HCLK_IOI:UNUSED.RCLK3</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK9" title="HCLK_IOI:BUF.HCLK9">HCLK_IOI:BUF.HCLK9</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[13]">BUFR1:MUX.I[13]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[5]">BUFR1:MUX.I[5]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK5" title="HCLK_IOI:MUX.RCLK5[2]">HCLK_IOI:MUX.RCLK5[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[2]">BUFR1:BUFR_DIVIDE[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK1" title="HCLK_IOI:DELAY.IOCLK1">HCLK_IOI:DELAY.IOCLK1</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFIODQS1:MUX.I" title="BUFIODQS1:MUX.I">BUFIODQS1:MUX.I</a></td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MODE" title="IDELAYCTRL:MODE[0]">IDELAYCTRL:MODE[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.VOCLK1" title="HCLK_IOI:BUF.VOCLK1">HCLK_IOI:BUF.VOCLK1</a></td><td><a href="#bits-xc6v-HCLK_IOI-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[4]">INTERNAL_VREF:VREF[4]</a></td><td><a href="#bits-xc6v-HCLK_IOI-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[3]">INTERNAL_VREF:VREF[3]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:DYNAMIC_ENABLE" title="DCI:DYNAMIC_ENABLE">DCI:DYNAMIC_ENABLE</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_VCC" title="DCI:PMASK_TERM_VCC[3]">DCI:PMASK_TERM_VCC[3]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[1]">IDELAYCTRL:MUX.REFCLK[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:UNUSED.RCLK4" title="HCLK_IOI:UNUSED.RCLK4">HCLK_IOI:UNUSED.RCLK4</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK10" title="HCLK_IOI:BUF.HCLK10">HCLK_IOI:BUF.HCLK10</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[15]">BUFR1:MUX.I[15]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[6]">BUFR1:MUX.I[6]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK5" title="HCLK_IOI:MUX.RCLK5[1]">HCLK_IOI:MUX.RCLK5[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[3]">BUFR1:BUFR_DIVIDE[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-BUFIODQS1:ENABLE" title="BUFIODQS1:ENABLE">BUFIODQS1:ENABLE</a></td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MODE" title="IDELAYCTRL:MODE[2]">IDELAYCTRL:MODE[2]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFO0:MUX.I" title="BUFO0:MUX.I[1]">BUFO0:MUX.I[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[5]">INTERNAL_VREF:VREF[5]</a></td><td><a href="#bits-xc6v-HCLK_IOI-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[1]">INTERNAL_VREF:VREF[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[0]">LVDS:LVDSBIAS[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_VCC" title="DCI:PMASK_TERM_VCC[4]">DCI:PMASK_TERM_VCC[4]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[0]">IDELAYCTRL:MUX.REFCLK[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:UNUSED.RCLK5" title="HCLK_IOI:UNUSED.RCLK5">HCLK_IOI:UNUSED.RCLK5</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK11" title="HCLK_IOI:BUF.HCLK11">HCLK_IOI:BUF.HCLK11</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[14]">BUFR1:MUX.I[14]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:MUX.I" title="BUFR1:MUX.I[7]">BUFR1:MUX.I[7]</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK5" title="HCLK_IOI:MUX.RCLK5[3]">HCLK_IOI:MUX.RCLK5[3]</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[0]">BUFR1:BUFR_DIVIDE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK5" title="HCLK_IOI:DELAY.IOCLK5">HCLK_IOI:DELAY.IOCLK5</a></td><td><a href="#bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.IOCLK5" title="HCLK_IOI:BUF.IOCLK5">HCLK_IOI:BUF.IOCLK5</a></td><td><a href="#bits-xc6v-HCLK_IOI-IDELAYCTRL:RESET_STYLE" title="IDELAYCTRL:RESET_STYLE">IDELAYCTRL:RESET_STYLE</a></td><td><a href="#bits-xc6v-HCLK_IOI-BUFO1:MUX.I" title="BUFO1:MUX.I[1]">BUFO1:MUX.I[1]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:TEST_ENABLE" title="DCI:TEST_ENABLE[0]">DCI:TEST_ENABLE[0]</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:QUIET" title="DCI:QUIET">DCI:QUIET</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:ENABLE" title="DCI:ENABLE">DCI:ENABLE</a></td><td><a href="#bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_VCC" title="DCI:PMASK_TERM_VCC[5]">DCI:PMASK_TERM_VCC[5]</a></td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-IDELAYCTRL:MUX.REFCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAYCTRL:MUX.REFCLK</th><th>[0, 27, 20]</th><th>[0, 27, 21]</th><th>[0, 27, 22]</th><th>[0, 27, 23]</th><th>[0, 27, 24]</th><th>[0, 27, 25]</th><th>[0, 27, 26]</th><th>[0, 27, 27]</th><th>[0, 27, 28]</th><th>[0, 27, 29]</th><th>[0, 27, 30]</th><th>[0, 27, 31]</th></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK6</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK7</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK8</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK9</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK10</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK11</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK0"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK1"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK2"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK3"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK4"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:MUX.RCLK5"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>HCLK_IOI:MUX.RCLK0</th><th>[0, 32, 16]</th><th>[0, 32, 14]</th><th>[0, 32, 15]</th><th>[0, 28, 20]</th></tr>
<tr><th>HCLK_IOI:MUX.RCLK1</th><th>[0, 32, 19]</th><th>[0, 32, 17]</th><th>[0, 32, 18]</th><th>[0, 28, 21]</th></tr>
<tr><th>HCLK_IOI:MUX.RCLK2</th><th>[0, 32, 22]</th><th>[0, 32, 20]</th><th>[0, 32, 21]</th><th>[0, 28, 22]</th></tr>
<tr><th>HCLK_IOI:MUX.RCLK3</th><th>[0, 32, 25]</th><th>[0, 32, 23]</th><th>[0, 32, 24]</th><th>[0, 28, 23]</th></tr>
<tr><th>HCLK_IOI:MUX.RCLK4</th><th>[0, 32, 28]</th><th>[0, 32, 26]</th><th>[0, 32, 27]</th><th>[0, 28, 24]</th></tr>
<tr><th>HCLK_IOI:MUX.RCLK5</th><th>[0, 32, 31]</th><th>[0, 32, 29]</th><th>[0, 32, 30]</th><th>[0, 28, 25]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VRCLK0_N</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VRCLK0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>VRCLK1_N</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>VRCLK1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>VRCLK0_S</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VRCLK1_S</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-BUFIODQS0:DQSMASK_ENABLE"></div>
<div id="bits-xc6v-HCLK_IOI-BUFIODQS0:ENABLE"></div>
<div id="bits-xc6v-HCLK_IOI-BUFIODQS1:DQSMASK_ENABLE"></div>
<div id="bits-xc6v-HCLK_IOI-BUFIODQS1:ENABLE"></div>
<div id="bits-xc6v-HCLK_IOI-BUFIODQS2:DQSMASK_ENABLE"></div>
<div id="bits-xc6v-HCLK_IOI-BUFIODQS2:ENABLE"></div>
<div id="bits-xc6v-HCLK_IOI-BUFIODQS3:DQSMASK_ENABLE"></div>
<div id="bits-xc6v-HCLK_IOI-BUFIODQS3:ENABLE"></div>
<div id="bits-xc6v-HCLK_IOI-BUFR0:ENABLE"></div>
<div id="bits-xc6v-HCLK_IOI-BUFR1:ENABLE"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:CASCADE_FROM_ABOVE"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:CASCADE_FROM_BELOW"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:DYNAMIC_ENABLE"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:ENABLE"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:QUIET"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK0"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK1"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK10"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK11"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK2"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK3"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK4"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK5"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK6"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK7"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK8"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.HCLK9"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.IOCLK4"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.IOCLK5"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.IOCLK6"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.IOCLK7"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.PERF0"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.PERF1"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.PERF2"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.PERF3"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.RCLK0"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.RCLK1"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.RCLK2"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.RCLK3"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.RCLK4"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.RCLK5"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.VOCLK0"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:BUF.VOCLK1"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK0"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK1"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK2"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK3"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK4"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK5"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK6"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:DELAY.IOCLK7"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:UNUSED.RCLK0"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:UNUSED.RCLK1"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:UNUSED.RCLK2"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:UNUSED.RCLK3"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:UNUSED.RCLK4"></div>
<div id="bits-xc6v-HCLK_IOI-HCLK_IOI:UNUSED.RCLK5"></div>
<div id="bits-xc6v-HCLK_IOI-IDELAYCTRL:HIGH_PERFORMANCE_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIODQS0:DQSMASK_ENABLE</th><th>[0, 37, 26]</th></tr>
<tr><th>BUFIODQS0:ENABLE</th><th>[0, 37, 25]</th></tr>
<tr><th>BUFIODQS1:DQSMASK_ENABLE</th><th>[0, 37, 27]</th></tr>
<tr><th>BUFIODQS1:ENABLE</th><th>[0, 37, 30]</th></tr>
<tr><th>BUFIODQS2:DQSMASK_ENABLE</th><th>[0, 37, 18]</th></tr>
<tr><th>BUFIODQS2:ENABLE</th><th>[0, 37, 17]</th></tr>
<tr><th>BUFIODQS3:DQSMASK_ENABLE</th><th>[0, 37, 19]</th></tr>
<tr><th>BUFIODQS3:ENABLE</th><th>[0, 37, 22]</th></tr>
<tr><th>BUFR0:ENABLE</th><th>[0, 33, 22]</th></tr>
<tr><th>BUFR1:ENABLE</th><th>[0, 33, 27]</th></tr>
<tr><th>DCI:CASCADE_FROM_ABOVE</th><th>[0, 40, 27]</th></tr>
<tr><th>DCI:CASCADE_FROM_BELOW</th><th>[0, 40, 28]</th></tr>
<tr><th>DCI:DYNAMIC_ENABLE</th><th>[0, 42, 29]</th></tr>
<tr><th>DCI:ENABLE</th><th>[0, 42, 31]</th></tr>
<tr><th>DCI:QUIET</th><th>[0, 41, 31]</th></tr>
<tr><th>HCLK_IOI:BUF.HCLK0</th><th>[0, 29, 20]</th></tr>
<tr><th>HCLK_IOI:BUF.HCLK1</th><th>[0, 29, 21]</th></tr>
<tr><th>HCLK_IOI:BUF.HCLK10</th><th>[0, 29, 30]</th></tr>
<tr><th>HCLK_IOI:BUF.HCLK11</th><th>[0, 29, 31]</th></tr>
<tr><th>HCLK_IOI:BUF.HCLK2</th><th>[0, 29, 22]</th></tr>
<tr><th>HCLK_IOI:BUF.HCLK3</th><th>[0, 29, 23]</th></tr>
<tr><th>HCLK_IOI:BUF.HCLK4</th><th>[0, 29, 24]</th></tr>
<tr><th>HCLK_IOI:BUF.HCLK5</th><th>[0, 29, 25]</th></tr>
<tr><th>HCLK_IOI:BUF.HCLK6</th><th>[0, 29, 26]</th></tr>
<tr><th>HCLK_IOI:BUF.HCLK7</th><th>[0, 29, 27]</th></tr>
<tr><th>HCLK_IOI:BUF.HCLK8</th><th>[0, 29, 28]</th></tr>
<tr><th>HCLK_IOI:BUF.HCLK9</th><th>[0, 29, 29]</th></tr>
<tr><th>HCLK_IOI:BUF.IOCLK4</th><th>[0, 37, 24]</th></tr>
<tr><th>HCLK_IOI:BUF.IOCLK5</th><th>[0, 37, 31]</th></tr>
<tr><th>HCLK_IOI:BUF.IOCLK6</th><th>[0, 37, 16]</th></tr>
<tr><th>HCLK_IOI:BUF.IOCLK7</th><th>[0, 37, 23]</th></tr>
<tr><th>HCLK_IOI:BUF.PERF0</th><th>[0, 36, 23]</th></tr>
<tr><th>HCLK_IOI:BUF.PERF1</th><th>[0, 37, 15]</th></tr>
<tr><th>HCLK_IOI:BUF.PERF2</th><th>[0, 36, 14]</th></tr>
<tr><th>HCLK_IOI:BUF.PERF3</th><th>[0, 37, 14]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK0</th><th>[0, 29, 14]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK1</th><th>[0, 29, 15]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK2</th><th>[0, 29, 16]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK3</th><th>[0, 29, 17]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK4</th><th>[0, 29, 18]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK5</th><th>[0, 29, 19]</th></tr>
<tr><th>HCLK_IOI:BUF.VOCLK0</th><th>[0, 39, 28]</th></tr>
<tr><th>HCLK_IOI:BUF.VOCLK1</th><th>[0, 39, 29]</th></tr>
<tr><th>HCLK_IOI:DELAY.IOCLK0</th><th>[0, 36, 27]</th></tr>
<tr><th>HCLK_IOI:DELAY.IOCLK1</th><th>[0, 36, 29]</th></tr>
<tr><th>HCLK_IOI:DELAY.IOCLK2</th><th>[0, 36, 18]</th></tr>
<tr><th>HCLK_IOI:DELAY.IOCLK3</th><th>[0, 36, 20]</th></tr>
<tr><th>HCLK_IOI:DELAY.IOCLK4</th><th>[0, 36, 25]</th></tr>
<tr><th>HCLK_IOI:DELAY.IOCLK5</th><th>[0, 36, 31]</th></tr>
<tr><th>HCLK_IOI:DELAY.IOCLK6</th><th>[0, 36, 16]</th></tr>
<tr><th>HCLK_IOI:DELAY.IOCLK7</th><th>[0, 36, 22]</th></tr>
<tr><th>HCLK_IOI:UNUSED.RCLK0</th><th>[0, 28, 26]</th></tr>
<tr><th>HCLK_IOI:UNUSED.RCLK1</th><th>[0, 28, 27]</th></tr>
<tr><th>HCLK_IOI:UNUSED.RCLK2</th><th>[0, 28, 28]</th></tr>
<tr><th>HCLK_IOI:UNUSED.RCLK3</th><th>[0, 28, 29]</th></tr>
<tr><th>HCLK_IOI:UNUSED.RCLK4</th><th>[0, 28, 30]</th></tr>
<tr><th>HCLK_IOI:UNUSED.RCLK5</th><th>[0, 28, 31]</th></tr>
<tr><th>IDELAYCTRL:HIGH_PERFORMANCE_MODE</th><th>[0, 38, 22]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-BUFR0:MUX.I"></div>
<div id="bits-xc6v-HCLK_IOI-BUFR1:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFR0:MUX.I</th><th>[0, 30, 22]</th><th>[0, 30, 23]</th><th>[0, 30, 21]</th><th>[0, 30, 20]</th><th>[0, 30, 19]</th><th>[0, 30, 18]</th><th>[0, 30, 17]</th><th>[0, 30, 16]</th><th>[0, 31, 23]</th><th>[0, 31, 22]</th><th>[0, 31, 21]</th><th>[0, 31, 20]</th><th>[0, 31, 19]</th><th>[0, 31, 18]</th><th>[0, 31, 17]</th><th>[0, 31, 16]</th></tr>
<tr><th>BUFR1:MUX.I</th><th>[0, 30, 30]</th><th>[0, 30, 31]</th><th>[0, 30, 29]</th><th>[0, 30, 28]</th><th>[0, 30, 27]</th><th>[0, 30, 26]</th><th>[0, 30, 25]</th><th>[0, 30, 24]</th><th>[0, 31, 31]</th><th>[0, 31, 30]</th><th>[0, 31, 29]</th><th>[0, 31, 28]</th><th>[0, 31, 27]</th><th>[0, 31, 26]</th><th>[0, 31, 25]</th><th>[0, 31, 24]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>BUFIO0_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>BUFIO1_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>BUFIO2_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>BUFIO3_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MGT0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MGT1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MGT2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MGT3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MGT4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MGT5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MGT6</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MGT7</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MGT8</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MGT9</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-BUFR0:BUFR_DIVIDE"></div>
<div id="bits-xc6v-HCLK_IOI-BUFR1:BUFR_DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFR0:BUFR_DIVIDE</th><th>[0, 33, 20]</th><th>[0, 33, 19]</th><th>[0, 33, 18]</th><th>[0, 33, 21]</th></tr>
<tr><th>BUFR1:BUFR_DIVIDE</th><th>[0, 33, 30]</th><th>[0, 33, 29]</th><th>[0, 33, 28]</th><th>[0, 33, 31]</th></tr>
<tr><td>BYPASS</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>7</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-BUFIODQS2:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIODQS2:MUX.I</th><th>[0, 37, 20]</th></tr>
<tr><td>CCIO</td><td>0</td></tr>
<tr><td>PERF3</td><td>1</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-BUFIODQS3:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIODQS3:MUX.I</th><th>[0, 37, 21]</th></tr>
<tr><td>CCIO</td><td>0</td></tr>
<tr><td>PERF2</td><td>1</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-BUFIODQS0:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIODQS0:MUX.I</th><th>[0, 37, 28]</th></tr>
<tr><td>CCIO</td><td>0</td></tr>
<tr><td>PERF1</td><td>1</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-BUFIODQS1:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIODQS1:MUX.I</th><th>[0, 37, 29]</th></tr>
<tr><td>CCIO</td><td>0</td></tr>
<tr><td>PERF0</td><td>1</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-IDELAYCTRL:MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAYCTRL:MODE</th><th>[0, 38, 26]</th><th>[0, 38, 30]</th><th>[0, 38, 28]</th><th>[0, 38, 29]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DEFAULT</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>FULL_0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>FULL_1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-IDELAYCTRL:RESET_STYLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAYCTRL:RESET_STYLE</th><th>[0, 38, 31]</th></tr>
<tr><td>V5</td><td>0</td></tr>
<tr><td>V4</td><td>1</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-BUFO0:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFO0:MUX.I</th><th>[0, 39, 24]</th><th>[0, 39, 23]</th><th>[0, 39, 30]</th><th>[0, 39, 22]</th></tr>
<tr><td>VOCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VOCLK0_S</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>VOCLK0_N</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-BUFO1:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFO1:MUX.I</th><th>[0, 39, 27]</th><th>[0, 39, 25]</th><th>[0, 39, 31]</th><th>[0, 39, 26]</th></tr>
<tr><td>VOCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VOCLK1_S</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>VOCLK1_N</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-DCI:NREF_OUTPUT"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:PREF_OUTPUT"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:PREF_TERM_VCC"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:TEST_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI:NREF_OUTPUT</th><th>[0, 40, 17]</th><th>[0, 40, 16]</th></tr>
<tr><th>DCI:PREF_OUTPUT</th><th>[0, 41, 15]</th><th>[0, 41, 14]</th></tr>
<tr><th>DCI:PREF_TERM_VCC</th><th>[0, 40, 15]</th><th>[0, 40, 14]</th></tr>
<tr><th>DCI:TEST_ENABLE</th><th>[0, 41, 23]</th><th>[0, 40, 31]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-DCI:NREF_OUTPUT_HALF"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:NREF_TERM_SPLIT"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:PREF_OUTPUT_HALF"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:PREF_TERM_SPLIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI:NREF_OUTPUT_HALF</th><th>[0, 40, 20]</th><th>[0, 40, 19]</th><th>[0, 40, 18]</th></tr>
<tr><th>DCI:NREF_TERM_SPLIT</th><th>[0, 40, 25]</th><th>[0, 40, 24]</th><th>[0, 40, 23]</th></tr>
<tr><th>DCI:PREF_OUTPUT_HALF</th><th>[0, 41, 18]</th><th>[0, 41, 17]</th><th>[0, 41, 16]</th></tr>
<tr><th>DCI:PREF_TERM_SPLIT</th><th>[0, 41, 21]</th><th>[0, 41, 20]</th><th>[0, 41, 19]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-INTERNAL_VREF:VREF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INTERNAL_VREF:VREF</th><th>[0, 40, 30]</th><th>[0, 40, 29]</th><th>[0, 41, 29]</th><th>[0, 41, 24]</th><th>[0, 41, 30]</th><th>[0, 40, 26]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>600</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>750</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>900</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>1100</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>1250</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-LVDS:LVDSBIAS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>LVDS:LVDSBIAS</th><th>[0, 41, 28]</th><th>[0, 42, 14]</th><th>[0, 42, 15]</th><th>[0, 42, 16]</th><th>[0, 42, 17]</th><th>[0, 42, 18]</th><th>[0, 42, 19]</th><th>[0, 42, 20]</th><th>[0, 42, 21]</th><th>[0, 42, 22]</th><th>[0, 42, 23]</th><th>[0, 42, 24]</th><th>[0, 42, 25]</th><th>[0, 42, 26]</th><th>[0, 42, 27]</th><th>[0, 42, 28]</th><th>[0, 42, 30]</th></tr>
<tr><td>Non-inverted</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-HCLK_IOI-DCI:NMASK_TERM_SPLIT"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_SPLIT"></div>
<div id="bits-xc6v-HCLK_IOI-DCI:PMASK_TERM_VCC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI:NMASK_TERM_SPLIT</th><th>[0, 43, 20]</th><th>[0, 43, 19]</th><th>[0, 43, 18]</th><th>[0, 43, 17]</th><th>[0, 43, 16]</th><th>[0, 43, 15]</th></tr>
<tr><th>DCI:PMASK_TERM_SPLIT</th><th>[0, 43, 26]</th><th>[0, 43, 25]</th><th>[0, 43, 24]</th><th>[0, 43, 23]</th><th>[0, 43, 22]</th><th>[0, 43, 21]</th></tr>
<tr><th>DCI:PMASK_TERM_VCC</th><th>[0, 43, 31]</th><th>[0, 43, 30]</th><th>[0, 43, 29]</th><th>[0, 43, 28]</th><th>[0, 43, 27]</th><th>[0, 43, 14]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="tables">
<h2>Tables<a class="headerlink" href="#tables" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="6">IOSTD:PDRIVE</th><th colspan="6">IOSTD:NDRIVE</th></tr>
<tr><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_III</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_III_18</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_III_DCI</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_III_DCI_18</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_18</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_DCI</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_DCI_18</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_T_DCI</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_T_DCI_18</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_I_12</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_I_DCI</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12.2</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.4</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.6</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12.8</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.12</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.16</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.6</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.8</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.12</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.16</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.6</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.8</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.12</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.16</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.24</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.6</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVPECL_25</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL15_DCI</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL15_T_DCI</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_II_DCI</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II_T_DCI</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_I_DCI</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL2_I</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_II</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II_DCI</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL2_II_T_DCI</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SSTL2_I_DCI</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>VR</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="5">IOSTD:PSLEW</th><th colspan="5">IOSTD:NSLEW</th></tr>
<tr><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSLVDCI_15</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSLVDCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSLVDCI_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_18</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_III_DCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II_18</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_DCI</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II_DCI_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II_T_DCI</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_T_DCI_18</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_12</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_DCI</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.2.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.2.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12.6.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.8.FAST</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.12.FAST</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.16.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.16.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.2.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.2.SLOW</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.6.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.8.FAST</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.12.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.16.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.16.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.2.FAST</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.2.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.6.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.8.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.12.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.16.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.16.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.2.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.2.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.24.FAST</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.24.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.6.FAST</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.8.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVDCI_15</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_DV2_15</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVDCI_DV2_18</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVDCI_DV2_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVPECL_25</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL15_DCI</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL15_T_DCI</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_I</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II_T_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_I_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_I</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_II</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_II_DCI</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL2_II_T_DCI</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_I_DCI</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>VR</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="4">IOSTD:OUTPUT_MISC</th></tr>
<tr><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_15</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_25</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_DCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_DCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_T_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_T_DCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_12</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_15</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_25</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_DV2_15</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_DV2_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_DV2_25</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVPECL_25</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15_T_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II_T_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II_T_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="9">IOSTD:LVDS_T</th><th colspan="9">IOSTD:LVDS_C</th></tr>
<tr><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT_HT_25</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>OUTPUT_LVDSEXT_25</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>OUTPUT_LVDS_25</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>OUTPUT_RSDS_25</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TERM_DYNAMIC_HT_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TERM_DYNAMIC_LVDSEXT_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TERM_DYNAMIC_LVDS_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TERM_DYNAMIC_RSDS_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TERM_HT_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TERM_LVDSEXT_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TERM_LVDS_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>TERM_RSDS_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="17">IOSTD:LVDSBIAS</th></tr>
<tr><th>[16]</th><th>[15]</th><th>[14]</th><th>[13]</th><th>[12]</th><th>[11]</th><th>[10]</th><th>[9]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>HT_25</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVDSEXT_25</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVDS_25</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RSDS_25</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="2">IOSTD:DCI:PREF_OUTPUT</th><th colspan="2">IOSTD:DCI:NREF_OUTPUT</th></tr>
<tr><th>[1]</th><th>[0]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>HSLVDCI_15</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_25</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_15</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_25</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="3">IOSTD:DCI:PREF_OUTPUT_HALF</th><th colspan="3">IOSTD:DCI:NREF_OUTPUT_HALF</th></tr>
<tr><th>[2]</th><th>[1]</th><th>[0]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>LVDCI_DV2_15</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_DV2_18</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_DV2_25</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="2">IOSTD:DCI:PREF_TERM_VCC</th><th colspan="6">IOSTD:DCI:PMASK_TERM_VCC</th></tr>
<tr><th>[1]</th><th>[0]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>HSTL_III_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_DCI_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="3">IOSTD:DCI:PREF_TERM_SPLIT</th><th colspan="3">IOSTD:DCI:NREF_TERM_SPLIT</th><th colspan="6">IOSTD:DCI:PMASK_TERM_SPLIT</th><th colspan="6">IOSTD:DCI:NMASK_TERM_SPLIT</th></tr>
<tr><th>[2]</th><th>[1]</th><th>[0]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>HSTL_II_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_DCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_T_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_T_DCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15_T_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II_T_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II_T_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Device</th><th colspan="5">IODELAY:DEFAULT_IDELAY_VALUE</th></tr>
<tr><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>xc6vcx130t</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xc6vcx195t</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc6vcx240t</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc6vcx75t</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc6vhx250t</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xc6vhx255t</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xc6vhx380t</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xc6vhx565t</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc6vlx130t</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xc6vlx130tl</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xc6vlx195t</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc6vlx195tl</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc6vlx240t</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc6vlx240tl</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc6vlx365t</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xc6vlx365tl</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xc6vlx550t</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xc6vlx550tl</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xc6vlx75t</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc6vlx75tl</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc6vlx760</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc6vlx760l</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc6vsx315t</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xc6vsx315tl</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xc6vsx475t</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc6vsx475tl</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xq6vlx130t</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xq6vlx130tl</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xq6vlx240t</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xq6vlx240tl</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xq6vlx550t</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xq6vlx550tl</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xq6vsx315t</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xq6vsx315tl</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xq6vsx475t</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xq6vsx475tl</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="dsp.html" class="btn btn-neutral float-left" title="DSP" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="center.html" class="btn btn-neutral float-right" title="Configuration Center" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>