module	dm_1k(addr, din, we, clk, dout) ;
  input [9:0]addr ;  // address bus
  input [31:0]din ;   // 32-bit input data
  input we;    // memory write enable
  input clk; // clock
  output [31:0]dout;  // 32-bit memory output
  reg [7:0] dm[1023:0];
  
  wire tmp = {addr[9:2], 2'b00};
  
  initial
  begin:rep
    integer i;
    for (i = 0; i < 1024; i = i + 1)
      dm[i] = 8'b0;
  end
  
  always @ (posedge clk)
  begin
      if (we)
      begin
        dm[tmp] = din[7:0];
        dm[tmp + 1] = din[15:8];
        dm[tmp + 2] = din[23:16];
        dm[tmp + 3] = din[31:24];
      end 
  end
  assign dout = {dm[tmp+3], dm[tmp+2], dm[tmp+1], dm[tmp]};
endmodule
