<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p176" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_176{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_176{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_176{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_176{left:189px;bottom:998px;}
#t5_176{left:539px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6_176{left:189px;bottom:973px;}
#t7_176{left:539px;bottom:973px;letter-spacing:-0.12px;}
#t8_176{left:189px;bottom:949px;}
#t9_176{left:539px;bottom:949px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_176{left:189px;bottom:924px;}
#tb_176{left:539px;bottom:924px;letter-spacing:-0.12px;}
#tc_176{left:189px;bottom:900px;}
#td_176{left:539px;bottom:900px;letter-spacing:-0.12px;}
#te_176{left:189px;bottom:875px;}
#tf_176{left:539px;bottom:875px;letter-spacing:-0.11px;}
#tg_176{left:189px;bottom:851px;}
#th_176{left:539px;bottom:851px;letter-spacing:-0.11px;}
#ti_176{left:189px;bottom:826px;}
#tj_176{left:539px;bottom:826px;letter-spacing:-0.11px;}
#tk_176{left:189px;bottom:802px;letter-spacing:-0.14px;}
#tl_176{left:539px;bottom:802px;letter-spacing:-0.14px;}
#tm_176{left:81px;bottom:778px;letter-spacing:-0.17px;}
#tn_176{left:142px;bottom:778px;letter-spacing:-0.17px;}
#to_176{left:189px;bottom:778px;letter-spacing:-0.14px;}
#tp_176{left:446px;bottom:778px;letter-spacing:-0.15px;}
#tq_176{left:539px;bottom:778px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tr_176{left:539px;bottom:761px;letter-spacing:-0.12px;}
#ts_176{left:81px;bottom:736px;letter-spacing:-0.17px;}
#tt_176{left:142px;bottom:736px;letter-spacing:-0.17px;}
#tu_176{left:189px;bottom:736px;letter-spacing:-0.14px;}
#tv_176{left:446px;bottom:736px;letter-spacing:-0.15px;}
#tw_176{left:539px;bottom:736px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tx_176{left:539px;bottom:719px;letter-spacing:-0.12px;}
#ty_176{left:81px;bottom:695px;letter-spacing:-0.17px;}
#tz_176{left:142px;bottom:695px;letter-spacing:-0.17px;}
#t10_176{left:189px;bottom:695px;letter-spacing:-0.14px;}
#t11_176{left:446px;bottom:695px;letter-spacing:-0.15px;}
#t12_176{left:539px;bottom:695px;letter-spacing:-0.11px;}
#t13_176{left:539px;bottom:678px;letter-spacing:-0.12px;}
#t14_176{left:81px;bottom:654px;letter-spacing:-0.17px;}
#t15_176{left:142px;bottom:654px;letter-spacing:-0.15px;}
#t16_176{left:189px;bottom:654px;letter-spacing:-0.15px;}
#t17_176{left:446px;bottom:654px;letter-spacing:-0.14px;}
#t18_176{left:539px;bottom:654px;letter-spacing:-0.11px;}
#t19_176{left:539px;bottom:637px;letter-spacing:-0.12px;}
#t1a_176{left:81px;bottom:613px;letter-spacing:-0.17px;}
#t1b_176{left:142px;bottom:613px;letter-spacing:-0.15px;}
#t1c_176{left:189px;bottom:613px;letter-spacing:-0.15px;}
#t1d_176{left:446px;bottom:613px;letter-spacing:-0.14px;}
#t1e_176{left:539px;bottom:613px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1f_176{left:539px;bottom:596px;letter-spacing:-0.12px;}
#t1g_176{left:81px;bottom:571px;letter-spacing:-0.17px;}
#t1h_176{left:142px;bottom:571px;letter-spacing:-0.14px;}
#t1i_176{left:189px;bottom:571px;letter-spacing:-0.16px;}
#t1j_176{left:446px;bottom:571px;letter-spacing:-0.13px;}
#t1k_176{left:539px;bottom:571px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1l_176{left:539px;bottom:554px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_176{left:81px;bottom:530px;letter-spacing:-0.16px;}
#t1n_176{left:142px;bottom:530px;letter-spacing:-0.18px;}
#t1o_176{left:189px;bottom:530px;letter-spacing:-0.16px;}
#t1p_176{left:446px;bottom:530px;letter-spacing:-0.14px;}
#t1q_176{left:539px;bottom:530px;letter-spacing:-0.12px;}
#t1r_176{left:539px;bottom:513px;letter-spacing:-0.1px;}
#t1s_176{left:81px;bottom:489px;letter-spacing:-0.16px;}
#t1t_176{left:142px;bottom:489px;letter-spacing:-0.18px;}
#t1u_176{left:189px;bottom:489px;letter-spacing:-0.16px;}
#t1v_176{left:446px;bottom:489px;letter-spacing:-0.14px;}
#t1w_176{left:539px;bottom:489px;letter-spacing:-0.12px;}
#t1x_176{left:539px;bottom:472px;letter-spacing:-0.1px;}
#t1y_176{left:81px;bottom:448px;letter-spacing:-0.16px;}
#t1z_176{left:142px;bottom:448px;letter-spacing:-0.18px;}
#t20_176{left:189px;bottom:448px;letter-spacing:-0.16px;}
#t21_176{left:446px;bottom:448px;letter-spacing:-0.14px;}
#t22_176{left:539px;bottom:448px;letter-spacing:-0.12px;}
#t23_176{left:539px;bottom:431px;letter-spacing:-0.1px;}
#t24_176{left:81px;bottom:406px;letter-spacing:-0.16px;}
#t25_176{left:142px;bottom:406px;letter-spacing:-0.18px;}
#t26_176{left:189px;bottom:406px;letter-spacing:-0.16px;}
#t27_176{left:446px;bottom:406px;letter-spacing:-0.14px;}
#t28_176{left:539px;bottom:406px;letter-spacing:-0.12px;}
#t29_176{left:539px;bottom:389px;letter-spacing:-0.1px;}
#t2a_176{left:81px;bottom:365px;letter-spacing:-0.16px;}
#t2b_176{left:142px;bottom:365px;letter-spacing:-0.18px;}
#t2c_176{left:189px;bottom:365px;letter-spacing:-0.16px;}
#t2d_176{left:446px;bottom:365px;letter-spacing:-0.14px;}
#t2e_176{left:539px;bottom:365px;letter-spacing:-0.12px;}
#t2f_176{left:539px;bottom:348px;letter-spacing:-0.1px;}
#t2g_176{left:81px;bottom:324px;letter-spacing:-0.16px;}
#t2h_176{left:142px;bottom:324px;letter-spacing:-0.18px;}
#t2i_176{left:189px;bottom:324px;letter-spacing:-0.16px;}
#t2j_176{left:446px;bottom:324px;letter-spacing:-0.14px;}
#t2k_176{left:539px;bottom:324px;letter-spacing:-0.12px;}
#t2l_176{left:539px;bottom:307px;letter-spacing:-0.1px;}
#t2m_176{left:81px;bottom:283px;letter-spacing:-0.16px;}
#t2n_176{left:142px;bottom:283px;letter-spacing:-0.18px;}
#t2o_176{left:189px;bottom:283px;letter-spacing:-0.16px;}
#t2p_176{left:446px;bottom:283px;letter-spacing:-0.14px;}
#t2q_176{left:539px;bottom:283px;letter-spacing:-0.12px;}
#t2r_176{left:539px;bottom:266px;letter-spacing:-0.1px;}
#t2s_176{left:81px;bottom:241px;letter-spacing:-0.16px;}
#t2t_176{left:142px;bottom:241px;letter-spacing:-0.18px;}
#t2u_176{left:189px;bottom:241px;letter-spacing:-0.16px;}
#t2v_176{left:446px;bottom:241px;letter-spacing:-0.14px;}
#t2w_176{left:539px;bottom:241px;letter-spacing:-0.12px;}
#t2x_176{left:539px;bottom:224px;letter-spacing:-0.1px;}
#t2y_176{left:81px;bottom:200px;letter-spacing:-0.16px;}
#t2z_176{left:142px;bottom:200px;letter-spacing:-0.17px;}
#t30_176{left:189px;bottom:200px;letter-spacing:-0.14px;}
#t31_176{left:446px;bottom:200px;letter-spacing:-0.14px;}
#t32_176{left:539px;bottom:200px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t33_176{left:539px;bottom:183px;letter-spacing:-0.1px;}
#t34_176{left:81px;bottom:159px;letter-spacing:-0.16px;}
#t35_176{left:142px;bottom:159px;letter-spacing:-0.17px;}
#t36_176{left:189px;bottom:159px;letter-spacing:-0.14px;}
#t37_176{left:446px;bottom:159px;letter-spacing:-0.14px;}
#t38_176{left:539px;bottom:159px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t39_176{left:539px;bottom:142px;letter-spacing:-0.1px;}
#t3a_176{left:153px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t3b_176{left:239px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t3c_176{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3d_176{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t3e_176{left:230px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3f_176{left:468px;bottom:1046px;letter-spacing:-0.14px;}
#t3g_176{left:647px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3h_176{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3i_176{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_176{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_176{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_176{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_176{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_176{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts176" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg176Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg176" style="-webkit-user-select: none;"><object width="935" height="1210" data="176/176.svg" type="image/svg+xml" id="pdf176" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_176" class="t s1_176">2-160 </span><span id="t2_176" class="t s1_176">Vol. 4 </span>
<span id="t3_176" class="t s2_176">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_176" class="t s3_176">0 </span><span id="t5_176" class="t s3_176">From M to S (R/W) </span>
<span id="t6_176" class="t s3_176">1 </span><span id="t7_176" class="t s3_176">From E to S (R/W) </span>
<span id="t8_176" class="t s3_176">2 </span><span id="t9_176" class="t s3_176">From S to S (R/W) </span>
<span id="ta_176" class="t s3_176">3 </span><span id="tb_176" class="t s3_176">From F to S (R/W) </span>
<span id="tc_176" class="t s3_176">4 </span><span id="td_176" class="t s3_176">From M to I (R/W) </span>
<span id="te_176" class="t s3_176">5 </span><span id="tf_176" class="t s3_176">From E to I (R/W) </span>
<span id="tg_176" class="t s3_176">6 </span><span id="th_176" class="t s3_176">From S to I (R/W) </span>
<span id="ti_176" class="t s3_176">7 </span><span id="tj_176" class="t s3_176">From F to I (R/W) </span>
<span id="tk_176" class="t s3_176">63:8 </span><span id="tl_176" class="t s3_176">Reserved </span>
<span id="tm_176" class="t s3_176">391H </span><span id="tn_176" class="t s3_176">913 </span><span id="to_176" class="t s3_176">MSR_UNCORE_PERF_GLOBAL_CTRL </span><span id="tp_176" class="t s3_176">Package </span><span id="tq_176" class="t s3_176">See Section 20.3.1.2.1, “Uncore Performance </span>
<span id="tr_176" class="t s3_176">Monitoring Management Facility.” </span>
<span id="ts_176" class="t s3_176">392H </span><span id="tt_176" class="t s3_176">914 </span><span id="tu_176" class="t s3_176">MSR_UNCORE_PERF_GLOBAL_STATUS </span><span id="tv_176" class="t s3_176">Package </span><span id="tw_176" class="t s3_176">See Section 20.3.1.2.1, “Uncore Performance </span>
<span id="tx_176" class="t s3_176">Monitoring Management Facility.” </span>
<span id="ty_176" class="t s3_176">393H </span><span id="tz_176" class="t s3_176">915 </span><span id="t10_176" class="t s3_176">MSR_UNCORE_PERF_GLOBAL_OVF_CTRL </span><span id="t11_176" class="t s3_176">Package </span><span id="t12_176" class="t s3_176">See Section 20.3.1.2.1, “Uncore Performance </span>
<span id="t13_176" class="t s3_176">Monitoring Management Facility.” </span>
<span id="t14_176" class="t s3_176">394H </span><span id="t15_176" class="t s3_176">916 </span><span id="t16_176" class="t s3_176">MSR_UNCORE_FIXED_CTR0 </span><span id="t17_176" class="t s3_176">Package </span><span id="t18_176" class="t s3_176">See Section 20.3.1.2.1, “Uncore Performance </span>
<span id="t19_176" class="t s3_176">Monitoring Management Facility.” </span>
<span id="t1a_176" class="t s3_176">395H </span><span id="t1b_176" class="t s3_176">917 </span><span id="t1c_176" class="t s3_176">MSR_UNCORE_FIXED_CTR_CTRL </span><span id="t1d_176" class="t s3_176">Package </span><span id="t1e_176" class="t s3_176">See Section 20.3.1.2.1, “Uncore Performance </span>
<span id="t1f_176" class="t s3_176">Monitoring Management Facility.” </span>
<span id="t1g_176" class="t s3_176">396H </span><span id="t1h_176" class="t s3_176">918 </span><span id="t1i_176" class="t s3_176">MSR_UNCORE_ADDR_OPCODE_MATCH </span><span id="t1j_176" class="t s3_176">Package </span><span id="t1k_176" class="t s3_176">See Section 20.3.1.2.3, “Uncore Address/Opcode </span>
<span id="t1l_176" class="t s3_176">Match MSR.” </span>
<span id="t1m_176" class="t s3_176">3B0H </span><span id="t1n_176" class="t s3_176">960 </span><span id="t1o_176" class="t s3_176">MSR_UNCORE_PMC0 </span><span id="t1p_176" class="t s3_176">Package </span><span id="t1q_176" class="t s3_176">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t1r_176" class="t s3_176">Configuration Facility.” </span>
<span id="t1s_176" class="t s3_176">3B1H </span><span id="t1t_176" class="t s3_176">961 </span><span id="t1u_176" class="t s3_176">MSR_UNCORE_PMC1 </span><span id="t1v_176" class="t s3_176">Package </span><span id="t1w_176" class="t s3_176">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t1x_176" class="t s3_176">Configuration Facility.” </span>
<span id="t1y_176" class="t s3_176">3B2H </span><span id="t1z_176" class="t s3_176">962 </span><span id="t20_176" class="t s3_176">MSR_UNCORE_PMC2 </span><span id="t21_176" class="t s3_176">Package </span><span id="t22_176" class="t s3_176">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t23_176" class="t s3_176">Configuration Facility.” </span>
<span id="t24_176" class="t s3_176">3B3H </span><span id="t25_176" class="t s3_176">963 </span><span id="t26_176" class="t s3_176">MSR_UNCORE_PMC3 </span><span id="t27_176" class="t s3_176">Package </span><span id="t28_176" class="t s3_176">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t29_176" class="t s3_176">Configuration Facility.” </span>
<span id="t2a_176" class="t s3_176">3B4H </span><span id="t2b_176" class="t s3_176">964 </span><span id="t2c_176" class="t s3_176">MSR_UNCORE_PMC4 </span><span id="t2d_176" class="t s3_176">Package </span><span id="t2e_176" class="t s3_176">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t2f_176" class="t s3_176">Configuration Facility.” </span>
<span id="t2g_176" class="t s3_176">3B5H </span><span id="t2h_176" class="t s3_176">965 </span><span id="t2i_176" class="t s3_176">MSR_UNCORE_PMC5 </span><span id="t2j_176" class="t s3_176">Package </span><span id="t2k_176" class="t s3_176">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t2l_176" class="t s3_176">Configuration Facility.” </span>
<span id="t2m_176" class="t s3_176">3B6H </span><span id="t2n_176" class="t s3_176">966 </span><span id="t2o_176" class="t s3_176">MSR_UNCORE_PMC6 </span><span id="t2p_176" class="t s3_176">Package </span><span id="t2q_176" class="t s3_176">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t2r_176" class="t s3_176">Configuration Facility.” </span>
<span id="t2s_176" class="t s3_176">3B7H </span><span id="t2t_176" class="t s3_176">967 </span><span id="t2u_176" class="t s3_176">MSR_UNCORE_PMC7 </span><span id="t2v_176" class="t s3_176">Package </span><span id="t2w_176" class="t s3_176">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t2x_176" class="t s3_176">Configuration Facility.” </span>
<span id="t2y_176" class="t s3_176">3C0H </span><span id="t2z_176" class="t s3_176">944 </span><span id="t30_176" class="t s3_176">MSR_UNCORE_PERFEVTSEL0 </span><span id="t31_176" class="t s3_176">Package </span><span id="t32_176" class="t s3_176">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t33_176" class="t s3_176">Configuration Facility.” </span>
<span id="t34_176" class="t s3_176">3C1H </span><span id="t35_176" class="t s3_176">945 </span><span id="t36_176" class="t s3_176">MSR_UNCORE_PERFEVTSEL1 </span><span id="t37_176" class="t s3_176">Package </span><span id="t38_176" class="t s3_176">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t39_176" class="t s3_176">Configuration Facility.” </span>
<span id="t3a_176" class="t s4_176">Table 2-16. </span><span id="t3b_176" class="t s4_176">Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series (Contd.) </span>
<span id="t3c_176" class="t s5_176">Register </span>
<span id="t3d_176" class="t s5_176">Address </span><span id="t3e_176" class="t s5_176">Register Name / Bit Fields </span><span id="t3f_176" class="t s5_176">Scope </span><span id="t3g_176" class="t s5_176">Bit Description </span>
<span id="t3h_176" class="t s5_176">Hex </span><span id="t3i_176" class="t s5_176">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
