<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2022.1" CL="3526262" TimeStamp="Fri Nov 28 15:37:59 2025"/>
  <DSA Vendor="xilinx" BoardId="board" Name="name" VersionMajor="0" VersionMinor="0" Description="" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="false" DefaultOutputType="sd_card">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="design_1_wrapper"/>
    <Board Name="avnet.com:ultra96v2:1.2" Vendor="avnet.com" Part="xczu3eg-sbva484-1-i" BoardPart="avnet.com:ultra96v2:part0:1.2">
      <Images>
        <Img Type="HDPI" File="ultra96v2_top.jpg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynquplus:xczu3eg:sbva484:-1:i">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60" DRBDName="design_1.bd"/>
      </Device>
    </Devices>
    <Files>
      <File Type="HPFM" Name="ULTRA96v2_DPU_CUSTOM.hpfm"/>
      <File Type="REBUILD_TCL" Name="prj/rebuild.tcl"/>
      <File Type="TOP_BD" Name="prj/platform_project.srcs/sources_1/bd/design_1/design_1.bd"/>
      <File Type="IP_REPO_PATH" Name="iprepo"/>
      <File Type="IP_CACHE_DIR" Name="ipcache"/>
      <File Type="BOARD_REPO_PATH" Name="board"/>
    </Files>
  </DSA>
</Root>
