$date
	Thu Mar  2 16:46:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! clk1 $end
$var reg 1 " clk $end
$scope module clk_div $end
$var wire 1 " clk $end
$var wire 1 ! clk_out $end
$var reg 6 # cnt [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
0!
$end
#10
b1 #
1"
#20
0"
#30
b10 #
1"
#40
0"
#50
b11 #
1"
#60
0"
#70
b100 #
1"
#80
0"
#90
b101 #
1"
#100
0"
#110
1!
b110 #
1"
#120
0"
#130
0!
b0 #
1"
#140
0"
#150
b1 #
1"
#160
0"
#170
b10 #
1"
#180
0"
#190
b11 #
1"
#200
0"
#210
b100 #
1"
#220
0"
#230
b101 #
1"
#240
0"
#250
1!
b110 #
1"
#260
0"
#270
0!
b0 #
1"
#280
0"
#290
b1 #
1"
#300
0"
#310
b10 #
1"
#320
0"
#330
b11 #
1"
#340
0"
#350
b100 #
1"
#360
0"
#370
b101 #
1"
#380
0"
#390
1!
b110 #
1"
#400
0"
#410
0!
b0 #
1"
#420
0"
#430
b1 #
1"
#440
0"
#450
b10 #
1"
#460
0"
#470
b11 #
1"
#480
0"
#490
b100 #
1"
#500
0"
