module clock_divider (
		input clock_in,
		output reg clock_out
	);
	
	reg[27:0] counter=28'd0;
	parameter DIVISOR = 28'd50_000_000; // 50MHz / 50M = 1Hz
	
	always @ (posedge clock_in) begin
		counter <= counter + 28'd1;
		
		if ( counter >= (DIVISOR - 1) ) begin
			counter <= 28'd0;
		end

		clock_out <= (counter < (DIVISOR / 2)) ? (1'b1) : (1'b0);
	end
	
endmodule
