<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="/home/asautaux/yarr/axi-lite_ref/axi-lite_ref.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="16a91c4122da41d9b01870c6e568aed0"/>
    <Option Name="Part" Val="xc7k160tfbg676-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="/home/asautaux/yarr/axi-lite_ref/axi-lite_ref.cache/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="/home/asautaux/yarr/axi-lite_ref/axi-lite_ref.cache/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="/home/asautaux/yarr/axi-lite_ref/axi-lite_ref.cache/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="/home/asautaux/yarr/axi-lite_ref/axi-lite_ref.cache/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="/home/asautaux/yarr/axi-lite_ref/axi-lite_ref.cache/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="/home/asautaux/yarr/axi-lite_ref/axi-lite_ref.cache/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/packaged_IP"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/axi-lite_ref.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/axi-lite_ref.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="ac701"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="2"/>
    <Option Name="WTModelSimExportSim" Val="2"/>
    <Option Name="WTQuestaExportSim" Val="2"/>
    <Option Name="WTIesExportSim" Val="2"/>
    <Option Name="WTVcsExportSim" Val="2"/>
    <Option Name="WTRivieraExportSim" Val="2"/>
    <Option Name="WTActivehdlExportSim" Val="2"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.srcs/sources_1/bd/design_1/design_1.bd"/>
          <Attr Name="ImportTime" Val="1476724594"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hw_handoff/design_1.hwh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hw_handoff/design_1_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/design_1.hwdef"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_pcie_7x_0_1/design_1_pcie_7x_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_xbar_0/design_1_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_auto_pc_0/design_1_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/design_1.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_pcie_axi_lite_v1_0_0_1/design_1_pcie_axi_lite_v1_0_0_1.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"/>
          <Attr Name="ImportTime" Val="1476724594"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/hdl/design_1_wrapper.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"/>
          <Attr Name="ImportTime" Val="1456859840"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopRTLFile" Val="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/top.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.srcs/constrs_1/new/top.xdc"/>
          <Attr Name="ImportTime" Val="1457046038"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/top.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/simulation/functional/sys_clk_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/functional/sys_clk_gen.v"/>
          <Attr Name="ImportTime" Val="1456880044"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/tests/sample_tests1.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/tests/sample_tests1.vh"/>
          <Attr Name="ImportTime" Val="1456880044"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/functional/board_common.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/functional/board_common.vh"/>
          <Attr Name="ImportTime" Val="1456880044"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/tests/tests.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/tests/tests.vh"/>
          <Attr Name="ImportTime" Val="1456880044"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pci_exp_usrapp_tx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/dsport/pci_exp_usrapp_tx.v"/>
          <Attr Name="ImportTime" Val="1456880044"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pci_exp_usrapp_rx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/dsport/pci_exp_usrapp_rx.v"/>
          <Attr Name="ImportTime" Val="1456880044"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pci_exp_usrapp_pl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/dsport/pci_exp_usrapp_pl.v"/>
          <Attr Name="ImportTime" Val="1456880044"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pci_exp_expect_tasks.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/dsport/pci_exp_expect_tasks.vh"/>
          <Attr Name="ImportTime" Val="1456880042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pci_exp_usrapp_com.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/dsport/pci_exp_usrapp_com.v"/>
          <Attr Name="ImportTime" Val="1456880044"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pci_exp_usrapp_cfg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/dsport/pci_exp_usrapp_cfg.v"/>
          <Attr Name="ImportTime" Val="1456880042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pcie_axi_trn_bridge.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/dsport/pcie_axi_trn_bridge.v"/>
          <Attr Name="ImportTime" Val="1456880044"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/pcie_2_1_rport_7x.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/dsport/pcie_2_1_rport_7x.v"/>
          <Attr Name="ImportTime" Val="1456880050"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/dsport/xilinx_pcie_2_1_rport_7x.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/dsport/xilinx_pcie_2_1_rport_7x.v"/>
          <Attr Name="ImportTime" Val="1456880050"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/functional/sys_clk_gen_ds.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/functional/sys_clk_gen_ds.v"/>
          <Attr Name="ImportTime" Val="1456880044"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/functional/board.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/functional/board.v"/>
          <Attr Name="ImportTime" Val="1456899592"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/functional/xil_sig2pipe.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/axi_lite_bridge/ac701_g2_x4_lite/ac701_g2_x4_lite.sim/imports/simulation/functional/xil_sig2pipe.v"/>
          <Attr Name="ImportTime" Val="1456880050"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="board"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k160tfbg676-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
