ISA: RV64IMSUNA
supported_xlen: [64]
misa:
  rv32:
    implemented: false
  rv64:
    implemented: true
  reset-val: 0x8000000000143101
mvendorid:
  reset-val: 0xdeadbeef
  rv32:
    implemented: false
    type:
      ro: [0xdeadbeef]
  rv64:
    implemented: true
    type:
      ro: [0xdeadbeef]
mtime:
  rv32:
    implemented: false
  rv64:
    implemented: false
mtimecmp:
  rv32:
    implemented: false
  rv64:
    implemented: false

mtvec:
  reset-val: 0x3eadbeef
  rv64:
    implemented: true
    base:
      implemented: true
      type:                             
        WARL: 
          dependency_fields: [mtvec::mode]
          legal:
            - "[0] -> base[29:0] in [0x20000000, 0x20004000, 0x20008000, 0x30000000]"             # can take only 2 fixed values in direct mode.
            - "[1] -> base[29:6] in [0x000005:0xF00000] base[5:0] in [0x00]" # 256 byte aligned values only in vectored mode.
          wr_illegal:
            - "[0] -> addr"
            - "[1] wr_val in [0x2000000:0x4000000] -> 0x2000000"
            - "[1] wr_val in [0x4000001:0x3FFFFFFF] -> Unchanged"
    mode:
      implemented: true
      type:                             
        WARL:
          dependency_fields: []
          legal: 
            - "mode[1:0] in [0x0:0x1] # Range of 0 to 1 (inclusive)"
          wr_illegal:
            - "Unchanged"
medeleg:
  rv32:
     implemented: false
  rv64:
     implemented: true
                
mideleg:
  rv32:
     implemented: false
  rv64:
     implemented: true
   
sedeleg: 
  rv32:
     implemented: false
  rv64:
     implemented: true

sideleg:
  rv32:
     implemented: false
  rv64:
     implemented: true
