module（
input wire clk，
input wire rst_n,
ouput reg [9:0] cnt_number）;
reg [9:0] cnt;
parametr cnt_520=520;
always@(posedge clk or negedge rst_n)begin
   if(rst_n==1'b0)
      cnt<=0;
    else if(cnt==cnt_520)
      cnt<=0;
    else 
      cnt<=cnt+1;
end
assign cnt_number=cnt;
endmodule
