// Seed: 1541252865
module module_0 (
    id_1
);
  output wire id_1;
  tri id_2;
  id_3(
      .id_0(id_2), .id_1(id_2), .id_2(id_1), .id_3(id_2++)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
  module_0(
      id_4
  );
  assign id_3 = id_8;
  assign id_7 = id_7;
endmodule
