// Seed: 2762663288
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_7;
  ;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_4 = 32'd60
) (
    input supply1 _id_0,
    output wor id_1,
    input tri1 id_2,
    input tri id_3,
    input wire _id_4,
    input wand id_5,
    output wire id_6,
    output supply0 id_7,
    input wor id_8,
    input wire id_9
);
  logic [id_4 : id_0] id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  logic [7:0][-1 : 1 'b0] id_12 = -1;
  wire id_13;
  assign id_1 = {-1{id_4}};
  wire id_14;
  ;
endmodule
