// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FAST_t_opr (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_dout,
        p_src_rows_V_empty_n,
        p_src_rows_V_read,
        p_src_cols_V_dout,
        p_src_cols_V_empty_n,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_mask_data_stream_V_din,
        p_mask_data_stream_V_full_n,
        p_mask_data_stream_V_write,
        p_threshold_dout,
        p_threshold_empty_n,
        p_threshold_read
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state12 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_src_rows_V_dout;
input   p_src_rows_V_empty_n;
output   p_src_rows_V_read;
input  [31:0] p_src_cols_V_dout;
input   p_src_cols_V_empty_n;
output   p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_mask_data_stream_V_din;
input   p_mask_data_stream_V_full_n;
output   p_mask_data_stream_V_write;
input  [7:0] p_threshold_dout;
input   p_threshold_empty_n;
output   p_threshold_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_rows_V_read;
reg p_src_cols_V_read;
reg p_src_data_stream_V_read;
reg p_mask_data_stream_V_write;
reg p_threshold_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_rows_V_blk_n;
reg    p_src_cols_V_blk_n;
reg    p_src_data_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond4_i_reg_4573;
reg   [0:0] or_cond_i_reg_4582;
reg    p_mask_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] or_cond4_i_reg_4644;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter7_reg;
reg    p_threshold_blk_n;
reg   [31:0] t_V_3_reg_521;
reg   [31:0] rows_reg_4475;
reg    ap_block_state1;
reg   [31:0] cols_reg_4480;
wire   [31:0] tmp_i_fu_1284_p2;
reg   [31:0] tmp_i_reg_4485;
wire   [31:0] tmp_1_i_fu_1290_p2;
reg   [31:0] tmp_1_i_reg_4490;
wire   [31:0] a0_fu_1296_p1;
reg   [31:0] a0_reg_4495;
wire   [8:0] rhs_V_fu_1300_p1;
reg   [8:0] rhs_V_reg_4500;
wire  signed [8:0] r_V_fu_1304_p2;
reg  signed [8:0] r_V_reg_4520;
wire  signed [31:0] b0_fu_1310_p1;
reg   [31:0] b0_reg_4540;
wire   [0:0] exitcond3_i_fu_1314_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] i_V_fu_1319_p2;
reg   [31:0] i_V_reg_4549;
wire   [0:0] tmp_2_i_fu_1325_p2;
reg   [0:0] tmp_2_i_reg_4554;
wire   [0:0] or_cond1_i_fu_1336_p2;
reg   [0:0] or_cond1_i_reg_4559;
wire   [0:0] tmp_4_i_fu_1342_p2;
reg   [0:0] tmp_4_i_reg_4563;
wire   [0:0] icmp_fu_1358_p2;
reg   [0:0] icmp_reg_4568;
wire   [0:0] exitcond4_i_fu_1364_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op187_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
reg    ap_block_state11_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter1_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter2_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter3_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter4_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter5_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter6_reg;
reg   [0:0] exitcond4_i_reg_4573_pp0_iter7_reg;
wire   [31:0] j_V_fu_1369_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_i_fu_1380_p2;
reg   [0:0] or_cond_i_reg_4582_pp0_iter1_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter2_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter3_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter4_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter5_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter6_reg;
reg   [0:0] or_cond_i_reg_4582_pp0_iter7_reg;
reg   [8:0] k_buf_val_0_V_addr_reg_4587;
reg   [8:0] k_buf_val_1_V_addr_reg_4593;
reg   [8:0] k_buf_val_2_V_addr_reg_4599;
reg   [8:0] k_buf_val_3_V_addr_reg_4605;
reg   [8:0] k_buf_val_4_V_addr_reg_4611;
reg   [8:0] k_buf_val_5_V_addr_reg_4617;
reg   [8:0] core_buf_val_0_V_ad_reg_4623;
reg   [8:0] core_buf_val_0_V_ad_reg_4623_pp0_iter1_reg;
reg   [8:0] core_buf_val_0_V_ad_reg_4623_pp0_iter2_reg;
reg   [8:0] core_buf_val_0_V_ad_reg_4623_pp0_iter3_reg;
reg   [8:0] core_buf_val_0_V_ad_reg_4623_pp0_iter4_reg;
reg   [8:0] core_buf_val_0_V_ad_reg_4623_pp0_iter5_reg;
reg   [8:0] core_buf_val_0_V_ad_reg_4623_pp0_iter6_reg;
reg   [8:0] core_buf_val_0_V_ad_reg_4623_pp0_iter7_reg;
reg   [8:0] core_buf_val_1_V_ad_reg_4629;
reg   [8:0] core_buf_val_1_V_ad_reg_4629_pp0_iter1_reg;
reg   [8:0] core_buf_val_1_V_ad_reg_4629_pp0_iter2_reg;
reg   [8:0] core_buf_val_1_V_ad_reg_4629_pp0_iter3_reg;
reg   [8:0] core_buf_val_1_V_ad_reg_4629_pp0_iter4_reg;
reg   [8:0] core_buf_val_1_V_ad_reg_4629_pp0_iter5_reg;
reg   [8:0] core_buf_val_1_V_ad_reg_4629_pp0_iter6_reg;
reg   [8:0] core_buf_val_1_V_ad_reg_4629_pp0_iter7_reg;
wire   [0:0] tmp_10_i_fu_1407_p2;
reg   [0:0] tmp_10_i_reg_4635;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter1_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter2_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter3_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter4_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter5_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter6_reg;
reg   [0:0] tmp_10_i_reg_4635_pp0_iter7_reg;
wire   [0:0] tmp_14_i_fu_1413_p2;
reg   [0:0] tmp_14_i_reg_4639;
reg   [0:0] tmp_14_i_reg_4639_pp0_iter1_reg;
reg   [0:0] tmp_14_i_reg_4639_pp0_iter2_reg;
reg   [0:0] tmp_14_i_reg_4639_pp0_iter3_reg;
reg   [0:0] tmp_14_i_reg_4639_pp0_iter4_reg;
reg   [0:0] tmp_14_i_reg_4639_pp0_iter5_reg;
reg   [0:0] tmp_14_i_reg_4639_pp0_iter6_reg;
reg   [0:0] tmp_14_i_reg_4639_pp0_iter7_reg;
wire   [0:0] or_cond4_i_fu_1435_p2;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter1_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter2_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter3_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter4_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter5_reg;
reg   [0:0] or_cond4_i_reg_4644_pp0_iter6_reg;
wire  signed [8:0] r_V_i_fu_1822_p2;
reg  signed [8:0] r_V_i_reg_4648;
wire  signed [8:0] r_V_6_i_fu_1832_p2;
reg  signed [8:0] r_V_6_i_reg_4653;
wire  signed [8:0] r_V_1_i_fu_1906_p2;
reg  signed [8:0] r_V_1_i_reg_4658;
wire  signed [8:0] r_V_6_1_i_fu_1916_p2;
reg  signed [8:0] r_V_6_1_i_reg_4663;
wire  signed [8:0] r_V_2_i_fu_1990_p2;
reg  signed [8:0] r_V_2_i_reg_4668;
wire  signed [8:0] r_V_6_2_i_fu_2000_p2;
reg  signed [8:0] r_V_6_2_i_reg_4673;
wire  signed [8:0] r_V_3_i_fu_2074_p2;
reg  signed [8:0] r_V_3_i_reg_4678;
wire  signed [8:0] r_V_6_3_i_fu_2084_p2;
reg  signed [8:0] r_V_6_3_i_reg_4683;
wire  signed [8:0] r_V_4_i_fu_2158_p2;
reg  signed [8:0] r_V_4_i_reg_4688;
wire  signed [8:0] r_V_6_4_i_fu_2168_p2;
reg  signed [8:0] r_V_6_4_i_reg_4693;
wire  signed [8:0] r_V_5_i_fu_2242_p2;
reg  signed [8:0] r_V_5_i_reg_4698;
wire  signed [8:0] r_V_6_5_i_fu_2252_p2;
reg  signed [8:0] r_V_6_5_i_reg_4703;
wire  signed [8:0] r_V_i_47_fu_2326_p2;
reg  signed [8:0] r_V_i_47_reg_4708;
wire  signed [8:0] r_V_6_6_i_fu_2336_p2;
reg  signed [8:0] r_V_6_6_i_reg_4713;
wire  signed [8:0] r_V_8_i_fu_2410_p2;
reg  signed [8:0] r_V_8_i_reg_4718;
wire  signed [8:0] r_V_6_7_i_fu_2420_p2;
reg  signed [8:0] r_V_6_7_i_reg_4723;
wire   [0:0] or_cond5_i_fu_2502_p2;
reg   [0:0] or_cond5_i_reg_4728;
wire   [0:0] tmp_59_1_not_i_fu_2508_p2;
reg   [0:0] tmp_59_1_not_i_reg_4734;
wire   [0:0] tmp_61_1_i_fu_2514_p2;
reg   [0:0] tmp_61_1_i_reg_4739;
wire   [0:0] or_cond6_i_fu_2520_p2;
reg   [0:0] or_cond6_i_reg_4744;
wire   [0:0] tmp_59_2_not_i_fu_2526_p2;
reg   [0:0] tmp_59_2_not_i_reg_4749;
wire   [0:0] tmp_61_2_i_fu_2532_p2;
reg   [0:0] tmp_61_2_i_reg_4754;
wire   [0:0] or_cond7_i_fu_2538_p2;
reg   [0:0] or_cond7_i_reg_4759;
wire   [0:0] tmp_59_3_not_i_fu_2544_p2;
reg   [0:0] tmp_59_3_not_i_reg_4764;
wire   [0:0] tmp_61_3_i_fu_2550_p2;
reg   [0:0] tmp_61_3_i_reg_4769;
wire   [0:0] or_cond8_i_fu_2556_p2;
reg   [0:0] or_cond8_i_reg_4774;
wire   [0:0] tmp_59_4_not_i_fu_2562_p2;
reg   [0:0] tmp_59_4_not_i_reg_4779;
wire   [0:0] tmp_61_4_i_fu_2568_p2;
reg   [0:0] tmp_61_4_i_reg_4784;
wire   [0:0] or_cond9_i_fu_2574_p2;
reg   [0:0] or_cond9_i_reg_4789;
wire   [0:0] tmp_59_5_not_i_fu_2580_p2;
reg   [0:0] tmp_59_5_not_i_reg_4794;
wire   [0:0] tmp_61_5_i_fu_2586_p2;
reg   [0:0] tmp_61_5_i_reg_4799;
wire   [0:0] or_cond10_i_fu_2592_p2;
reg   [0:0] or_cond10_i_reg_4804;
wire   [0:0] not_or_cond12_i_fu_2714_p2;
reg   [0:0] not_or_cond12_i_reg_4809;
wire   [4:0] count_1_i_4_i_fu_3116_p3;
reg   [4:0] count_1_i_4_i_reg_4814;
wire   [0:0] or_cond20_i_fu_3130_p2;
reg   [0:0] or_cond20_i_reg_4820;
wire   [0:0] not_or_cond11_i_fu_3142_p2;
reg   [0:0] not_or_cond11_i_reg_4826;
wire   [0:0] tmp6_fu_3160_p2;
reg   [0:0] tmp6_reg_4832;
wire   [0:0] tmp10_fu_3166_p2;
reg   [0:0] tmp10_reg_4837;
wire   [0:0] tmp11_fu_3172_p2;
reg   [0:0] tmp11_reg_4842;
wire   [31:0] flag_d_assign_16_i_fu_3178_p1;
reg  signed [31:0] flag_d_assign_16_i_reg_4847;
reg  signed [31:0] flag_d_assign_16_i_reg_4847_pp0_iter4_reg;
reg   [31:0] flag_d_assign_16_i_reg_4847_pp0_iter5_reg;
wire   [31:0] flag_d_assign_8_i_fu_3183_p1;
reg  signed [31:0] flag_d_assign_8_i_reg_4853;
reg  signed [31:0] flag_d_assign_8_i_reg_4853_pp0_iter4_reg;
reg   [31:0] flag_d_assign_8_i_reg_4853_pp0_iter5_reg;
wire   [31:0] flag_d_assign_1_i_fu_3188_p1;
reg  signed [31:0] flag_d_assign_1_i_reg_4859;
reg  signed [31:0] flag_d_assign_1_i_reg_4859_pp0_iter4_reg;
reg   [31:0] flag_d_assign_1_i_reg_4859_pp0_iter5_reg;
wire   [31:0] flag_d_assign_9_i_fu_3193_p1;
reg  signed [31:0] flag_d_assign_9_i_reg_4865;
reg  signed [31:0] flag_d_assign_9_i_reg_4865_pp0_iter4_reg;
reg   [31:0] flag_d_assign_9_i_reg_4865_pp0_iter5_reg;
wire   [31:0] flag_d_assign_2_i_fu_3198_p1;
reg  signed [31:0] flag_d_assign_2_i_reg_4871;
reg  signed [31:0] flag_d_assign_2_i_reg_4871_pp0_iter4_reg;
reg   [31:0] flag_d_assign_2_i_reg_4871_pp0_iter5_reg;
wire   [31:0] flag_d_assign_10_i_fu_3203_p1;
reg  signed [31:0] flag_d_assign_10_i_reg_4877;
reg  signed [31:0] flag_d_assign_10_i_reg_4877_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_10_i_reg_4877_pp0_iter5_reg;
reg   [31:0] flag_d_assign_10_i_reg_4877_pp0_iter6_reg;
wire   [31:0] flag_d_assign_3_i_fu_3208_p1;
reg  signed [31:0] flag_d_assign_3_i_reg_4883;
reg  signed [31:0] flag_d_assign_3_i_reg_4883_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_3_i_reg_4883_pp0_iter5_reg;
reg   [31:0] flag_d_assign_3_i_reg_4883_pp0_iter6_reg;
wire   [31:0] flag_d_assign_11_i_fu_3213_p1;
reg  signed [31:0] flag_d_assign_11_i_reg_4889;
reg  signed [31:0] flag_d_assign_11_i_reg_4889_pp0_iter4_reg;
reg   [31:0] flag_d_assign_11_i_reg_4889_pp0_iter5_reg;
wire   [31:0] flag_d_assign_4_i_fu_3218_p1;
reg  signed [31:0] flag_d_assign_4_i_reg_4895;
reg  signed [31:0] flag_d_assign_4_i_reg_4895_pp0_iter4_reg;
reg   [31:0] flag_d_assign_4_i_reg_4895_pp0_iter5_reg;
wire   [31:0] flag_d_assign_12_i_fu_3223_p1;
reg  signed [31:0] flag_d_assign_12_i_reg_4901;
reg  signed [31:0] flag_d_assign_12_i_reg_4901_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_12_i_reg_4901_pp0_iter5_reg;
reg   [31:0] flag_d_assign_12_i_reg_4901_pp0_iter6_reg;
wire   [31:0] flag_d_assign_5_i_fu_3228_p1;
reg  signed [31:0] flag_d_assign_5_i_reg_4907;
reg  signed [31:0] flag_d_assign_5_i_reg_4907_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_5_i_reg_4907_pp0_iter5_reg;
reg   [31:0] flag_d_assign_5_i_reg_4907_pp0_iter6_reg;
wire   [31:0] flag_d_assign_13_i_fu_3233_p1;
reg  signed [31:0] flag_d_assign_13_i_reg_4913;
reg  signed [31:0] flag_d_assign_13_i_reg_4913_pp0_iter4_reg;
reg   [31:0] flag_d_assign_13_i_reg_4913_pp0_iter5_reg;
wire   [31:0] flag_d_assign_6_i_fu_3238_p1;
reg  signed [31:0] flag_d_assign_6_i_reg_4919;
reg  signed [31:0] flag_d_assign_6_i_reg_4919_pp0_iter4_reg;
reg   [31:0] flag_d_assign_6_i_reg_4919_pp0_iter5_reg;
wire   [31:0] flag_d_assign_14_i_fu_3243_p1;
reg  signed [31:0] flag_d_assign_14_i_reg_4925;
reg  signed [31:0] flag_d_assign_14_i_reg_4925_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_14_i_reg_4925_pp0_iter5_reg;
reg   [31:0] flag_d_assign_14_i_reg_4925_pp0_iter6_reg;
wire   [31:0] flag_d_assign_7_i_fu_3248_p1;
reg  signed [31:0] flag_d_assign_7_i_reg_4931;
reg  signed [31:0] flag_d_assign_7_i_reg_4931_pp0_iter4_reg;
reg  signed [31:0] flag_d_assign_7_i_reg_4931_pp0_iter5_reg;
reg   [31:0] flag_d_assign_7_i_reg_4931_pp0_iter6_reg;
wire   [31:0] flag_d_assign_15_i_fu_3253_p1;
reg  signed [31:0] flag_d_assign_15_i_reg_4937;
reg  signed [31:0] flag_d_assign_15_i_reg_4937_pp0_iter4_reg;
reg   [31:0] flag_d_assign_15_i_reg_4937_pp0_iter5_reg;
wire   [0:0] iscorner_2_i_16_i_fu_3581_p2;
reg   [0:0] iscorner_2_i_16_i_reg_4943;
reg   [0:0] iscorner_2_i_16_i_reg_4943_pp0_iter4_reg;
reg   [0:0] iscorner_2_i_16_i_reg_4943_pp0_iter5_reg;
reg   [0:0] iscorner_2_i_16_i_reg_4943_pp0_iter6_reg;
reg   [0:0] iscorner_2_i_16_i_reg_4943_pp0_iter7_reg;
wire   [31:0] tmp_80_i_min_int_s_fu_675_ap_return;
reg   [31:0] tmp_80_i_reg_4947;
wire   [31:0] tmp_82_i_max_int_s_fu_1025_ap_return;
reg   [31:0] tmp_82_i_reg_4952;
wire   [31:0] tmp_80_2_i_min_int_s_fu_681_ap_return;
reg   [31:0] tmp_80_2_i_reg_4957;
wire   [31:0] tmp_82_2_i_max_int_s_fu_1031_ap_return;
reg   [31:0] tmp_82_2_i_reg_4962;
wire   [31:0] tmp_80_4_i_min_int_s_fu_687_ap_return;
reg   [31:0] tmp_80_4_i_reg_4967;
wire   [31:0] tmp_82_4_i_max_int_s_fu_1037_ap_return;
reg   [31:0] tmp_82_4_i_reg_4972;
wire   [31:0] a0_2_3_i_max_int_s_fu_1098_ap_return;
reg   [31:0] a0_2_3_i_reg_4977;
wire   [31:0] tmp_88_4_i_min_int_s_fu_741_ap_return;
reg   [31:0] tmp_88_4_i_reg_4982;
wire   [31:0] tmp_91_4_i_min_int_s_fu_747_ap_return;
reg   [31:0] tmp_91_4_i_reg_4987;
wire   [31:0] b0_2_3_i_min_int_s_fu_801_ap_return;
reg   [31:0] b0_2_3_i_reg_4992;
wire   [31:0] tmp_96_4_i_max_int_s_fu_1162_ap_return;
reg   [31:0] tmp_96_4_i_reg_4997;
wire   [31:0] tmp_99_4_i_max_int_s_fu_1168_ap_return;
reg   [31:0] tmp_99_4_i_reg_5002;
wire   [15:0] tmp_29_fu_3972_p1;
reg   [15:0] tmp_29_reg_5007;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
wire   [8:0] k_buf_val_0_V_address0;
reg    k_buf_val_0_V_ce0;
wire   [7:0] k_buf_val_0_V_q0;
reg    k_buf_val_0_V_ce1;
reg    k_buf_val_0_V_we1;
wire   [8:0] k_buf_val_1_V_address0;
reg    k_buf_val_1_V_ce0;
wire   [7:0] k_buf_val_1_V_q0;
reg    k_buf_val_1_V_ce1;
reg    k_buf_val_1_V_we1;
wire   [8:0] k_buf_val_2_V_address0;
reg    k_buf_val_2_V_ce0;
wire   [7:0] k_buf_val_2_V_q0;
reg    k_buf_val_2_V_ce1;
reg    k_buf_val_2_V_we1;
wire   [8:0] k_buf_val_3_V_address0;
reg    k_buf_val_3_V_ce0;
wire   [7:0] k_buf_val_3_V_q0;
reg    k_buf_val_3_V_ce1;
reg    k_buf_val_3_V_we1;
wire   [8:0] k_buf_val_4_V_address0;
reg    k_buf_val_4_V_ce0;
wire   [7:0] k_buf_val_4_V_q0;
reg    k_buf_val_4_V_ce1;
reg    k_buf_val_4_V_we1;
wire   [8:0] k_buf_val_5_V_address0;
reg    k_buf_val_5_V_ce0;
wire   [7:0] k_buf_val_5_V_q0;
reg    k_buf_val_5_V_ce1;
reg    k_buf_val_5_V_we1;
reg    core_buf_val_0_V_ce0;
wire   [15:0] core_buf_val_0_V_q0;
reg    core_buf_val_0_V_ce1;
reg    core_buf_val_0_V_we1;
reg    core_buf_val_1_V_ce0;
wire   [15:0] core_buf_val_1_V_q0;
reg    core_buf_val_1_V_ce1;
reg    core_buf_val_1_V_we1;
wire    tmp_66_1_i_min_int_s_fu_549_ap_ready;
wire   [31:0] tmp_66_1_i_min_int_s_fu_549_ap_return;
wire    tmp_66_3_i_min_int_s_fu_555_ap_ready;
wire   [31:0] tmp_66_3_i_min_int_s_fu_555_ap_return;
wire    tmp_66_5_i_min_int_s_fu_561_ap_ready;
wire   [31:0] tmp_66_5_i_min_int_s_fu_561_ap_return;
wire    tmp_66_7_i_min_int_s_fu_567_ap_ready;
wire   [31:0] tmp_66_7_i_min_int_s_fu_567_ap_return;
wire    tmp_66_9_i_min_int_s_fu_573_ap_ready;
wire   [31:0] tmp_66_9_i_min_int_s_fu_573_ap_return;
wire    tmp_66_i_min_int_s_fu_579_ap_ready;
wire   [31:0] tmp_66_i_min_int_s_fu_579_ap_return;
wire    tmp_66_2_i_min_int_s_fu_585_ap_ready;
wire   [31:0] tmp_66_2_i_min_int_s_fu_585_ap_return;
wire    tmp_66_4_i_min_int_s_fu_591_ap_ready;
wire   [31:0] tmp_66_4_i_min_int_s_fu_591_ap_return;
wire    tmp_73_1_i_min_int_s_fu_597_ap_ready;
wire   [31:0] tmp_73_1_i_min_int_s_fu_597_ap_return;
wire    tmp_73_3_i_min_int_s_fu_603_ap_ready;
wire   [31:0] tmp_73_3_i_min_int_s_fu_603_ap_return;
wire    tmp_73_5_i_min_int_s_fu_609_ap_ready;
wire   [31:0] tmp_73_5_i_min_int_s_fu_609_ap_return;
wire    tmp_73_7_i_min_int_s_fu_615_ap_ready;
wire   [31:0] tmp_73_7_i_min_int_s_fu_615_ap_return;
wire    tmp_73_9_i_min_int_s_fu_621_ap_ready;
wire   [31:0] tmp_73_9_i_min_int_s_fu_621_ap_return;
wire    tmp_73_i_min_int_s_fu_627_ap_ready;
wire   [31:0] tmp_73_i_min_int_s_fu_627_ap_return;
wire    tmp_73_2_i_min_int_s_fu_633_ap_ready;
wire   [31:0] tmp_73_2_i_min_int_s_fu_633_ap_return;
wire    tmp_73_4_i_min_int_s_fu_639_ap_ready;
wire   [31:0] tmp_73_4_i_min_int_s_fu_639_ap_return;
wire    tmp_80_1_i_min_int_s_fu_645_ap_ready;
wire   [31:0] tmp_80_1_i_min_int_s_fu_645_ap_return;
wire    tmp_80_3_i_min_int_s_fu_651_ap_ready;
wire   [31:0] tmp_80_3_i_min_int_s_fu_651_ap_return;
wire    tmp_80_5_i_min_int_s_fu_657_ap_ready;
wire   [31:0] tmp_80_5_i_min_int_s_fu_657_ap_return;
wire    tmp_80_7_i_min_int_s_fu_663_ap_ready;
wire   [31:0] tmp_80_7_i_min_int_s_fu_663_ap_return;
wire    tmp_80_9_i_min_int_s_fu_669_ap_ready;
wire   [31:0] tmp_80_9_i_min_int_s_fu_669_ap_return;
wire    tmp_80_i_min_int_s_fu_675_ap_ready;
wire    tmp_80_2_i_min_int_s_fu_681_ap_ready;
wire    tmp_80_4_i_min_int_s_fu_687_ap_ready;
wire    tmp_88_i_min_int_s_fu_693_ap_ready;
wire   [31:0] tmp_88_i_min_int_s_fu_693_ap_return;
wire    tmp_91_i_min_int_s_fu_699_ap_ready;
wire   [31:0] tmp_91_i_min_int_s_fu_699_ap_return;
wire    tmp_88_1_i_min_int_s_fu_705_ap_ready;
wire   [31:0] tmp_88_1_i_min_int_s_fu_705_ap_return;
wire    tmp_91_1_i_min_int_s_fu_711_ap_ready;
wire   [31:0] tmp_91_1_i_min_int_s_fu_711_ap_return;
wire    tmp_88_2_i_min_int_s_fu_717_ap_ready;
wire   [31:0] tmp_88_2_i_min_int_s_fu_717_ap_return;
wire    tmp_91_2_i_min_int_s_fu_723_ap_ready;
wire   [31:0] tmp_91_2_i_min_int_s_fu_723_ap_return;
wire    tmp_88_3_i_min_int_s_fu_729_ap_ready;
wire   [31:0] tmp_88_3_i_min_int_s_fu_729_ap_return;
wire    tmp_91_3_i_min_int_s_fu_735_ap_ready;
wire   [31:0] tmp_91_3_i_min_int_s_fu_735_ap_return;
wire    tmp_88_4_i_min_int_s_fu_741_ap_ready;
wire    tmp_91_4_i_min_int_s_fu_747_ap_ready;
wire    b0_1_i_min_int_s_fu_753_ap_ready;
wire   [31:0] b0_1_i_min_int_s_fu_753_ap_return;
wire    b0_2_i_min_int_s_fu_759_ap_ready;
wire   [31:0] b0_2_i_min_int_s_fu_759_ap_return;
wire    b0_1_1_i_min_int_s_fu_766_ap_ready;
wire   [31:0] b0_1_1_i_min_int_s_fu_766_ap_return;
wire    b0_2_1_i_min_int_s_fu_773_ap_ready;
wire   [31:0] b0_2_1_i_min_int_s_fu_773_ap_return;
wire    b0_1_2_i_min_int_s_fu_780_ap_ready;
wire   [31:0] b0_1_2_i_min_int_s_fu_780_ap_return;
wire    b0_2_2_i_min_int_s_fu_787_ap_ready;
wire   [31:0] b0_2_2_i_min_int_s_fu_787_ap_return;
wire    b0_1_3_i_min_int_s_fu_794_ap_ready;
wire   [31:0] b0_1_3_i_min_int_s_fu_794_ap_return;
wire    b0_2_3_i_min_int_s_fu_801_ap_ready;
wire    tmp_88_5_i_min_int_s_fu_808_ap_ready;
wire   [31:0] tmp_88_5_i_min_int_s_fu_808_ap_return;
wire    tmp_91_5_i_min_int_s_fu_814_ap_ready;
wire   [31:0] tmp_91_5_i_min_int_s_fu_814_ap_return;
wire    tmp_88_6_i_min_int_s_fu_820_ap_ready;
wire   [31:0] tmp_88_6_i_min_int_s_fu_820_ap_return;
wire    tmp_91_6_i_min_int_s_fu_826_ap_ready;
wire   [31:0] tmp_91_6_i_min_int_s_fu_826_ap_return;
wire    tmp_88_7_i_min_int_s_fu_832_ap_ready;
wire   [31:0] tmp_88_7_i_min_int_s_fu_832_ap_return;
wire    tmp_91_7_i_min_int_s_fu_838_ap_ready;
wire   [31:0] tmp_91_7_i_min_int_s_fu_838_ap_return;
wire    b0_1_4_i_min_int_s_fu_844_ap_ready;
wire   [31:0] b0_1_4_i_min_int_s_fu_844_ap_return;
wire    b0_2_4_i_min_int_s_fu_850_ap_ready;
wire   [31:0] b0_2_4_i_min_int_s_fu_850_ap_return;
wire    b0_1_5_i_min_int_s_fu_857_ap_ready;
wire   [31:0] b0_1_5_i_min_int_s_fu_857_ap_return;
wire    b0_2_5_i_min_int_s_fu_864_ap_ready;
wire   [31:0] b0_2_5_i_min_int_s_fu_864_ap_return;
wire    b0_1_6_i_min_int_s_fu_871_ap_ready;
wire   [31:0] b0_1_6_i_min_int_s_fu_871_ap_return;
wire    b0_2_6_i_min_int_s_fu_878_ap_ready;
wire   [31:0] b0_2_6_i_min_int_s_fu_878_ap_return;
wire    b0_1_7_i_min_int_s_fu_885_ap_ready;
wire   [31:0] b0_1_7_i_min_int_s_fu_885_ap_return;
wire    b0_2_7_i_min_int_s_fu_892_ap_ready;
wire   [31:0] b0_2_7_i_min_int_s_fu_892_ap_return;
wire    tmp_68_1_i_max_int_s_fu_899_ap_ready;
wire   [31:0] tmp_68_1_i_max_int_s_fu_899_ap_return;
wire    tmp_68_3_i_max_int_s_fu_905_ap_ready;
wire   [31:0] tmp_68_3_i_max_int_s_fu_905_ap_return;
wire    tmp_68_5_i_max_int_s_fu_911_ap_ready;
wire   [31:0] tmp_68_5_i_max_int_s_fu_911_ap_return;
wire    tmp_68_7_i_max_int_s_fu_917_ap_ready;
wire   [31:0] tmp_68_7_i_max_int_s_fu_917_ap_return;
wire    tmp_68_9_i_max_int_s_fu_923_ap_ready;
wire   [31:0] tmp_68_9_i_max_int_s_fu_923_ap_return;
wire    tmp_68_i_max_int_s_fu_929_ap_ready;
wire   [31:0] tmp_68_i_max_int_s_fu_929_ap_return;
wire    tmp_68_2_i_max_int_s_fu_935_ap_ready;
wire   [31:0] tmp_68_2_i_max_int_s_fu_935_ap_return;
wire    tmp_68_4_i_max_int_s_fu_941_ap_ready;
wire   [31:0] tmp_68_4_i_max_int_s_fu_941_ap_return;
wire    tmp_75_1_i_max_int_s_fu_947_ap_ready;
wire   [31:0] tmp_75_1_i_max_int_s_fu_947_ap_return;
wire    tmp_75_3_i_max_int_s_fu_953_ap_ready;
wire   [31:0] tmp_75_3_i_max_int_s_fu_953_ap_return;
wire    tmp_75_5_i_max_int_s_fu_959_ap_ready;
wire   [31:0] tmp_75_5_i_max_int_s_fu_959_ap_return;
wire    tmp_75_7_i_max_int_s_fu_965_ap_ready;
wire   [31:0] tmp_75_7_i_max_int_s_fu_965_ap_return;
wire    tmp_75_9_i_max_int_s_fu_971_ap_ready;
wire   [31:0] tmp_75_9_i_max_int_s_fu_971_ap_return;
wire    tmp_75_i_max_int_s_fu_977_ap_ready;
wire   [31:0] tmp_75_i_max_int_s_fu_977_ap_return;
wire    tmp_75_2_i_max_int_s_fu_983_ap_ready;
wire   [31:0] tmp_75_2_i_max_int_s_fu_983_ap_return;
wire    tmp_75_4_i_max_int_s_fu_989_ap_ready;
wire   [31:0] tmp_75_4_i_max_int_s_fu_989_ap_return;
wire    tmp_82_1_i_max_int_s_fu_995_ap_ready;
wire   [31:0] tmp_82_1_i_max_int_s_fu_995_ap_return;
wire    tmp_82_3_i_max_int_s_fu_1001_ap_ready;
wire   [31:0] tmp_82_3_i_max_int_s_fu_1001_ap_return;
wire    tmp_82_5_i_max_int_s_fu_1007_ap_ready;
wire   [31:0] tmp_82_5_i_max_int_s_fu_1007_ap_return;
wire    tmp_82_7_i_max_int_s_fu_1013_ap_ready;
wire   [31:0] tmp_82_7_i_max_int_s_fu_1013_ap_return;
wire    tmp_82_9_i_max_int_s_fu_1019_ap_ready;
wire   [31:0] tmp_82_9_i_max_int_s_fu_1019_ap_return;
wire    tmp_82_i_max_int_s_fu_1025_ap_ready;
wire    tmp_82_2_i_max_int_s_fu_1031_ap_ready;
wire    tmp_82_4_i_max_int_s_fu_1037_ap_ready;
wire    a0_1_i_max_int_s_fu_1043_ap_ready;
wire   [31:0] a0_1_i_max_int_s_fu_1043_ap_return;
wire    a0_2_i_max_int_s_fu_1050_ap_ready;
wire   [31:0] a0_2_i_max_int_s_fu_1050_ap_return;
wire    a0_1_1_i_max_int_s_fu_1058_ap_ready;
wire   [31:0] a0_1_1_i_max_int_s_fu_1058_ap_return;
wire    a0_2_1_i_max_int_s_fu_1066_ap_ready;
wire   [31:0] a0_2_1_i_max_int_s_fu_1066_ap_return;
wire    a0_1_2_i_max_int_s_fu_1074_ap_ready;
wire   [31:0] a0_1_2_i_max_int_s_fu_1074_ap_return;
wire    a0_2_2_i_max_int_s_fu_1082_ap_ready;
wire   [31:0] a0_2_2_i_max_int_s_fu_1082_ap_return;
wire    a0_1_3_i_max_int_s_fu_1090_ap_ready;
wire   [31:0] a0_1_3_i_max_int_s_fu_1090_ap_return;
wire    a0_2_3_i_max_int_s_fu_1098_ap_ready;
wire    tmp_96_i_max_int_s_fu_1106_ap_ready;
wire   [31:0] tmp_96_i_max_int_s_fu_1106_ap_return;
wire    tmp_99_i_max_int_s_fu_1113_ap_ready;
wire   [31:0] tmp_99_i_max_int_s_fu_1113_ap_return;
wire    tmp_96_1_i_max_int_s_fu_1120_ap_ready;
wire   [31:0] tmp_96_1_i_max_int_s_fu_1120_ap_return;
wire    tmp_99_1_i_max_int_s_fu_1127_ap_ready;
wire   [31:0] tmp_99_1_i_max_int_s_fu_1127_ap_return;
wire    tmp_96_2_i_max_int_s_fu_1134_ap_ready;
wire   [31:0] tmp_96_2_i_max_int_s_fu_1134_ap_return;
wire    tmp_99_2_i_max_int_s_fu_1141_ap_ready;
wire   [31:0] tmp_99_2_i_max_int_s_fu_1141_ap_return;
wire    tmp_96_3_i_max_int_s_fu_1148_ap_ready;
wire   [31:0] tmp_96_3_i_max_int_s_fu_1148_ap_return;
wire    tmp_99_3_i_max_int_s_fu_1155_ap_ready;
wire   [31:0] tmp_99_3_i_max_int_s_fu_1155_ap_return;
wire    tmp_96_4_i_max_int_s_fu_1162_ap_ready;
wire    tmp_99_4_i_max_int_s_fu_1168_ap_ready;
wire    a0_1_4_i_max_int_s_fu_1174_ap_ready;
wire   [31:0] a0_1_4_i_max_int_s_fu_1174_ap_return;
wire    a0_2_4_i_max_int_s_fu_1180_ap_ready;
wire   [31:0] a0_2_4_i_max_int_s_fu_1180_ap_return;
wire    a0_1_5_i_max_int_s_fu_1187_ap_ready;
wire   [31:0] a0_1_5_i_max_int_s_fu_1187_ap_return;
wire    a0_2_5_i_max_int_s_fu_1195_ap_ready;
wire   [31:0] a0_2_5_i_max_int_s_fu_1195_ap_return;
wire    a0_1_6_i_max_int_s_fu_1203_ap_ready;
wire   [31:0] a0_1_6_i_max_int_s_fu_1203_ap_return;
wire    a0_2_6_i_max_int_s_fu_1211_ap_ready;
wire   [31:0] a0_2_6_i_max_int_s_fu_1211_ap_return;
wire    a0_1_7_i_max_int_s_fu_1219_ap_ready;
wire   [31:0] a0_1_7_i_max_int_s_fu_1219_ap_return;
wire    a0_2_7_i_max_int_s_fu_1227_ap_ready;
wire   [31:0] a0_2_7_i_max_int_s_fu_1227_ap_return;
wire    tmp_96_5_i_max_int_s_fu_1235_ap_ready;
wire   [31:0] tmp_96_5_i_max_int_s_fu_1235_ap_return;
wire    tmp_99_5_i_max_int_s_fu_1242_ap_ready;
wire   [31:0] tmp_99_5_i_max_int_s_fu_1242_ap_return;
wire    tmp_96_6_i_max_int_s_fu_1249_ap_ready;
wire   [31:0] tmp_96_6_i_max_int_s_fu_1249_ap_return;
wire    tmp_99_6_i_max_int_s_fu_1256_ap_ready;
wire   [31:0] tmp_99_6_i_max_int_s_fu_1256_ap_return;
wire    tmp_96_7_i_max_int_s_fu_1263_ap_ready;
wire   [31:0] tmp_96_7_i_max_int_s_fu_1263_ap_return;
wire    tmp_99_7_i_max_int_s_fu_1270_ap_ready;
wire   [31:0] tmp_99_7_i_max_int_s_fu_1270_ap_return;
wire    tmp_12_i_max_int_s_fu_1277_ap_ready;
wire   [31:0] tmp_12_i_max_int_s_fu_1277_y;
wire   [31:0] tmp_12_i_max_int_s_fu_1277_ap_return;
wire   [31:0] grp_reg_int_s_fu_3587_ap_return;
reg    grp_reg_int_s_fu_3587_ap_ce;
reg    ap_predicate_op549_call_state6;
reg    ap_predicate_op580_call_state7;
wire   [31:0] grp_reg_int_s_fu_3595_ap_return;
reg    grp_reg_int_s_fu_3595_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3603_ap_return;
reg    grp_reg_int_s_fu_3603_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3611_ap_return;
reg    grp_reg_int_s_fu_3611_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3619_ap_return;
reg    grp_reg_int_s_fu_3619_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3627_ap_return;
reg    grp_reg_int_s_fu_3627_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3635_ap_return;
reg    grp_reg_int_s_fu_3635_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3643_ap_return;
reg    grp_reg_int_s_fu_3643_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3651_ap_return;
reg    grp_reg_int_s_fu_3651_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3659_ap_return;
reg    grp_reg_int_s_fu_3659_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3667_ap_return;
reg    grp_reg_int_s_fu_3667_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3675_ap_return;
reg    grp_reg_int_s_fu_3675_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3683_ap_return;
reg    grp_reg_int_s_fu_3683_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3691_ap_return;
reg    grp_reg_int_s_fu_3691_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3699_ap_return;
reg    grp_reg_int_s_fu_3699_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3707_ap_return;
reg    grp_reg_int_s_fu_3707_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3715_ap_return;
reg    grp_reg_int_s_fu_3715_ap_ce;
reg    ap_predicate_op628_call_state8;
wire   [31:0] grp_reg_int_s_fu_3723_ap_return;
reg    grp_reg_int_s_fu_3723_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3731_ap_return;
reg    grp_reg_int_s_fu_3731_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3739_ap_return;
reg    grp_reg_int_s_fu_3739_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3747_ap_return;
reg    grp_reg_int_s_fu_3747_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3755_ap_return;
reg    grp_reg_int_s_fu_3755_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3763_ap_return;
reg    grp_reg_int_s_fu_3763_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3771_ap_return;
reg    grp_reg_int_s_fu_3771_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3779_ap_return;
reg    grp_reg_int_s_fu_3779_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3787_ap_return;
reg    grp_reg_int_s_fu_3787_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3795_ap_return;
reg    grp_reg_int_s_fu_3795_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3803_ap_return;
reg    grp_reg_int_s_fu_3803_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3811_ap_return;
reg    grp_reg_int_s_fu_3811_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3819_ap_return;
reg    grp_reg_int_s_fu_3819_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3827_ap_return;
reg    grp_reg_int_s_fu_3827_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3835_ap_return;
reg    grp_reg_int_s_fu_3835_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3843_ap_return;
reg    grp_reg_int_s_fu_3843_ap_ce;
reg    ap_predicate_op670_call_state9;
wire   [31:0] grp_reg_int_s_fu_3851_ap_return;
reg    grp_reg_int_s_fu_3851_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3859_ap_return;
reg    grp_reg_int_s_fu_3859_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3867_ap_return;
reg    grp_reg_int_s_fu_3867_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3875_ap_return;
reg    grp_reg_int_s_fu_3875_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3883_ap_return;
reg    grp_reg_int_s_fu_3883_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3891_ap_return;
reg    grp_reg_int_s_fu_3891_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3899_ap_return;
reg    grp_reg_int_s_fu_3899_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3907_ap_return;
reg    grp_reg_int_s_fu_3907_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3915_ap_return;
reg    grp_reg_int_s_fu_3915_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3923_ap_return;
reg    grp_reg_int_s_fu_3923_ap_ce;
reg    ap_predicate_op724_call_state10;
wire   [31:0] grp_reg_int_s_fu_3930_ap_return;
reg    grp_reg_int_s_fu_3930_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3937_ap_return;
reg    grp_reg_int_s_fu_3937_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3944_ap_return;
reg    grp_reg_int_s_fu_3944_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3951_ap_return;
reg    grp_reg_int_s_fu_3951_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3958_ap_return;
reg    grp_reg_int_s_fu_3958_ap_ce;
reg   [31:0] t_V_reg_510;
wire    ap_CS_fsm_state12;
reg   [15:0] ap_phi_mux_core_1_i_phi_fu_536_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_core_1_i_reg_532;
reg   [15:0] ap_phi_reg_pp0_iter1_core_1_i_reg_532;
reg   [15:0] ap_phi_reg_pp0_iter2_core_1_i_reg_532;
reg   [15:0] ap_phi_reg_pp0_iter3_core_1_i_reg_532;
reg   [15:0] ap_phi_reg_pp0_iter4_core_1_i_reg_532;
reg   [15:0] ap_phi_reg_pp0_iter5_core_1_i_reg_532;
reg   [15:0] ap_phi_reg_pp0_iter6_core_1_i_reg_532;
reg   [15:0] ap_phi_reg_pp0_iter7_core_1_i_reg_532;
reg   [15:0] ap_phi_reg_pp0_iter8_core_1_i_reg_532;
wire   [15:0] phitmp_i_fu_3976_p2;
wire   [63:0] tmp_7_i_fu_1385_p1;
wire   [63:0] tmp_8_i_fu_1395_p1;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] core_win_val_2_V_1_fu_118;
wire   [15:0] core_win_val_2_V_2_fu_4000_p3;
reg   [15:0] core_win_val_2_V_0_fu_122;
reg   [15:0] core_win_val_1_V_1_fu_126;
reg   [15:0] core_win_val_1_V_0_fu_130;
reg   [15:0] core_win_val_0_V_1_fu_134;
reg   [15:0] core_win_val_0_V_0_fu_138;
reg   [7:0] win_val_0_V_2_fu_142;
reg   [7:0] win_val_0_V_2_1_fu_146;
reg   [7:0] win_val_0_V_3_fu_150;
reg   [7:0] win_val_0_V_4_fu_154;
reg   [7:0] win_val_0_V_5_fu_158;
reg   [7:0] win_val_1_V_1_fu_162;
reg   [7:0] win_val_1_V_1_1_fu_166;
reg   [7:0] win_val_1_V_2_fu_170;
reg   [7:0] win_val_1_V_3_fu_174;
reg   [7:0] win_val_1_V_4_fu_178;
reg   [7:0] win_val_1_V_5_fu_182;
reg   [7:0] win_val_2_V_0_fu_186;
reg   [7:0] win_val_2_V_0_1_fu_190;
reg   [7:0] win_val_2_V_1_fu_194;
reg   [7:0] win_val_2_V_2_fu_198;
reg   [7:0] win_val_2_V_3_fu_202;
reg   [7:0] win_val_2_V_4_fu_206;
reg   [7:0] win_val_2_V_5_fu_210;
reg   [7:0] win_val_3_V_0_fu_214;
reg   [7:0] win_val_3_V_0_1_fu_218;
reg   [7:0] win_val_3_V_1_fu_222;
reg   [7:0] win_val_3_V_2_fu_226;
reg   [7:0] win_val_3_V_3_fu_230;
reg   [7:0] win_val_3_V_4_fu_234;
reg   [7:0] win_val_3_V_5_fu_238;
reg   [7:0] win_val_4_V_0_fu_242;
reg   [7:0] win_val_4_V_0_1_fu_246;
reg   [7:0] win_val_4_V_1_fu_250;
reg   [7:0] win_val_4_V_2_fu_254;
reg   [7:0] win_val_4_V_3_fu_258;
reg   [7:0] win_val_4_V_4_fu_262;
reg   [7:0] win_val_4_V_5_fu_266;
reg   [7:0] win_val_5_V_1_fu_270;
reg   [7:0] win_val_5_V_1_1_fu_274;
reg   [7:0] win_val_5_V_2_fu_278;
reg   [7:0] win_val_5_V_3_fu_282;
reg   [7:0] win_val_5_V_4_fu_286;
reg   [7:0] win_val_5_V_5_fu_290;
reg   [7:0] win_val_6_V_2_fu_294;
reg   [7:0] win_val_6_V_2_1_fu_298;
reg   [7:0] win_val_6_V_3_fu_302;
reg   [7:0] win_val_6_V_4_fu_306;
reg   [7:0] win_val_6_V_5_fu_310;
wire   [0:0] tmp_3_i_fu_1330_p2;
wire   [29:0] tmp_fu_1348_p4;
wire   [0:0] tmp_6_i_fu_1375_p2;
wire   [0:0] tmp_9_i_fu_1401_p2;
wire   [29:0] tmp_30_fu_1419_p4;
wire   [0:0] icmp2_fu_1429_p2;
wire   [8:0] lhs_V_i_fu_1814_p1;
wire   [8:0] rhs_V_i_fu_1818_p1;
wire   [8:0] rhs_V_1_i_fu_1828_p1;
wire   [0:0] tmp_54_i_fu_1838_p2;
wire   [0:0] tmp_55_i_fu_1843_p2;
wire   [0:0] tmp_9_fu_1856_p2;
wire   [1:0] phitmp_i_i_i_fu_1848_p3;
wire   [0:0] tmp_60_i_fu_1870_p2;
wire   [0:0] tmp_62_i_fu_1875_p2;
wire   [0:0] tmp_8_fu_1888_p2;
wire   [1:0] phitmp1_i_i_i_fu_1880_p3;
wire   [8:0] rhs_V_i_46_fu_1902_p1;
wire   [8:0] rhs_V_1_1_i_fu_1912_p1;
wire   [0:0] tmp_54_1_i_fu_1922_p2;
wire   [0:0] tmp_55_1_i_fu_1927_p2;
wire   [0:0] tmp_s_fu_1940_p2;
wire   [1:0] phitmp_i_i_1_i_fu_1932_p3;
wire   [0:0] tmp_60_1_i_fu_1954_p2;
wire   [0:0] tmp_62_1_i_fu_1959_p2;
wire   [0:0] tmp_10_fu_1972_p2;
wire   [1:0] phitmp1_i_i_1_i_fu_1964_p3;
wire   [8:0] rhs_V_8_i_fu_1986_p1;
wire   [8:0] rhs_V_1_2_i_fu_1996_p1;
wire   [0:0] tmp_54_2_i_fu_2006_p2;
wire   [0:0] tmp_55_2_i_fu_2011_p2;
wire   [0:0] tmp_11_fu_2024_p2;
wire   [1:0] phitmp_i_i_2_i_fu_2016_p3;
wire   [0:0] tmp_60_2_i_fu_2038_p2;
wire   [0:0] tmp_62_2_i_fu_2043_p2;
wire   [0:0] tmp_12_fu_2056_p2;
wire   [1:0] phitmp1_i_i_2_i_fu_2048_p3;
wire   [8:0] rhs_V_3_i_fu_2070_p1;
wire   [8:0] rhs_V_1_3_i_fu_2080_p1;
wire   [0:0] tmp_54_3_i_fu_2090_p2;
wire   [0:0] tmp_55_3_i_fu_2095_p2;
wire   [0:0] tmp_13_fu_2108_p2;
wire   [1:0] phitmp_i_i_3_i_fu_2100_p3;
wire   [0:0] tmp_60_3_i_fu_2122_p2;
wire   [0:0] tmp_62_3_i_fu_2127_p2;
wire   [0:0] tmp_14_fu_2140_p2;
wire   [1:0] phitmp1_i_i_3_i_fu_2132_p3;
wire   [8:0] rhs_V_4_i_fu_2154_p1;
wire   [8:0] rhs_V_1_4_i_fu_2164_p1;
wire   [0:0] tmp_54_4_i_fu_2174_p2;
wire   [0:0] tmp_55_4_i_fu_2179_p2;
wire   [0:0] tmp_15_fu_2192_p2;
wire   [1:0] phitmp_i_i_4_i_fu_2184_p3;
wire   [0:0] tmp_60_4_i_fu_2206_p2;
wire   [0:0] tmp_62_4_i_fu_2211_p2;
wire   [0:0] tmp_16_fu_2224_p2;
wire   [1:0] phitmp1_i_i_4_i_fu_2216_p3;
wire   [8:0] rhs_V_5_i_fu_2238_p1;
wire   [8:0] rhs_V_1_5_i_fu_2248_p1;
wire   [0:0] tmp_54_5_i_fu_2258_p2;
wire   [0:0] tmp_55_5_i_fu_2263_p2;
wire   [0:0] tmp_17_fu_2276_p2;
wire   [1:0] phitmp_i_i_5_i_fu_2268_p3;
wire   [0:0] tmp_60_5_i_fu_2290_p2;
wire   [0:0] tmp_62_5_i_fu_2295_p2;
wire   [0:0] tmp_18_fu_2308_p2;
wire   [1:0] phitmp1_i_i_5_i_fu_2300_p3;
wire   [8:0] rhs_V_6_i_fu_2322_p1;
wire   [8:0] rhs_V_1_6_i_fu_2332_p1;
wire   [0:0] tmp_54_6_i_fu_2342_p2;
wire   [0:0] tmp_55_6_i_fu_2347_p2;
wire   [0:0] tmp_19_fu_2360_p2;
wire   [1:0] phitmp_i_i_6_i_fu_2352_p3;
wire   [0:0] tmp_60_6_i_fu_2374_p2;
wire   [0:0] tmp_62_6_i_fu_2379_p2;
wire   [0:0] tmp_20_fu_2392_p2;
wire   [1:0] phitmp1_i_i_6_i_fu_2384_p3;
wire   [8:0] rhs_V_7_i_fu_2406_p1;
wire   [8:0] rhs_V_1_7_i_fu_2416_p1;
wire   [0:0] tmp_54_7_i_fu_2426_p2;
wire   [0:0] tmp_55_7_i_fu_2431_p2;
wire   [0:0] tmp_21_fu_2444_p2;
wire   [1:0] phitmp_i_i_7_i_fu_2436_p3;
wire   [0:0] tmp_60_7_i_fu_2458_p2;
wire   [0:0] tmp_62_7_i_fu_2463_p2;
wire   [0:0] tmp_22_fu_2476_p2;
wire   [1:0] phitmp1_i_i_7_i_fu_2468_p3;
wire   [1:0] flag_val_V_assign_lo_fu_1862_p3;
wire   [1:0] flag_val_V_assign_lo_2_fu_1946_p3;
wire   [0:0] tmp_61_i_fu_2496_p2;
wire   [0:0] tmp_59_0_not_i_fu_2490_p2;
wire   [1:0] flag_val_V_assign_lo_4_fu_2030_p3;
wire   [1:0] flag_val_V_assign_lo_6_fu_2114_p3;
wire   [1:0] flag_val_V_assign_lo_8_fu_2198_p3;
wire   [1:0] flag_val_V_assign_lo_15_fu_2282_p3;
wire   [1:0] flag_val_V_assign_lo_11_fu_2366_p3;
wire   [1:0] flag_val_V_assign_lo_13_fu_2450_p3;
wire   [0:0] tmp_61_6_i_fu_2604_p2;
wire   [0:0] tmp_59_6_not_i_fu_2598_p2;
wire   [0:0] tmp_19_i_fu_2632_p2;
wire   [3:0] phitmp42_op_op_cast_s_fu_2624_p3;
wire   [3:0] count_1_i_0_op_op_fu_2616_p3;
wire   [0:0] tmp_20_i_fu_2654_p2;
wire   [3:0] phitmp41_op_cast_i_c_fu_2646_p3;
wire   [3:0] count_1_i_2_op_op_i_fu_2638_p3;
wire   [0:0] or_cond11_i_fu_2610_p2;
wire   [0:0] tmp_21_i_fu_2676_p2;
wire   [3:0] phitmp1_cast_i_cast_s_fu_2668_p3;
wire   [3:0] count_1_i_4_op_i_fu_2660_p3;
wire   [1:0] flag_val_V_assign_lo_1_fu_1894_p3;
wire   [0:0] tmp_61_7_i_fu_2696_p2;
wire   [0:0] tmp_59_7_not_i_fu_2690_p2;
wire   [3:0] count_1_i_6_i_fu_2682_p3;
wire   [0:0] or_cond12_i_fu_2702_p2;
wire   [0:0] tmp_63_7_i_fu_2708_p2;
wire   [1:0] flag_val_V_assign_lo_3_fu_1978_p3;
wire   [0:0] tmp_59_8_i_fu_2734_p2;
wire   [3:0] count_1_i_7_i_fu_2726_p3;
wire   [3:0] count_8_i_fu_2746_p2;
wire   [0:0] or_cond13_i_fu_2740_p2;
wire   [0:0] tmp_63_8_i_fu_2752_p2;
wire   [0:0] not_or_cond13_i_fu_2764_p2;
wire   [3:0] phitmp2_i_fu_2758_p2;
wire   [1:0] flag_val_V_assign_lo_5_fu_2062_p3;
wire   [0:0] tmp_59_9_i_fu_2784_p2;
wire   [0:0] tmp_61_9_i_fu_2790_p2;
wire   [3:0] count_1_i_8_i_fu_2776_p3;
wire   [0:0] not_or_cond14_i_demo_fu_2808_p2;
wire   [0:0] tmp_63_9_i_fu_2802_p2;
wire   [0:0] not_or_cond14_i_fu_2814_p2;
wire   [0:0] or_cond14_i_fu_2796_p2;
wire   [1:0] flag_val_V_assign_lo_7_fu_2146_p3;
wire   [0:0] tmp_59_i_fu_2834_p2;
wire   [0:0] tmp_61_i_48_fu_2840_p2;
wire   [3:0] count_1_i_9_i_fu_2826_p3;
wire   [3:0] count_i_fu_2852_p2;
wire   [0:0] not_or_cond15_i_demo_fu_2870_p2;
wire   [0:0] tmp_63_i_fu_2858_p2;
wire   [0:0] not_or_cond15_i_fu_2876_p2;
wire   [0:0] or_cond15_i_fu_2846_p2;
wire   [3:0] phitmp3_i_fu_2864_p2;
wire   [1:0] flag_val_V_assign_lo_9_fu_2230_p3;
wire   [0:0] tmp_59_10_i_fu_2896_p2;
wire   [0:0] tmp_61_8_i_fu_2902_p2;
wire   [3:0] count_1_i_i_fu_2888_p3;
wire   [0:0] not_or_cond16_i_demo_fu_2920_p2;
wire   [0:0] tmp_63_1_i_fu_2914_p2;
wire   [0:0] not_or_cond16_i_fu_2926_p2;
wire   [0:0] or_cond16_i_fu_2908_p2;
wire   [1:0] flag_val_V_assign_lo_10_fu_2314_p3;
wire   [0:0] tmp_59_11_i_fu_2946_p2;
wire   [0:0] tmp_61_10_i_fu_2952_p2;
wire   [3:0] count_1_i_1_i_fu_2938_p3;
wire   [3:0] count_1_i_fu_2964_p2;
wire   [0:0] not_or_cond17_i_demo_fu_2982_p2;
wire   [0:0] tmp_63_2_i_fu_2970_p2;
wire   [0:0] not_or_cond17_i_fu_2988_p2;
wire   [0:0] or_cond17_i_fu_2958_p2;
wire   [3:0] phitmp4_i_fu_2976_p2;
wire   [1:0] flag_val_V_assign_lo_12_fu_2398_p3;
wire   [0:0] tmp_59_12_i_fu_3008_p2;
wire   [0:0] tmp_61_11_i_fu_3014_p2;
wire   [3:0] count_1_i_2_i_fu_3000_p3;
wire   [0:0] not_or_cond18_i_demo_fu_3032_p2;
wire   [0:0] tmp_63_3_i_fu_3026_p2;
wire   [0:0] not_or_cond18_i_fu_3038_p2;
wire   [0:0] or_cond18_i_fu_3020_p2;
wire   [3:0] count_1_i_3_i_fu_3050_p3;
wire   [1:0] flag_val_V_assign_lo_14_fu_2482_p3;
wire   [0:0] tmp_59_13_i_fu_3062_p2;
wire   [0:0] tmp_61_12_i_fu_3068_p2;
wire   [4:0] count_1_i_3_cast_i_fu_3058_p1;
wire   [4:0] count_2_i_fu_3080_p2;
wire   [0:0] not_or_cond19_i_demo_fu_3098_p2;
wire   [0:0] tmp_63_4_i_fu_3086_p2;
wire   [0:0] not_or_cond19_i_fu_3104_p2;
wire   [0:0] or_cond19_i_fu_3074_p2;
wire   [4:0] phitmp5_i_fu_3092_p2;
wire   [0:0] tmp_59_14_i_fu_3124_p2;
wire   [0:0] not_or_cond11_i_demo_fu_3136_p2;
wire   [0:0] iscorner_2_i_7_i_fu_2720_p2;
wire   [0:0] p_iscorner_0_i_8_i_fu_2770_p2;
wire   [0:0] p_iscorner_0_i_9_i_fu_2820_p2;
wire   [0:0] p_iscorner_0_i_i_fu_2882_p2;
wire   [0:0] tmp8_fu_3154_p2;
wire   [0:0] tmp7_fu_3148_p2;
wire   [0:0] p_iscorner_0_i_1_i_fu_2932_p2;
wire   [0:0] p_iscorner_0_i_2_i_fu_2994_p2;
wire   [0:0] p_iscorner_0_i_3_i_fu_3044_p2;
wire   [0:0] p_iscorner_0_i_4_i_fu_3110_p2;
wire   [0:0] tmp_63_5_i_fu_3258_p2;
wire   [0:0] not_or_cond20_i_fu_3263_p2;
wire   [4:0] count_1_i_5_i_fu_3274_p3;
wire   [4:0] count_3_i_fu_3280_p2;
wire   [0:0] tmp_63_6_i_fu_3286_p2;
wire   [0:0] not_or_cond5_i_fu_3298_p2;
wire   [4:0] phitmp6_i_fu_3292_p2;
wire   [4:0] count_1_i_10_i_fu_3309_p3;
wire   [0:0] not_or_cond6_i_demor_fu_3322_p2;
wire   [0:0] tmp_63_10_i_fu_3316_p2;
wire   [0:0] not_or_cond6_i_fu_3326_p2;
wire   [4:0] count_1_i_11_i_fu_3338_p3;
wire   [4:0] count_4_i_fu_3345_p2;
wire   [0:0] not_or_cond7_i_demor_fu_3363_p2;
wire   [0:0] tmp_63_11_i_fu_3351_p2;
wire   [0:0] not_or_cond7_i_fu_3367_p2;
wire   [4:0] phitmp7_i_fu_3357_p2;
wire   [4:0] count_1_i_12_i_fu_3379_p3;
wire   [0:0] not_or_cond8_i_demor_fu_3392_p2;
wire   [0:0] tmp_63_12_i_fu_3386_p2;
wire   [0:0] not_or_cond8_i_fu_3396_p2;
wire   [4:0] count_1_i_13_i_fu_3408_p3;
wire   [4:0] count_5_i_fu_3415_p2;
wire   [0:0] not_or_cond9_i_demor_fu_3433_p2;
wire   [0:0] tmp_63_13_i_fu_3421_p2;
wire   [0:0] not_or_cond9_i_fu_3437_p2;
wire   [4:0] phitmp8_i_fu_3427_p2;
wire   [4:0] count_1_i_14_i_fu_3449_p3;
wire   [0:0] not_or_cond10_i_demo_fu_3462_p2;
wire   [0:0] tmp_63_14_i_fu_3456_p2;
wire   [0:0] not_or_cond10_i_fu_3466_p2;
wire   [4:0] count_1_i_15_i_fu_3478_p3;
wire   [4:0] count_6_i_fu_3485_p2;
wire   [0:0] tmp_63_15_i_fu_3491_p2;
wire   [4:0] phitmp9_i_fu_3497_p2;
wire   [0:0] tmp4_fu_3514_p2;
wire   [0:0] tmp_63_16_i1_fu_3508_p2;
wire   [0:0] tmp9_fu_3524_p2;
wire   [0:0] p_iscorner_0_i_5_i_fu_3268_p2;
wire   [0:0] p_iscorner_0_i_6_i_fu_3303_p2;
wire   [0:0] p_iscorner_0_i_7_i_fu_3332_p2;
wire   [0:0] p_iscorner_0_i_10_i_fu_3373_p2;
wire   [0:0] tmp15_fu_3539_p2;
wire   [0:0] tmp14_fu_3533_p2;
wire   [0:0] p_iscorner_0_i_11_i_fu_3402_p2;
wire   [0:0] p_iscorner_0_i_12_i_fu_3443_p2;
wire   [0:0] p_iscorner_0_i_14_i_fu_3503_p2;
wire   [0:0] p_iscorner_0_i_15_i_fu_3518_p2;
wire   [0:0] tmp19_fu_3557_p2;
wire   [0:0] p_iscorner_0_i_13_i_fu_3472_p2;
wire   [0:0] tmp18_fu_3563_p2;
wire   [0:0] tmp17_fu_3551_p2;
wire   [0:0] tmp16_fu_3569_p2;
wire   [0:0] tmp13_fu_3545_p2;
wire   [0:0] tmp12_fu_3575_p2;
wire   [0:0] tmp5_fu_3528_p2;
wire   [0:0] tmp_13_i_fu_4008_p2;
wire   [0:0] tmp_105_i_fu_4014_p2;
wire   [0:0] tmp_105_1_i_fu_4020_p2;
wire   [0:0] tmp23_fu_4067_p2;
wire   [0:0] tmp22_fu_4073_p2;
wire   [0:0] tmp21_fu_4062_p2;
wire   [0:0] tmp_108_i_fu_4032_p2;
wire   [0:0] tmp_108_1_i_fu_4038_p2;
wire   [0:0] tmp26_fu_4084_p2;
wire   [0:0] tmp_105_2_i_fu_4026_p2;
wire   [0:0] tmp_24_i_fu_4056_p2;
wire   [0:0] tmp_23_i_fu_4050_p2;
wire   [0:0] tmp28_fu_4096_p2;
wire   [0:0] tmp_108_2_i_fu_4044_p2;
wire   [0:0] tmp27_fu_4102_p2;
wire   [0:0] tmp25_fu_4090_p2;
wire   [0:0] tmp24_fu_4108_p2;
wire   [0:0] tmp20_fu_4078_p2;
wire   [0:0] tmp_7_fu_4114_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1410;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
k_buf_val_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_0_V_address0),
    .ce0(k_buf_val_0_V_ce0),
    .q0(k_buf_val_0_V_q0),
    .address1(k_buf_val_0_V_addr_reg_4587),
    .ce1(k_buf_val_0_V_ce1),
    .we1(k_buf_val_0_V_we1),
    .d1(k_buf_val_1_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
k_buf_val_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_1_V_address0),
    .ce0(k_buf_val_1_V_ce0),
    .q0(k_buf_val_1_V_q0),
    .address1(k_buf_val_1_V_addr_reg_4593),
    .ce1(k_buf_val_1_V_ce1),
    .we1(k_buf_val_1_V_we1),
    .d1(k_buf_val_2_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
k_buf_val_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_2_V_address0),
    .ce0(k_buf_val_2_V_ce0),
    .q0(k_buf_val_2_V_q0),
    .address1(k_buf_val_2_V_addr_reg_4599),
    .ce1(k_buf_val_2_V_ce1),
    .we1(k_buf_val_2_V_we1),
    .d1(k_buf_val_3_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
k_buf_val_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_3_V_address0),
    .ce0(k_buf_val_3_V_ce0),
    .q0(k_buf_val_3_V_q0),
    .address1(k_buf_val_3_V_addr_reg_4605),
    .ce1(k_buf_val_3_V_ce1),
    .we1(k_buf_val_3_V_we1),
    .d1(k_buf_val_4_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
k_buf_val_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_4_V_address0),
    .ce0(k_buf_val_4_V_ce0),
    .q0(k_buf_val_4_V_q0),
    .address1(k_buf_val_4_V_addr_reg_4611),
    .ce1(k_buf_val_4_V_ce1),
    .we1(k_buf_val_4_V_we1),
    .d1(k_buf_val_5_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
k_buf_val_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_5_V_address0),
    .ce0(k_buf_val_5_V_ce0),
    .q0(k_buf_val_5_V_q0),
    .address1(k_buf_val_5_V_addr_reg_4617),
    .ce1(k_buf_val_5_V_ce1),
    .we1(k_buf_val_5_V_we1),
    .d1(p_src_data_stream_V_dout)
);

FAST_t_opr_core_bkbM #(
    .DataWidth( 16 ),
    .AddressRange( 327 ),
    .AddressWidth( 9 ))
core_buf_val_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(core_buf_val_0_V_ad_reg_4623_pp0_iter6_reg),
    .ce0(core_buf_val_0_V_ce0),
    .q0(core_buf_val_0_V_q0),
    .address1(core_buf_val_0_V_ad_reg_4623_pp0_iter7_reg),
    .ce1(core_buf_val_0_V_ce1),
    .we1(core_buf_val_0_V_we1),
    .d1(core_buf_val_1_V_q0)
);

FAST_t_opr_core_bkbM #(
    .DataWidth( 16 ),
    .AddressRange( 327 ),
    .AddressWidth( 9 ))
core_buf_val_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(core_buf_val_1_V_ad_reg_4629_pp0_iter6_reg),
    .ce0(core_buf_val_1_V_ce0),
    .q0(core_buf_val_1_V_q0),
    .address1(core_buf_val_1_V_ad_reg_4629_pp0_iter7_reg),
    .ce1(core_buf_val_1_V_ce1),
    .we1(core_buf_val_1_V_we1),
    .d1(core_win_val_2_V_2_fu_4000_p3)
);

min_int_s tmp_66_1_i_min_int_s_fu_549(
    .ap_ready(tmp_66_1_i_min_int_s_fu_549_ap_ready),
    .x(flag_d_assign_1_i_fu_3188_p1),
    .y(flag_d_assign_2_i_fu_3198_p1),
    .ap_return(tmp_66_1_i_min_int_s_fu_549_ap_return)
);

min_int_s tmp_66_3_i_min_int_s_fu_555(
    .ap_ready(tmp_66_3_i_min_int_s_fu_555_ap_ready),
    .x(flag_d_assign_3_i_fu_3208_p1),
    .y(flag_d_assign_4_i_fu_3218_p1),
    .ap_return(tmp_66_3_i_min_int_s_fu_555_ap_return)
);

min_int_s tmp_66_5_i_min_int_s_fu_561(
    .ap_ready(tmp_66_5_i_min_int_s_fu_561_ap_ready),
    .x(flag_d_assign_5_i_fu_3228_p1),
    .y(flag_d_assign_6_i_fu_3238_p1),
    .ap_return(tmp_66_5_i_min_int_s_fu_561_ap_return)
);

min_int_s tmp_66_7_i_min_int_s_fu_567(
    .ap_ready(tmp_66_7_i_min_int_s_fu_567_ap_ready),
    .x(flag_d_assign_7_i_fu_3248_p1),
    .y(flag_d_assign_8_i_fu_3183_p1),
    .ap_return(tmp_66_7_i_min_int_s_fu_567_ap_return)
);

min_int_s tmp_66_9_i_min_int_s_fu_573(
    .ap_ready(tmp_66_9_i_min_int_s_fu_573_ap_ready),
    .x(flag_d_assign_9_i_fu_3193_p1),
    .y(flag_d_assign_10_i_fu_3203_p1),
    .ap_return(tmp_66_9_i_min_int_s_fu_573_ap_return)
);

min_int_s tmp_66_i_min_int_s_fu_579(
    .ap_ready(tmp_66_i_min_int_s_fu_579_ap_ready),
    .x(flag_d_assign_11_i_fu_3213_p1),
    .y(flag_d_assign_12_i_fu_3223_p1),
    .ap_return(tmp_66_i_min_int_s_fu_579_ap_return)
);

min_int_s tmp_66_2_i_min_int_s_fu_585(
    .ap_ready(tmp_66_2_i_min_int_s_fu_585_ap_ready),
    .x(flag_d_assign_13_i_fu_3233_p1),
    .y(flag_d_assign_14_i_fu_3243_p1),
    .ap_return(tmp_66_2_i_min_int_s_fu_585_ap_return)
);

min_int_s tmp_66_4_i_min_int_s_fu_591(
    .ap_ready(tmp_66_4_i_min_int_s_fu_591_ap_ready),
    .x(flag_d_assign_15_i_fu_3253_p1),
    .y(flag_d_assign_16_i_fu_3178_p1),
    .ap_return(tmp_66_4_i_min_int_s_fu_591_ap_return)
);

min_int_s tmp_73_1_i_min_int_s_fu_597(
    .ap_ready(tmp_73_1_i_min_int_s_fu_597_ap_ready),
    .x(grp_reg_int_s_fu_3587_ap_return),
    .y(grp_reg_int_s_fu_3603_ap_return),
    .ap_return(tmp_73_1_i_min_int_s_fu_597_ap_return)
);

min_int_s tmp_73_3_i_min_int_s_fu_603(
    .ap_ready(tmp_73_3_i_min_int_s_fu_603_ap_ready),
    .x(grp_reg_int_s_fu_3603_ap_return),
    .y(grp_reg_int_s_fu_3619_ap_return),
    .ap_return(tmp_73_3_i_min_int_s_fu_603_ap_return)
);

min_int_s tmp_73_5_i_min_int_s_fu_609(
    .ap_ready(tmp_73_5_i_min_int_s_fu_609_ap_ready),
    .x(grp_reg_int_s_fu_3619_ap_return),
    .y(grp_reg_int_s_fu_3635_ap_return),
    .ap_return(tmp_73_5_i_min_int_s_fu_609_ap_return)
);

min_int_s tmp_73_7_i_min_int_s_fu_615(
    .ap_ready(tmp_73_7_i_min_int_s_fu_615_ap_ready),
    .x(grp_reg_int_s_fu_3635_ap_return),
    .y(grp_reg_int_s_fu_3651_ap_return),
    .ap_return(tmp_73_7_i_min_int_s_fu_615_ap_return)
);

min_int_s tmp_73_9_i_min_int_s_fu_621(
    .ap_ready(tmp_73_9_i_min_int_s_fu_621_ap_ready),
    .x(grp_reg_int_s_fu_3651_ap_return),
    .y(grp_reg_int_s_fu_3667_ap_return),
    .ap_return(tmp_73_9_i_min_int_s_fu_621_ap_return)
);

min_int_s tmp_73_i_min_int_s_fu_627(
    .ap_ready(tmp_73_i_min_int_s_fu_627_ap_ready),
    .x(grp_reg_int_s_fu_3667_ap_return),
    .y(grp_reg_int_s_fu_3683_ap_return),
    .ap_return(tmp_73_i_min_int_s_fu_627_ap_return)
);

min_int_s tmp_73_2_i_min_int_s_fu_633(
    .ap_ready(tmp_73_2_i_min_int_s_fu_633_ap_ready),
    .x(grp_reg_int_s_fu_3683_ap_return),
    .y(grp_reg_int_s_fu_3699_ap_return),
    .ap_return(tmp_73_2_i_min_int_s_fu_633_ap_return)
);

min_int_s tmp_73_4_i_min_int_s_fu_639(
    .ap_ready(tmp_73_4_i_min_int_s_fu_639_ap_ready),
    .x(grp_reg_int_s_fu_3699_ap_return),
    .y(grp_reg_int_s_fu_3587_ap_return),
    .ap_return(tmp_73_4_i_min_int_s_fu_639_ap_return)
);

min_int_s tmp_80_1_i_min_int_s_fu_645(
    .ap_ready(tmp_80_1_i_min_int_s_fu_645_ap_ready),
    .x(grp_reg_int_s_fu_3715_ap_return),
    .y(grp_reg_int_s_fu_3747_ap_return),
    .ap_return(tmp_80_1_i_min_int_s_fu_645_ap_return)
);

min_int_s tmp_80_3_i_min_int_s_fu_651(
    .ap_ready(tmp_80_3_i_min_int_s_fu_651_ap_ready),
    .x(grp_reg_int_s_fu_3731_ap_return),
    .y(grp_reg_int_s_fu_3763_ap_return),
    .ap_return(tmp_80_3_i_min_int_s_fu_651_ap_return)
);

min_int_s tmp_80_5_i_min_int_s_fu_657(
    .ap_ready(tmp_80_5_i_min_int_s_fu_657_ap_ready),
    .x(grp_reg_int_s_fu_3747_ap_return),
    .y(grp_reg_int_s_fu_3779_ap_return),
    .ap_return(tmp_80_5_i_min_int_s_fu_657_ap_return)
);

min_int_s tmp_80_7_i_min_int_s_fu_663(
    .ap_ready(tmp_80_7_i_min_int_s_fu_663_ap_ready),
    .x(grp_reg_int_s_fu_3763_ap_return),
    .y(grp_reg_int_s_fu_3795_ap_return),
    .ap_return(tmp_80_7_i_min_int_s_fu_663_ap_return)
);

min_int_s tmp_80_9_i_min_int_s_fu_669(
    .ap_ready(tmp_80_9_i_min_int_s_fu_669_ap_ready),
    .x(grp_reg_int_s_fu_3779_ap_return),
    .y(grp_reg_int_s_fu_3811_ap_return),
    .ap_return(tmp_80_9_i_min_int_s_fu_669_ap_return)
);

min_int_s tmp_80_i_min_int_s_fu_675(
    .ap_ready(tmp_80_i_min_int_s_fu_675_ap_ready),
    .x(grp_reg_int_s_fu_3795_ap_return),
    .y(grp_reg_int_s_fu_3827_ap_return),
    .ap_return(tmp_80_i_min_int_s_fu_675_ap_return)
);

min_int_s tmp_80_2_i_min_int_s_fu_681(
    .ap_ready(tmp_80_2_i_min_int_s_fu_681_ap_ready),
    .x(grp_reg_int_s_fu_3811_ap_return),
    .y(grp_reg_int_s_fu_3715_ap_return),
    .ap_return(tmp_80_2_i_min_int_s_fu_681_ap_return)
);

min_int_s tmp_80_4_i_min_int_s_fu_687(
    .ap_ready(tmp_80_4_i_min_int_s_fu_687_ap_ready),
    .x(grp_reg_int_s_fu_3827_ap_return),
    .y(grp_reg_int_s_fu_3731_ap_return),
    .ap_return(tmp_80_4_i_min_int_s_fu_687_ap_return)
);

min_int_s tmp_88_i_min_int_s_fu_693(
    .ap_ready(tmp_88_i_min_int_s_fu_693_ap_ready),
    .x(grp_reg_int_s_fu_3843_ap_return),
    .y(flag_d_assign_16_i_reg_4847_pp0_iter5_reg),
    .ap_return(tmp_88_i_min_int_s_fu_693_ap_return)
);

min_int_s tmp_91_i_min_int_s_fu_699(
    .ap_ready(tmp_91_i_min_int_s_fu_699_ap_ready),
    .x(grp_reg_int_s_fu_3843_ap_return),
    .y(flag_d_assign_9_i_reg_4865_pp0_iter5_reg),
    .ap_return(tmp_91_i_min_int_s_fu_699_ap_return)
);

min_int_s tmp_88_1_i_min_int_s_fu_705(
    .ap_ready(tmp_88_1_i_min_int_s_fu_705_ap_ready),
    .x(grp_reg_int_s_fu_3859_ap_return),
    .y(flag_d_assign_2_i_reg_4871_pp0_iter5_reg),
    .ap_return(tmp_88_1_i_min_int_s_fu_705_ap_return)
);

min_int_s tmp_91_1_i_min_int_s_fu_711(
    .ap_ready(tmp_91_1_i_min_int_s_fu_711_ap_ready),
    .x(grp_reg_int_s_fu_3859_ap_return),
    .y(flag_d_assign_11_i_reg_4889_pp0_iter5_reg),
    .ap_return(tmp_91_1_i_min_int_s_fu_711_ap_return)
);

min_int_s tmp_88_2_i_min_int_s_fu_717(
    .ap_ready(tmp_88_2_i_min_int_s_fu_717_ap_ready),
    .x(grp_reg_int_s_fu_3875_ap_return),
    .y(flag_d_assign_4_i_reg_4895_pp0_iter5_reg),
    .ap_return(tmp_88_2_i_min_int_s_fu_717_ap_return)
);

min_int_s tmp_91_2_i_min_int_s_fu_723(
    .ap_ready(tmp_91_2_i_min_int_s_fu_723_ap_ready),
    .x(grp_reg_int_s_fu_3875_ap_return),
    .y(flag_d_assign_13_i_reg_4913_pp0_iter5_reg),
    .ap_return(tmp_91_2_i_min_int_s_fu_723_ap_return)
);

min_int_s tmp_88_3_i_min_int_s_fu_729(
    .ap_ready(tmp_88_3_i_min_int_s_fu_729_ap_ready),
    .x(grp_reg_int_s_fu_3891_ap_return),
    .y(flag_d_assign_6_i_reg_4919_pp0_iter5_reg),
    .ap_return(tmp_88_3_i_min_int_s_fu_729_ap_return)
);

min_int_s tmp_91_3_i_min_int_s_fu_735(
    .ap_ready(tmp_91_3_i_min_int_s_fu_735_ap_ready),
    .x(grp_reg_int_s_fu_3891_ap_return),
    .y(flag_d_assign_15_i_reg_4937_pp0_iter5_reg),
    .ap_return(tmp_91_3_i_min_int_s_fu_735_ap_return)
);

min_int_s tmp_88_4_i_min_int_s_fu_741(
    .ap_ready(tmp_88_4_i_min_int_s_fu_741_ap_ready),
    .x(grp_reg_int_s_fu_3907_ap_return),
    .y(flag_d_assign_8_i_reg_4853_pp0_iter5_reg),
    .ap_return(tmp_88_4_i_min_int_s_fu_741_ap_return)
);

min_int_s tmp_91_4_i_min_int_s_fu_747(
    .ap_ready(tmp_91_4_i_min_int_s_fu_747_ap_ready),
    .x(grp_reg_int_s_fu_3907_ap_return),
    .y(flag_d_assign_1_i_reg_4859_pp0_iter5_reg),
    .ap_return(tmp_91_4_i_min_int_s_fu_747_ap_return)
);

min_int_s b0_1_i_min_int_s_fu_753(
    .ap_ready(b0_1_i_min_int_s_fu_753_ap_ready),
    .x(b0_reg_4540),
    .y(tmp_96_i_max_int_s_fu_1106_ap_return),
    .ap_return(b0_1_i_min_int_s_fu_753_ap_return)
);

min_int_s b0_2_i_min_int_s_fu_759(
    .ap_ready(b0_2_i_min_int_s_fu_759_ap_ready),
    .x(b0_1_i_min_int_s_fu_753_ap_return),
    .y(tmp_99_i_max_int_s_fu_1113_ap_return),
    .ap_return(b0_2_i_min_int_s_fu_759_ap_return)
);

min_int_s b0_1_1_i_min_int_s_fu_766(
    .ap_ready(b0_1_1_i_min_int_s_fu_766_ap_ready),
    .x(b0_2_i_min_int_s_fu_759_ap_return),
    .y(tmp_96_1_i_max_int_s_fu_1120_ap_return),
    .ap_return(b0_1_1_i_min_int_s_fu_766_ap_return)
);

min_int_s b0_2_1_i_min_int_s_fu_773(
    .ap_ready(b0_2_1_i_min_int_s_fu_773_ap_ready),
    .x(b0_1_1_i_min_int_s_fu_766_ap_return),
    .y(tmp_99_1_i_max_int_s_fu_1127_ap_return),
    .ap_return(b0_2_1_i_min_int_s_fu_773_ap_return)
);

min_int_s b0_1_2_i_min_int_s_fu_780(
    .ap_ready(b0_1_2_i_min_int_s_fu_780_ap_ready),
    .x(b0_2_1_i_min_int_s_fu_773_ap_return),
    .y(tmp_96_2_i_max_int_s_fu_1134_ap_return),
    .ap_return(b0_1_2_i_min_int_s_fu_780_ap_return)
);

min_int_s b0_2_2_i_min_int_s_fu_787(
    .ap_ready(b0_2_2_i_min_int_s_fu_787_ap_ready),
    .x(b0_1_2_i_min_int_s_fu_780_ap_return),
    .y(tmp_99_2_i_max_int_s_fu_1141_ap_return),
    .ap_return(b0_2_2_i_min_int_s_fu_787_ap_return)
);

min_int_s b0_1_3_i_min_int_s_fu_794(
    .ap_ready(b0_1_3_i_min_int_s_fu_794_ap_ready),
    .x(b0_2_2_i_min_int_s_fu_787_ap_return),
    .y(tmp_96_3_i_max_int_s_fu_1148_ap_return),
    .ap_return(b0_1_3_i_min_int_s_fu_794_ap_return)
);

min_int_s b0_2_3_i_min_int_s_fu_801(
    .ap_ready(b0_2_3_i_min_int_s_fu_801_ap_ready),
    .x(b0_1_3_i_min_int_s_fu_794_ap_return),
    .y(tmp_99_3_i_max_int_s_fu_1155_ap_return),
    .ap_return(b0_2_3_i_min_int_s_fu_801_ap_return)
);

min_int_s tmp_88_5_i_min_int_s_fu_808(
    .ap_ready(tmp_88_5_i_min_int_s_fu_808_ap_ready),
    .x(grp_reg_int_s_fu_3923_ap_return),
    .y(flag_d_assign_10_i_reg_4877_pp0_iter6_reg),
    .ap_return(tmp_88_5_i_min_int_s_fu_808_ap_return)
);

min_int_s tmp_91_5_i_min_int_s_fu_814(
    .ap_ready(tmp_91_5_i_min_int_s_fu_814_ap_ready),
    .x(grp_reg_int_s_fu_3923_ap_return),
    .y(flag_d_assign_3_i_reg_4883_pp0_iter6_reg),
    .ap_return(tmp_91_5_i_min_int_s_fu_814_ap_return)
);

min_int_s tmp_88_6_i_min_int_s_fu_820(
    .ap_ready(tmp_88_6_i_min_int_s_fu_820_ap_ready),
    .x(grp_reg_int_s_fu_3937_ap_return),
    .y(flag_d_assign_12_i_reg_4901_pp0_iter6_reg),
    .ap_return(tmp_88_6_i_min_int_s_fu_820_ap_return)
);

min_int_s tmp_91_6_i_min_int_s_fu_826(
    .ap_ready(tmp_91_6_i_min_int_s_fu_826_ap_ready),
    .x(grp_reg_int_s_fu_3937_ap_return),
    .y(flag_d_assign_5_i_reg_4907_pp0_iter6_reg),
    .ap_return(tmp_91_6_i_min_int_s_fu_826_ap_return)
);

min_int_s tmp_88_7_i_min_int_s_fu_832(
    .ap_ready(tmp_88_7_i_min_int_s_fu_832_ap_ready),
    .x(grp_reg_int_s_fu_3951_ap_return),
    .y(flag_d_assign_14_i_reg_4925_pp0_iter6_reg),
    .ap_return(tmp_88_7_i_min_int_s_fu_832_ap_return)
);

min_int_s tmp_91_7_i_min_int_s_fu_838(
    .ap_ready(tmp_91_7_i_min_int_s_fu_838_ap_ready),
    .x(grp_reg_int_s_fu_3951_ap_return),
    .y(flag_d_assign_7_i_reg_4931_pp0_iter6_reg),
    .ap_return(tmp_91_7_i_min_int_s_fu_838_ap_return)
);

min_int_s b0_1_4_i_min_int_s_fu_844(
    .ap_ready(b0_1_4_i_min_int_s_fu_844_ap_ready),
    .x(b0_2_3_i_reg_4992),
    .y(tmp_96_4_i_reg_4997),
    .ap_return(b0_1_4_i_min_int_s_fu_844_ap_return)
);

min_int_s b0_2_4_i_min_int_s_fu_850(
    .ap_ready(b0_2_4_i_min_int_s_fu_850_ap_ready),
    .x(b0_1_4_i_min_int_s_fu_844_ap_return),
    .y(tmp_99_4_i_reg_5002),
    .ap_return(b0_2_4_i_min_int_s_fu_850_ap_return)
);

min_int_s b0_1_5_i_min_int_s_fu_857(
    .ap_ready(b0_1_5_i_min_int_s_fu_857_ap_ready),
    .x(b0_2_4_i_min_int_s_fu_850_ap_return),
    .y(tmp_96_5_i_max_int_s_fu_1235_ap_return),
    .ap_return(b0_1_5_i_min_int_s_fu_857_ap_return)
);

min_int_s b0_2_5_i_min_int_s_fu_864(
    .ap_ready(b0_2_5_i_min_int_s_fu_864_ap_ready),
    .x(b0_1_5_i_min_int_s_fu_857_ap_return),
    .y(tmp_99_5_i_max_int_s_fu_1242_ap_return),
    .ap_return(b0_2_5_i_min_int_s_fu_864_ap_return)
);

min_int_s b0_1_6_i_min_int_s_fu_871(
    .ap_ready(b0_1_6_i_min_int_s_fu_871_ap_ready),
    .x(b0_2_5_i_min_int_s_fu_864_ap_return),
    .y(tmp_96_6_i_max_int_s_fu_1249_ap_return),
    .ap_return(b0_1_6_i_min_int_s_fu_871_ap_return)
);

min_int_s b0_2_6_i_min_int_s_fu_878(
    .ap_ready(b0_2_6_i_min_int_s_fu_878_ap_ready),
    .x(b0_1_6_i_min_int_s_fu_871_ap_return),
    .y(tmp_99_6_i_max_int_s_fu_1256_ap_return),
    .ap_return(b0_2_6_i_min_int_s_fu_878_ap_return)
);

min_int_s b0_1_7_i_min_int_s_fu_885(
    .ap_ready(b0_1_7_i_min_int_s_fu_885_ap_ready),
    .x(b0_2_6_i_min_int_s_fu_878_ap_return),
    .y(tmp_96_7_i_max_int_s_fu_1263_ap_return),
    .ap_return(b0_1_7_i_min_int_s_fu_885_ap_return)
);

min_int_s b0_2_7_i_min_int_s_fu_892(
    .ap_ready(b0_2_7_i_min_int_s_fu_892_ap_ready),
    .x(b0_1_7_i_min_int_s_fu_885_ap_return),
    .y(tmp_99_7_i_max_int_s_fu_1270_ap_return),
    .ap_return(b0_2_7_i_min_int_s_fu_892_ap_return)
);

max_int_s tmp_68_1_i_max_int_s_fu_899(
    .ap_ready(tmp_68_1_i_max_int_s_fu_899_ap_ready),
    .x(flag_d_assign_1_i_fu_3188_p1),
    .y(flag_d_assign_2_i_fu_3198_p1),
    .ap_return(tmp_68_1_i_max_int_s_fu_899_ap_return)
);

max_int_s tmp_68_3_i_max_int_s_fu_905(
    .ap_ready(tmp_68_3_i_max_int_s_fu_905_ap_ready),
    .x(flag_d_assign_3_i_fu_3208_p1),
    .y(flag_d_assign_4_i_fu_3218_p1),
    .ap_return(tmp_68_3_i_max_int_s_fu_905_ap_return)
);

max_int_s tmp_68_5_i_max_int_s_fu_911(
    .ap_ready(tmp_68_5_i_max_int_s_fu_911_ap_ready),
    .x(flag_d_assign_5_i_fu_3228_p1),
    .y(flag_d_assign_6_i_fu_3238_p1),
    .ap_return(tmp_68_5_i_max_int_s_fu_911_ap_return)
);

max_int_s tmp_68_7_i_max_int_s_fu_917(
    .ap_ready(tmp_68_7_i_max_int_s_fu_917_ap_ready),
    .x(flag_d_assign_7_i_fu_3248_p1),
    .y(flag_d_assign_8_i_fu_3183_p1),
    .ap_return(tmp_68_7_i_max_int_s_fu_917_ap_return)
);

max_int_s tmp_68_9_i_max_int_s_fu_923(
    .ap_ready(tmp_68_9_i_max_int_s_fu_923_ap_ready),
    .x(flag_d_assign_9_i_fu_3193_p1),
    .y(flag_d_assign_10_i_fu_3203_p1),
    .ap_return(tmp_68_9_i_max_int_s_fu_923_ap_return)
);

max_int_s tmp_68_i_max_int_s_fu_929(
    .ap_ready(tmp_68_i_max_int_s_fu_929_ap_ready),
    .x(flag_d_assign_11_i_fu_3213_p1),
    .y(flag_d_assign_12_i_fu_3223_p1),
    .ap_return(tmp_68_i_max_int_s_fu_929_ap_return)
);

max_int_s tmp_68_2_i_max_int_s_fu_935(
    .ap_ready(tmp_68_2_i_max_int_s_fu_935_ap_ready),
    .x(flag_d_assign_13_i_fu_3233_p1),
    .y(flag_d_assign_14_i_fu_3243_p1),
    .ap_return(tmp_68_2_i_max_int_s_fu_935_ap_return)
);

max_int_s tmp_68_4_i_max_int_s_fu_941(
    .ap_ready(tmp_68_4_i_max_int_s_fu_941_ap_ready),
    .x(flag_d_assign_15_i_fu_3253_p1),
    .y(flag_d_assign_16_i_fu_3178_p1),
    .ap_return(tmp_68_4_i_max_int_s_fu_941_ap_return)
);

max_int_s tmp_75_1_i_max_int_s_fu_947(
    .ap_ready(tmp_75_1_i_max_int_s_fu_947_ap_ready),
    .x(grp_reg_int_s_fu_3595_ap_return),
    .y(grp_reg_int_s_fu_3611_ap_return),
    .ap_return(tmp_75_1_i_max_int_s_fu_947_ap_return)
);

max_int_s tmp_75_3_i_max_int_s_fu_953(
    .ap_ready(tmp_75_3_i_max_int_s_fu_953_ap_ready),
    .x(grp_reg_int_s_fu_3611_ap_return),
    .y(grp_reg_int_s_fu_3627_ap_return),
    .ap_return(tmp_75_3_i_max_int_s_fu_953_ap_return)
);

max_int_s tmp_75_5_i_max_int_s_fu_959(
    .ap_ready(tmp_75_5_i_max_int_s_fu_959_ap_ready),
    .x(grp_reg_int_s_fu_3627_ap_return),
    .y(grp_reg_int_s_fu_3643_ap_return),
    .ap_return(tmp_75_5_i_max_int_s_fu_959_ap_return)
);

max_int_s tmp_75_7_i_max_int_s_fu_965(
    .ap_ready(tmp_75_7_i_max_int_s_fu_965_ap_ready),
    .x(grp_reg_int_s_fu_3643_ap_return),
    .y(grp_reg_int_s_fu_3659_ap_return),
    .ap_return(tmp_75_7_i_max_int_s_fu_965_ap_return)
);

max_int_s tmp_75_9_i_max_int_s_fu_971(
    .ap_ready(tmp_75_9_i_max_int_s_fu_971_ap_ready),
    .x(grp_reg_int_s_fu_3659_ap_return),
    .y(grp_reg_int_s_fu_3675_ap_return),
    .ap_return(tmp_75_9_i_max_int_s_fu_971_ap_return)
);

max_int_s tmp_75_i_max_int_s_fu_977(
    .ap_ready(tmp_75_i_max_int_s_fu_977_ap_ready),
    .x(grp_reg_int_s_fu_3675_ap_return),
    .y(grp_reg_int_s_fu_3691_ap_return),
    .ap_return(tmp_75_i_max_int_s_fu_977_ap_return)
);

max_int_s tmp_75_2_i_max_int_s_fu_983(
    .ap_ready(tmp_75_2_i_max_int_s_fu_983_ap_ready),
    .x(grp_reg_int_s_fu_3691_ap_return),
    .y(grp_reg_int_s_fu_3707_ap_return),
    .ap_return(tmp_75_2_i_max_int_s_fu_983_ap_return)
);

max_int_s tmp_75_4_i_max_int_s_fu_989(
    .ap_ready(tmp_75_4_i_max_int_s_fu_989_ap_ready),
    .x(grp_reg_int_s_fu_3707_ap_return),
    .y(grp_reg_int_s_fu_3595_ap_return),
    .ap_return(tmp_75_4_i_max_int_s_fu_989_ap_return)
);

max_int_s tmp_82_1_i_max_int_s_fu_995(
    .ap_ready(tmp_82_1_i_max_int_s_fu_995_ap_ready),
    .x(grp_reg_int_s_fu_3723_ap_return),
    .y(grp_reg_int_s_fu_3755_ap_return),
    .ap_return(tmp_82_1_i_max_int_s_fu_995_ap_return)
);

max_int_s tmp_82_3_i_max_int_s_fu_1001(
    .ap_ready(tmp_82_3_i_max_int_s_fu_1001_ap_ready),
    .x(grp_reg_int_s_fu_3739_ap_return),
    .y(grp_reg_int_s_fu_3771_ap_return),
    .ap_return(tmp_82_3_i_max_int_s_fu_1001_ap_return)
);

max_int_s tmp_82_5_i_max_int_s_fu_1007(
    .ap_ready(tmp_82_5_i_max_int_s_fu_1007_ap_ready),
    .x(grp_reg_int_s_fu_3755_ap_return),
    .y(grp_reg_int_s_fu_3787_ap_return),
    .ap_return(tmp_82_5_i_max_int_s_fu_1007_ap_return)
);

max_int_s tmp_82_7_i_max_int_s_fu_1013(
    .ap_ready(tmp_82_7_i_max_int_s_fu_1013_ap_ready),
    .x(grp_reg_int_s_fu_3771_ap_return),
    .y(grp_reg_int_s_fu_3803_ap_return),
    .ap_return(tmp_82_7_i_max_int_s_fu_1013_ap_return)
);

max_int_s tmp_82_9_i_max_int_s_fu_1019(
    .ap_ready(tmp_82_9_i_max_int_s_fu_1019_ap_ready),
    .x(grp_reg_int_s_fu_3787_ap_return),
    .y(grp_reg_int_s_fu_3819_ap_return),
    .ap_return(tmp_82_9_i_max_int_s_fu_1019_ap_return)
);

max_int_s tmp_82_i_max_int_s_fu_1025(
    .ap_ready(tmp_82_i_max_int_s_fu_1025_ap_ready),
    .x(grp_reg_int_s_fu_3803_ap_return),
    .y(grp_reg_int_s_fu_3835_ap_return),
    .ap_return(tmp_82_i_max_int_s_fu_1025_ap_return)
);

max_int_s tmp_82_2_i_max_int_s_fu_1031(
    .ap_ready(tmp_82_2_i_max_int_s_fu_1031_ap_ready),
    .x(grp_reg_int_s_fu_3819_ap_return),
    .y(grp_reg_int_s_fu_3723_ap_return),
    .ap_return(tmp_82_2_i_max_int_s_fu_1031_ap_return)
);

max_int_s tmp_82_4_i_max_int_s_fu_1037(
    .ap_ready(tmp_82_4_i_max_int_s_fu_1037_ap_ready),
    .x(grp_reg_int_s_fu_3835_ap_return),
    .y(grp_reg_int_s_fu_3739_ap_return),
    .ap_return(tmp_82_4_i_max_int_s_fu_1037_ap_return)
);

max_int_s a0_1_i_max_int_s_fu_1043(
    .ap_ready(a0_1_i_max_int_s_fu_1043_ap_ready),
    .x(a0_reg_4495),
    .y(tmp_88_i_min_int_s_fu_693_ap_return),
    .ap_return(a0_1_i_max_int_s_fu_1043_ap_return)
);

max_int_s a0_2_i_max_int_s_fu_1050(
    .ap_ready(a0_2_i_max_int_s_fu_1050_ap_ready),
    .x(a0_1_i_max_int_s_fu_1043_ap_return),
    .y(tmp_91_i_min_int_s_fu_699_ap_return),
    .ap_return(a0_2_i_max_int_s_fu_1050_ap_return)
);

max_int_s a0_1_1_i_max_int_s_fu_1058(
    .ap_ready(a0_1_1_i_max_int_s_fu_1058_ap_ready),
    .x(a0_2_i_max_int_s_fu_1050_ap_return),
    .y(tmp_88_1_i_min_int_s_fu_705_ap_return),
    .ap_return(a0_1_1_i_max_int_s_fu_1058_ap_return)
);

max_int_s a0_2_1_i_max_int_s_fu_1066(
    .ap_ready(a0_2_1_i_max_int_s_fu_1066_ap_ready),
    .x(a0_1_1_i_max_int_s_fu_1058_ap_return),
    .y(tmp_91_1_i_min_int_s_fu_711_ap_return),
    .ap_return(a0_2_1_i_max_int_s_fu_1066_ap_return)
);

max_int_s a0_1_2_i_max_int_s_fu_1074(
    .ap_ready(a0_1_2_i_max_int_s_fu_1074_ap_ready),
    .x(a0_2_1_i_max_int_s_fu_1066_ap_return),
    .y(tmp_88_2_i_min_int_s_fu_717_ap_return),
    .ap_return(a0_1_2_i_max_int_s_fu_1074_ap_return)
);

max_int_s a0_2_2_i_max_int_s_fu_1082(
    .ap_ready(a0_2_2_i_max_int_s_fu_1082_ap_ready),
    .x(a0_1_2_i_max_int_s_fu_1074_ap_return),
    .y(tmp_91_2_i_min_int_s_fu_723_ap_return),
    .ap_return(a0_2_2_i_max_int_s_fu_1082_ap_return)
);

max_int_s a0_1_3_i_max_int_s_fu_1090(
    .ap_ready(a0_1_3_i_max_int_s_fu_1090_ap_ready),
    .x(a0_2_2_i_max_int_s_fu_1082_ap_return),
    .y(tmp_88_3_i_min_int_s_fu_729_ap_return),
    .ap_return(a0_1_3_i_max_int_s_fu_1090_ap_return)
);

max_int_s a0_2_3_i_max_int_s_fu_1098(
    .ap_ready(a0_2_3_i_max_int_s_fu_1098_ap_ready),
    .x(a0_1_3_i_max_int_s_fu_1090_ap_return),
    .y(tmp_91_3_i_min_int_s_fu_735_ap_return),
    .ap_return(a0_2_3_i_max_int_s_fu_1098_ap_return)
);

max_int_s tmp_96_i_max_int_s_fu_1106(
    .ap_ready(tmp_96_i_max_int_s_fu_1106_ap_ready),
    .x(grp_reg_int_s_fu_3851_ap_return),
    .y(flag_d_assign_16_i_reg_4847_pp0_iter5_reg),
    .ap_return(tmp_96_i_max_int_s_fu_1106_ap_return)
);

max_int_s tmp_99_i_max_int_s_fu_1113(
    .ap_ready(tmp_99_i_max_int_s_fu_1113_ap_ready),
    .x(grp_reg_int_s_fu_3851_ap_return),
    .y(flag_d_assign_9_i_reg_4865_pp0_iter5_reg),
    .ap_return(tmp_99_i_max_int_s_fu_1113_ap_return)
);

max_int_s tmp_96_1_i_max_int_s_fu_1120(
    .ap_ready(tmp_96_1_i_max_int_s_fu_1120_ap_ready),
    .x(grp_reg_int_s_fu_3867_ap_return),
    .y(flag_d_assign_2_i_reg_4871_pp0_iter5_reg),
    .ap_return(tmp_96_1_i_max_int_s_fu_1120_ap_return)
);

max_int_s tmp_99_1_i_max_int_s_fu_1127(
    .ap_ready(tmp_99_1_i_max_int_s_fu_1127_ap_ready),
    .x(grp_reg_int_s_fu_3867_ap_return),
    .y(flag_d_assign_11_i_reg_4889_pp0_iter5_reg),
    .ap_return(tmp_99_1_i_max_int_s_fu_1127_ap_return)
);

max_int_s tmp_96_2_i_max_int_s_fu_1134(
    .ap_ready(tmp_96_2_i_max_int_s_fu_1134_ap_ready),
    .x(grp_reg_int_s_fu_3883_ap_return),
    .y(flag_d_assign_4_i_reg_4895_pp0_iter5_reg),
    .ap_return(tmp_96_2_i_max_int_s_fu_1134_ap_return)
);

max_int_s tmp_99_2_i_max_int_s_fu_1141(
    .ap_ready(tmp_99_2_i_max_int_s_fu_1141_ap_ready),
    .x(grp_reg_int_s_fu_3883_ap_return),
    .y(flag_d_assign_13_i_reg_4913_pp0_iter5_reg),
    .ap_return(tmp_99_2_i_max_int_s_fu_1141_ap_return)
);

max_int_s tmp_96_3_i_max_int_s_fu_1148(
    .ap_ready(tmp_96_3_i_max_int_s_fu_1148_ap_ready),
    .x(grp_reg_int_s_fu_3899_ap_return),
    .y(flag_d_assign_6_i_reg_4919_pp0_iter5_reg),
    .ap_return(tmp_96_3_i_max_int_s_fu_1148_ap_return)
);

max_int_s tmp_99_3_i_max_int_s_fu_1155(
    .ap_ready(tmp_99_3_i_max_int_s_fu_1155_ap_ready),
    .x(grp_reg_int_s_fu_3899_ap_return),
    .y(flag_d_assign_15_i_reg_4937_pp0_iter5_reg),
    .ap_return(tmp_99_3_i_max_int_s_fu_1155_ap_return)
);

max_int_s tmp_96_4_i_max_int_s_fu_1162(
    .ap_ready(tmp_96_4_i_max_int_s_fu_1162_ap_ready),
    .x(grp_reg_int_s_fu_3915_ap_return),
    .y(flag_d_assign_8_i_reg_4853_pp0_iter5_reg),
    .ap_return(tmp_96_4_i_max_int_s_fu_1162_ap_return)
);

max_int_s tmp_99_4_i_max_int_s_fu_1168(
    .ap_ready(tmp_99_4_i_max_int_s_fu_1168_ap_ready),
    .x(grp_reg_int_s_fu_3915_ap_return),
    .y(flag_d_assign_1_i_reg_4859_pp0_iter5_reg),
    .ap_return(tmp_99_4_i_max_int_s_fu_1168_ap_return)
);

max_int_s a0_1_4_i_max_int_s_fu_1174(
    .ap_ready(a0_1_4_i_max_int_s_fu_1174_ap_ready),
    .x(a0_2_3_i_reg_4977),
    .y(tmp_88_4_i_reg_4982),
    .ap_return(a0_1_4_i_max_int_s_fu_1174_ap_return)
);

max_int_s a0_2_4_i_max_int_s_fu_1180(
    .ap_ready(a0_2_4_i_max_int_s_fu_1180_ap_ready),
    .x(a0_1_4_i_max_int_s_fu_1174_ap_return),
    .y(tmp_91_4_i_reg_4987),
    .ap_return(a0_2_4_i_max_int_s_fu_1180_ap_return)
);

max_int_s a0_1_5_i_max_int_s_fu_1187(
    .ap_ready(a0_1_5_i_max_int_s_fu_1187_ap_ready),
    .x(a0_2_4_i_max_int_s_fu_1180_ap_return),
    .y(tmp_88_5_i_min_int_s_fu_808_ap_return),
    .ap_return(a0_1_5_i_max_int_s_fu_1187_ap_return)
);

max_int_s a0_2_5_i_max_int_s_fu_1195(
    .ap_ready(a0_2_5_i_max_int_s_fu_1195_ap_ready),
    .x(a0_1_5_i_max_int_s_fu_1187_ap_return),
    .y(tmp_91_5_i_min_int_s_fu_814_ap_return),
    .ap_return(a0_2_5_i_max_int_s_fu_1195_ap_return)
);

max_int_s a0_1_6_i_max_int_s_fu_1203(
    .ap_ready(a0_1_6_i_max_int_s_fu_1203_ap_ready),
    .x(a0_2_5_i_max_int_s_fu_1195_ap_return),
    .y(tmp_88_6_i_min_int_s_fu_820_ap_return),
    .ap_return(a0_1_6_i_max_int_s_fu_1203_ap_return)
);

max_int_s a0_2_6_i_max_int_s_fu_1211(
    .ap_ready(a0_2_6_i_max_int_s_fu_1211_ap_ready),
    .x(a0_1_6_i_max_int_s_fu_1203_ap_return),
    .y(tmp_91_6_i_min_int_s_fu_826_ap_return),
    .ap_return(a0_2_6_i_max_int_s_fu_1211_ap_return)
);

max_int_s a0_1_7_i_max_int_s_fu_1219(
    .ap_ready(a0_1_7_i_max_int_s_fu_1219_ap_ready),
    .x(a0_2_6_i_max_int_s_fu_1211_ap_return),
    .y(tmp_88_7_i_min_int_s_fu_832_ap_return),
    .ap_return(a0_1_7_i_max_int_s_fu_1219_ap_return)
);

max_int_s a0_2_7_i_max_int_s_fu_1227(
    .ap_ready(a0_2_7_i_max_int_s_fu_1227_ap_ready),
    .x(a0_1_7_i_max_int_s_fu_1219_ap_return),
    .y(tmp_91_7_i_min_int_s_fu_838_ap_return),
    .ap_return(a0_2_7_i_max_int_s_fu_1227_ap_return)
);

max_int_s tmp_96_5_i_max_int_s_fu_1235(
    .ap_ready(tmp_96_5_i_max_int_s_fu_1235_ap_ready),
    .x(grp_reg_int_s_fu_3930_ap_return),
    .y(flag_d_assign_10_i_reg_4877_pp0_iter6_reg),
    .ap_return(tmp_96_5_i_max_int_s_fu_1235_ap_return)
);

max_int_s tmp_99_5_i_max_int_s_fu_1242(
    .ap_ready(tmp_99_5_i_max_int_s_fu_1242_ap_ready),
    .x(grp_reg_int_s_fu_3930_ap_return),
    .y(flag_d_assign_3_i_reg_4883_pp0_iter6_reg),
    .ap_return(tmp_99_5_i_max_int_s_fu_1242_ap_return)
);

max_int_s tmp_96_6_i_max_int_s_fu_1249(
    .ap_ready(tmp_96_6_i_max_int_s_fu_1249_ap_ready),
    .x(grp_reg_int_s_fu_3944_ap_return),
    .y(flag_d_assign_12_i_reg_4901_pp0_iter6_reg),
    .ap_return(tmp_96_6_i_max_int_s_fu_1249_ap_return)
);

max_int_s tmp_99_6_i_max_int_s_fu_1256(
    .ap_ready(tmp_99_6_i_max_int_s_fu_1256_ap_ready),
    .x(grp_reg_int_s_fu_3944_ap_return),
    .y(flag_d_assign_5_i_reg_4907_pp0_iter6_reg),
    .ap_return(tmp_99_6_i_max_int_s_fu_1256_ap_return)
);

max_int_s tmp_96_7_i_max_int_s_fu_1263(
    .ap_ready(tmp_96_7_i_max_int_s_fu_1263_ap_ready),
    .x(grp_reg_int_s_fu_3958_ap_return),
    .y(flag_d_assign_14_i_reg_4925_pp0_iter6_reg),
    .ap_return(tmp_96_7_i_max_int_s_fu_1263_ap_return)
);

max_int_s tmp_99_7_i_max_int_s_fu_1270(
    .ap_ready(tmp_99_7_i_max_int_s_fu_1270_ap_ready),
    .x(grp_reg_int_s_fu_3958_ap_return),
    .y(flag_d_assign_7_i_reg_4931_pp0_iter6_reg),
    .ap_return(tmp_99_7_i_max_int_s_fu_1270_ap_return)
);

max_int_s tmp_12_i_max_int_s_fu_1277(
    .ap_ready(tmp_12_i_max_int_s_fu_1277_ap_ready),
    .x(a0_2_7_i_max_int_s_fu_1227_ap_return),
    .y(tmp_12_i_max_int_s_fu_1277_y),
    .ap_return(tmp_12_i_max_int_s_fu_1277_ap_return)
);

reg_int_s grp_reg_int_s_fu_3587(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_66_1_i_min_int_s_fu_549_ap_return),
    .ap_return(grp_reg_int_s_fu_3587_ap_return),
    .ap_ce(grp_reg_int_s_fu_3587_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3595(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_1_i_max_int_s_fu_899_ap_return),
    .ap_return(grp_reg_int_s_fu_3595_ap_return),
    .ap_ce(grp_reg_int_s_fu_3595_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3603(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_66_3_i_min_int_s_fu_555_ap_return),
    .ap_return(grp_reg_int_s_fu_3603_ap_return),
    .ap_ce(grp_reg_int_s_fu_3603_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3611(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_3_i_max_int_s_fu_905_ap_return),
    .ap_return(grp_reg_int_s_fu_3611_ap_return),
    .ap_ce(grp_reg_int_s_fu_3611_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3619(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_66_5_i_min_int_s_fu_561_ap_return),
    .ap_return(grp_reg_int_s_fu_3619_ap_return),
    .ap_ce(grp_reg_int_s_fu_3619_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3627(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_5_i_max_int_s_fu_911_ap_return),
    .ap_return(grp_reg_int_s_fu_3627_ap_return),
    .ap_ce(grp_reg_int_s_fu_3627_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3635(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_66_7_i_min_int_s_fu_567_ap_return),
    .ap_return(grp_reg_int_s_fu_3635_ap_return),
    .ap_ce(grp_reg_int_s_fu_3635_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3643(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_7_i_max_int_s_fu_917_ap_return),
    .ap_return(grp_reg_int_s_fu_3643_ap_return),
    .ap_ce(grp_reg_int_s_fu_3643_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3651(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_66_9_i_min_int_s_fu_573_ap_return),
    .ap_return(grp_reg_int_s_fu_3651_ap_return),
    .ap_ce(grp_reg_int_s_fu_3651_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3659(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_9_i_max_int_s_fu_923_ap_return),
    .ap_return(grp_reg_int_s_fu_3659_ap_return),
    .ap_ce(grp_reg_int_s_fu_3659_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3667(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_66_i_min_int_s_fu_579_ap_return),
    .ap_return(grp_reg_int_s_fu_3667_ap_return),
    .ap_ce(grp_reg_int_s_fu_3667_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3675(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_i_max_int_s_fu_929_ap_return),
    .ap_return(grp_reg_int_s_fu_3675_ap_return),
    .ap_ce(grp_reg_int_s_fu_3675_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3683(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_66_2_i_min_int_s_fu_585_ap_return),
    .ap_return(grp_reg_int_s_fu_3683_ap_return),
    .ap_ce(grp_reg_int_s_fu_3683_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3691(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_2_i_max_int_s_fu_935_ap_return),
    .ap_return(grp_reg_int_s_fu_3691_ap_return),
    .ap_ce(grp_reg_int_s_fu_3691_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3699(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_66_4_i_min_int_s_fu_591_ap_return),
    .ap_return(grp_reg_int_s_fu_3699_ap_return),
    .ap_ce(grp_reg_int_s_fu_3699_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3707(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_68_4_i_max_int_s_fu_941_ap_return),
    .ap_return(grp_reg_int_s_fu_3707_ap_return),
    .ap_ce(grp_reg_int_s_fu_3707_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3715(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_73_1_i_min_int_s_fu_597_ap_return),
    .ap_return(grp_reg_int_s_fu_3715_ap_return),
    .ap_ce(grp_reg_int_s_fu_3715_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3723(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_1_i_max_int_s_fu_947_ap_return),
    .ap_return(grp_reg_int_s_fu_3723_ap_return),
    .ap_ce(grp_reg_int_s_fu_3723_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3731(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_73_3_i_min_int_s_fu_603_ap_return),
    .ap_return(grp_reg_int_s_fu_3731_ap_return),
    .ap_ce(grp_reg_int_s_fu_3731_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3739(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_3_i_max_int_s_fu_953_ap_return),
    .ap_return(grp_reg_int_s_fu_3739_ap_return),
    .ap_ce(grp_reg_int_s_fu_3739_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3747(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_73_5_i_min_int_s_fu_609_ap_return),
    .ap_return(grp_reg_int_s_fu_3747_ap_return),
    .ap_ce(grp_reg_int_s_fu_3747_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3755(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_5_i_max_int_s_fu_959_ap_return),
    .ap_return(grp_reg_int_s_fu_3755_ap_return),
    .ap_ce(grp_reg_int_s_fu_3755_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3763(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_73_7_i_min_int_s_fu_615_ap_return),
    .ap_return(grp_reg_int_s_fu_3763_ap_return),
    .ap_ce(grp_reg_int_s_fu_3763_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3771(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_7_i_max_int_s_fu_965_ap_return),
    .ap_return(grp_reg_int_s_fu_3771_ap_return),
    .ap_ce(grp_reg_int_s_fu_3771_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3779(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_73_9_i_min_int_s_fu_621_ap_return),
    .ap_return(grp_reg_int_s_fu_3779_ap_return),
    .ap_ce(grp_reg_int_s_fu_3779_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3787(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_9_i_max_int_s_fu_971_ap_return),
    .ap_return(grp_reg_int_s_fu_3787_ap_return),
    .ap_ce(grp_reg_int_s_fu_3787_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3795(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_73_i_min_int_s_fu_627_ap_return),
    .ap_return(grp_reg_int_s_fu_3795_ap_return),
    .ap_ce(grp_reg_int_s_fu_3795_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3803(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_i_max_int_s_fu_977_ap_return),
    .ap_return(grp_reg_int_s_fu_3803_ap_return),
    .ap_ce(grp_reg_int_s_fu_3803_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3811(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_73_2_i_min_int_s_fu_633_ap_return),
    .ap_return(grp_reg_int_s_fu_3811_ap_return),
    .ap_ce(grp_reg_int_s_fu_3811_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3819(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_2_i_max_int_s_fu_983_ap_return),
    .ap_return(grp_reg_int_s_fu_3819_ap_return),
    .ap_ce(grp_reg_int_s_fu_3819_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3827(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_73_4_i_min_int_s_fu_639_ap_return),
    .ap_return(grp_reg_int_s_fu_3827_ap_return),
    .ap_ce(grp_reg_int_s_fu_3827_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3835(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_75_4_i_max_int_s_fu_989_ap_return),
    .ap_return(grp_reg_int_s_fu_3835_ap_return),
    .ap_ce(grp_reg_int_s_fu_3835_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3843(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_80_1_i_min_int_s_fu_645_ap_return),
    .ap_return(grp_reg_int_s_fu_3843_ap_return),
    .ap_ce(grp_reg_int_s_fu_3843_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3851(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_82_1_i_max_int_s_fu_995_ap_return),
    .ap_return(grp_reg_int_s_fu_3851_ap_return),
    .ap_ce(grp_reg_int_s_fu_3851_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3859(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_80_3_i_min_int_s_fu_651_ap_return),
    .ap_return(grp_reg_int_s_fu_3859_ap_return),
    .ap_ce(grp_reg_int_s_fu_3859_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3867(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_82_3_i_max_int_s_fu_1001_ap_return),
    .ap_return(grp_reg_int_s_fu_3867_ap_return),
    .ap_ce(grp_reg_int_s_fu_3867_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3875(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_80_5_i_min_int_s_fu_657_ap_return),
    .ap_return(grp_reg_int_s_fu_3875_ap_return),
    .ap_ce(grp_reg_int_s_fu_3875_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3883(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_82_5_i_max_int_s_fu_1007_ap_return),
    .ap_return(grp_reg_int_s_fu_3883_ap_return),
    .ap_ce(grp_reg_int_s_fu_3883_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3891(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_80_7_i_min_int_s_fu_663_ap_return),
    .ap_return(grp_reg_int_s_fu_3891_ap_return),
    .ap_ce(grp_reg_int_s_fu_3891_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3899(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_82_7_i_max_int_s_fu_1013_ap_return),
    .ap_return(grp_reg_int_s_fu_3899_ap_return),
    .ap_ce(grp_reg_int_s_fu_3899_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3907(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_80_9_i_min_int_s_fu_669_ap_return),
    .ap_return(grp_reg_int_s_fu_3907_ap_return),
    .ap_ce(grp_reg_int_s_fu_3907_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3915(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_82_9_i_max_int_s_fu_1019_ap_return),
    .ap_return(grp_reg_int_s_fu_3915_ap_return),
    .ap_ce(grp_reg_int_s_fu_3915_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3923(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_80_i_reg_4947),
    .ap_return(grp_reg_int_s_fu_3923_ap_return),
    .ap_ce(grp_reg_int_s_fu_3923_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3930(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_82_i_reg_4952),
    .ap_return(grp_reg_int_s_fu_3930_ap_return),
    .ap_ce(grp_reg_int_s_fu_3930_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3937(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_80_2_i_reg_4957),
    .ap_return(grp_reg_int_s_fu_3937_ap_return),
    .ap_ce(grp_reg_int_s_fu_3937_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3944(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_82_2_i_reg_4962),
    .ap_return(grp_reg_int_s_fu_3944_ap_return),
    .ap_ce(grp_reg_int_s_fu_3944_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3951(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_80_4_i_reg_4967),
    .ap_return(grp_reg_int_s_fu_3951_ap_return),
    .ap_ce(grp_reg_int_s_fu_3951_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3958(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_82_4_i_reg_4972),
    .ap_return(grp_reg_int_s_fu_3958_ap_return),
    .ap_ce(grp_reg_int_s_fu_3958_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond3_i_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond4_i_fu_1364_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond3_i_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if (((exitcond3_i_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond1_i_reg_4559 == 1'd1) & (tmp_10_i_fu_1407_p2 == 1'd0) & (exitcond4_i_fu_1364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((exitcond4_i_fu_1364_p2 == 1'd0) & (or_cond1_i_reg_4559 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_core_1_i_reg_532 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_core_1_i_reg_532 <= ap_phi_reg_pp0_iter0_core_1_i_reg_532;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1410)) begin
            ap_phi_reg_pp0_iter4_core_1_i_reg_532 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_core_1_i_reg_532 <= ap_phi_reg_pp0_iter3_core_1_i_reg_532;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_fu_1364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_3_reg_521 <= j_V_fu_1369_p2;
    end else if (((exitcond3_i_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_3_reg_521 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        t_V_reg_510 <= i_V_reg_4549;
    end else if ((~((ap_start == 1'b0) | (p_threshold_empty_n == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_510 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iscorner_2_i_16_i_reg_4943_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a0_2_3_i_reg_4977 <= a0_2_3_i_max_int_s_fu_1098_ap_return;
        b0_2_3_i_reg_4992 <= b0_2_3_i_min_int_s_fu_801_ap_return;
        tmp_88_4_i_reg_4982 <= tmp_88_4_i_min_int_s_fu_741_ap_return;
        tmp_91_4_i_reg_4987 <= tmp_91_4_i_min_int_s_fu_747_ap_return;
        tmp_96_4_i_reg_4997 <= tmp_96_4_i_max_int_s_fu_1162_ap_return;
        tmp_99_4_i_reg_5002 <= tmp_99_4_i_max_int_s_fu_1168_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (p_threshold_empty_n == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        a0_reg_4495[7 : 0] <= a0_fu_1296_p1[7 : 0];
        b0_reg_4540 <= b0_fu_1310_p1;
        cols_reg_4480 <= p_src_cols_V_dout;
        r_V_reg_4520 <= r_V_fu_1304_p2;
        rhs_V_reg_4500[7 : 0] <= rhs_V_fu_1300_p1[7 : 0];
        rows_reg_4475 <= p_src_rows_V_dout;
        tmp_1_i_reg_4490 <= tmp_1_i_fu_1290_p2;
        tmp_i_reg_4485 <= tmp_i_fu_1284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_core_1_i_reg_532 <= ap_phi_reg_pp0_iter1_core_1_i_reg_532;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_core_1_i_reg_532 <= ap_phi_reg_pp0_iter2_core_1_i_reg_532;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_core_1_i_reg_532 <= ap_phi_reg_pp0_iter4_core_1_i_reg_532;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_core_1_i_reg_532 <= ap_phi_reg_pp0_iter5_core_1_i_reg_532;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_core_1_i_reg_532 <= ap_phi_reg_pp0_iter6_core_1_i_reg_532;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_core_1_i_reg_532 <= ap_phi_reg_pp0_iter7_core_1_i_reg_532;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_fu_1364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ad_reg_4623 <= tmp_8_i_fu_1395_p1;
        core_buf_val_1_V_ad_reg_4629 <= tmp_8_i_fu_1395_p1;
        or_cond4_i_reg_4644 <= or_cond4_i_fu_1435_p2;
        or_cond_i_reg_4582 <= or_cond_i_fu_1380_p2;
        tmp_14_i_reg_4639 <= tmp_14_i_fu_1413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ad_reg_4623_pp0_iter1_reg <= core_buf_val_0_V_ad_reg_4623;
        core_buf_val_1_V_ad_reg_4629_pp0_iter1_reg <= core_buf_val_1_V_ad_reg_4629;
        exitcond4_i_reg_4573 <= exitcond4_i_fu_1364_p2;
        exitcond4_i_reg_4573_pp0_iter1_reg <= exitcond4_i_reg_4573;
        or_cond4_i_reg_4644_pp0_iter1_reg <= or_cond4_i_reg_4644;
        or_cond_i_reg_4582_pp0_iter1_reg <= or_cond_i_reg_4582;
        tmp_10_i_reg_4635_pp0_iter1_reg <= tmp_10_i_reg_4635;
        tmp_14_i_reg_4639_pp0_iter1_reg <= tmp_14_i_reg_4639;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        core_buf_val_0_V_ad_reg_4623_pp0_iter2_reg <= core_buf_val_0_V_ad_reg_4623_pp0_iter1_reg;
        core_buf_val_0_V_ad_reg_4623_pp0_iter3_reg <= core_buf_val_0_V_ad_reg_4623_pp0_iter2_reg;
        core_buf_val_0_V_ad_reg_4623_pp0_iter4_reg <= core_buf_val_0_V_ad_reg_4623_pp0_iter3_reg;
        core_buf_val_0_V_ad_reg_4623_pp0_iter5_reg <= core_buf_val_0_V_ad_reg_4623_pp0_iter4_reg;
        core_buf_val_0_V_ad_reg_4623_pp0_iter6_reg <= core_buf_val_0_V_ad_reg_4623_pp0_iter5_reg;
        core_buf_val_0_V_ad_reg_4623_pp0_iter7_reg <= core_buf_val_0_V_ad_reg_4623_pp0_iter6_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter2_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter1_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter3_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter2_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter4_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter3_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter5_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter4_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter6_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter5_reg;
        core_buf_val_1_V_ad_reg_4629_pp0_iter7_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter6_reg;
        exitcond4_i_reg_4573_pp0_iter2_reg <= exitcond4_i_reg_4573_pp0_iter1_reg;
        exitcond4_i_reg_4573_pp0_iter3_reg <= exitcond4_i_reg_4573_pp0_iter2_reg;
        exitcond4_i_reg_4573_pp0_iter4_reg <= exitcond4_i_reg_4573_pp0_iter3_reg;
        exitcond4_i_reg_4573_pp0_iter5_reg <= exitcond4_i_reg_4573_pp0_iter4_reg;
        exitcond4_i_reg_4573_pp0_iter6_reg <= exitcond4_i_reg_4573_pp0_iter5_reg;
        exitcond4_i_reg_4573_pp0_iter7_reg <= exitcond4_i_reg_4573_pp0_iter6_reg;
        flag_d_assign_10_i_reg_4877_pp0_iter4_reg <= flag_d_assign_10_i_reg_4877;
        flag_d_assign_10_i_reg_4877_pp0_iter5_reg <= flag_d_assign_10_i_reg_4877_pp0_iter4_reg;
        flag_d_assign_10_i_reg_4877_pp0_iter6_reg <= flag_d_assign_10_i_reg_4877_pp0_iter5_reg;
        flag_d_assign_11_i_reg_4889_pp0_iter4_reg <= flag_d_assign_11_i_reg_4889;
        flag_d_assign_11_i_reg_4889_pp0_iter5_reg <= flag_d_assign_11_i_reg_4889_pp0_iter4_reg;
        flag_d_assign_12_i_reg_4901_pp0_iter4_reg <= flag_d_assign_12_i_reg_4901;
        flag_d_assign_12_i_reg_4901_pp0_iter5_reg <= flag_d_assign_12_i_reg_4901_pp0_iter4_reg;
        flag_d_assign_12_i_reg_4901_pp0_iter6_reg <= flag_d_assign_12_i_reg_4901_pp0_iter5_reg;
        flag_d_assign_13_i_reg_4913_pp0_iter4_reg <= flag_d_assign_13_i_reg_4913;
        flag_d_assign_13_i_reg_4913_pp0_iter5_reg <= flag_d_assign_13_i_reg_4913_pp0_iter4_reg;
        flag_d_assign_14_i_reg_4925_pp0_iter4_reg <= flag_d_assign_14_i_reg_4925;
        flag_d_assign_14_i_reg_4925_pp0_iter5_reg <= flag_d_assign_14_i_reg_4925_pp0_iter4_reg;
        flag_d_assign_14_i_reg_4925_pp0_iter6_reg <= flag_d_assign_14_i_reg_4925_pp0_iter5_reg;
        flag_d_assign_15_i_reg_4937_pp0_iter4_reg <= flag_d_assign_15_i_reg_4937;
        flag_d_assign_15_i_reg_4937_pp0_iter5_reg <= flag_d_assign_15_i_reg_4937_pp0_iter4_reg;
        flag_d_assign_16_i_reg_4847_pp0_iter4_reg <= flag_d_assign_16_i_reg_4847;
        flag_d_assign_16_i_reg_4847_pp0_iter5_reg <= flag_d_assign_16_i_reg_4847_pp0_iter4_reg;
        flag_d_assign_1_i_reg_4859_pp0_iter4_reg <= flag_d_assign_1_i_reg_4859;
        flag_d_assign_1_i_reg_4859_pp0_iter5_reg <= flag_d_assign_1_i_reg_4859_pp0_iter4_reg;
        flag_d_assign_2_i_reg_4871_pp0_iter4_reg <= flag_d_assign_2_i_reg_4871;
        flag_d_assign_2_i_reg_4871_pp0_iter5_reg <= flag_d_assign_2_i_reg_4871_pp0_iter4_reg;
        flag_d_assign_3_i_reg_4883_pp0_iter4_reg <= flag_d_assign_3_i_reg_4883;
        flag_d_assign_3_i_reg_4883_pp0_iter5_reg <= flag_d_assign_3_i_reg_4883_pp0_iter4_reg;
        flag_d_assign_3_i_reg_4883_pp0_iter6_reg <= flag_d_assign_3_i_reg_4883_pp0_iter5_reg;
        flag_d_assign_4_i_reg_4895_pp0_iter4_reg <= flag_d_assign_4_i_reg_4895;
        flag_d_assign_4_i_reg_4895_pp0_iter5_reg <= flag_d_assign_4_i_reg_4895_pp0_iter4_reg;
        flag_d_assign_5_i_reg_4907_pp0_iter4_reg <= flag_d_assign_5_i_reg_4907;
        flag_d_assign_5_i_reg_4907_pp0_iter5_reg <= flag_d_assign_5_i_reg_4907_pp0_iter4_reg;
        flag_d_assign_5_i_reg_4907_pp0_iter6_reg <= flag_d_assign_5_i_reg_4907_pp0_iter5_reg;
        flag_d_assign_6_i_reg_4919_pp0_iter4_reg <= flag_d_assign_6_i_reg_4919;
        flag_d_assign_6_i_reg_4919_pp0_iter5_reg <= flag_d_assign_6_i_reg_4919_pp0_iter4_reg;
        flag_d_assign_7_i_reg_4931_pp0_iter4_reg <= flag_d_assign_7_i_reg_4931;
        flag_d_assign_7_i_reg_4931_pp0_iter5_reg <= flag_d_assign_7_i_reg_4931_pp0_iter4_reg;
        flag_d_assign_7_i_reg_4931_pp0_iter6_reg <= flag_d_assign_7_i_reg_4931_pp0_iter5_reg;
        flag_d_assign_8_i_reg_4853_pp0_iter4_reg <= flag_d_assign_8_i_reg_4853;
        flag_d_assign_8_i_reg_4853_pp0_iter5_reg <= flag_d_assign_8_i_reg_4853_pp0_iter4_reg;
        flag_d_assign_9_i_reg_4865_pp0_iter4_reg <= flag_d_assign_9_i_reg_4865;
        flag_d_assign_9_i_reg_4865_pp0_iter5_reg <= flag_d_assign_9_i_reg_4865_pp0_iter4_reg;
        iscorner_2_i_16_i_reg_4943_pp0_iter4_reg <= iscorner_2_i_16_i_reg_4943;
        iscorner_2_i_16_i_reg_4943_pp0_iter5_reg <= iscorner_2_i_16_i_reg_4943_pp0_iter4_reg;
        iscorner_2_i_16_i_reg_4943_pp0_iter6_reg <= iscorner_2_i_16_i_reg_4943_pp0_iter5_reg;
        iscorner_2_i_16_i_reg_4943_pp0_iter7_reg <= iscorner_2_i_16_i_reg_4943_pp0_iter6_reg;
        or_cond4_i_reg_4644_pp0_iter2_reg <= or_cond4_i_reg_4644_pp0_iter1_reg;
        or_cond4_i_reg_4644_pp0_iter3_reg <= or_cond4_i_reg_4644_pp0_iter2_reg;
        or_cond4_i_reg_4644_pp0_iter4_reg <= or_cond4_i_reg_4644_pp0_iter3_reg;
        or_cond4_i_reg_4644_pp0_iter5_reg <= or_cond4_i_reg_4644_pp0_iter4_reg;
        or_cond4_i_reg_4644_pp0_iter6_reg <= or_cond4_i_reg_4644_pp0_iter5_reg;
        or_cond4_i_reg_4644_pp0_iter7_reg <= or_cond4_i_reg_4644_pp0_iter6_reg;
        or_cond_i_reg_4582_pp0_iter2_reg <= or_cond_i_reg_4582_pp0_iter1_reg;
        or_cond_i_reg_4582_pp0_iter3_reg <= or_cond_i_reg_4582_pp0_iter2_reg;
        or_cond_i_reg_4582_pp0_iter4_reg <= or_cond_i_reg_4582_pp0_iter3_reg;
        or_cond_i_reg_4582_pp0_iter5_reg <= or_cond_i_reg_4582_pp0_iter4_reg;
        or_cond_i_reg_4582_pp0_iter6_reg <= or_cond_i_reg_4582_pp0_iter5_reg;
        or_cond_i_reg_4582_pp0_iter7_reg <= or_cond_i_reg_4582_pp0_iter6_reg;
        tmp_10_i_reg_4635_pp0_iter2_reg <= tmp_10_i_reg_4635_pp0_iter1_reg;
        tmp_10_i_reg_4635_pp0_iter3_reg <= tmp_10_i_reg_4635_pp0_iter2_reg;
        tmp_10_i_reg_4635_pp0_iter4_reg <= tmp_10_i_reg_4635_pp0_iter3_reg;
        tmp_10_i_reg_4635_pp0_iter5_reg <= tmp_10_i_reg_4635_pp0_iter4_reg;
        tmp_10_i_reg_4635_pp0_iter6_reg <= tmp_10_i_reg_4635_pp0_iter5_reg;
        tmp_10_i_reg_4635_pp0_iter7_reg <= tmp_10_i_reg_4635_pp0_iter6_reg;
        tmp_14_i_reg_4639_pp0_iter2_reg <= tmp_14_i_reg_4639_pp0_iter1_reg;
        tmp_14_i_reg_4639_pp0_iter3_reg <= tmp_14_i_reg_4639_pp0_iter2_reg;
        tmp_14_i_reg_4639_pp0_iter4_reg <= tmp_14_i_reg_4639_pp0_iter3_reg;
        tmp_14_i_reg_4639_pp0_iter5_reg <= tmp_14_i_reg_4639_pp0_iter4_reg;
        tmp_14_i_reg_4639_pp0_iter6_reg <= tmp_14_i_reg_4639_pp0_iter5_reg;
        tmp_14_i_reg_4639_pp0_iter7_reg <= tmp_14_i_reg_4639_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_reg_4573_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_win_val_0_V_0_fu_138 <= core_win_val_0_V_1_fu_134;
        core_win_val_0_V_1_fu_134 <= core_buf_val_0_V_q0;
        core_win_val_1_V_0_fu_130 <= core_win_val_1_V_1_fu_126;
        core_win_val_1_V_1_fu_126 <= core_buf_val_1_V_q0;
        core_win_val_2_V_0_fu_122 <= core_win_val_2_V_1_fu_118;
        core_win_val_2_V_1_fu_118 <= core_win_val_2_V_2_fu_4000_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_i_reg_4635_pp0_iter1_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_1_i_4_i_reg_4814 <= count_1_i_4_i_fu_3116_p3;
        not_or_cond11_i_reg_4826 <= not_or_cond11_i_fu_3142_p2;
        not_or_cond12_i_reg_4809 <= not_or_cond12_i_fu_2714_p2;
        or_cond10_i_reg_4804 <= or_cond10_i_fu_2592_p2;
        or_cond20_i_reg_4820 <= or_cond20_i_fu_3130_p2;
        or_cond5_i_reg_4728 <= or_cond5_i_fu_2502_p2;
        or_cond6_i_reg_4744 <= or_cond6_i_fu_2520_p2;
        or_cond7_i_reg_4759 <= or_cond7_i_fu_2538_p2;
        or_cond8_i_reg_4774 <= or_cond8_i_fu_2556_p2;
        or_cond9_i_reg_4789 <= or_cond9_i_fu_2574_p2;
        r_V_1_i_reg_4658 <= r_V_1_i_fu_1906_p2;
        r_V_2_i_reg_4668 <= r_V_2_i_fu_1990_p2;
        r_V_3_i_reg_4678 <= r_V_3_i_fu_2074_p2;
        r_V_4_i_reg_4688 <= r_V_4_i_fu_2158_p2;
        r_V_5_i_reg_4698 <= r_V_5_i_fu_2242_p2;
        r_V_6_1_i_reg_4663 <= r_V_6_1_i_fu_1916_p2;
        r_V_6_2_i_reg_4673 <= r_V_6_2_i_fu_2000_p2;
        r_V_6_3_i_reg_4683 <= r_V_6_3_i_fu_2084_p2;
        r_V_6_4_i_reg_4693 <= r_V_6_4_i_fu_2168_p2;
        r_V_6_5_i_reg_4703 <= r_V_6_5_i_fu_2252_p2;
        r_V_6_6_i_reg_4713 <= r_V_6_6_i_fu_2336_p2;
        r_V_6_7_i_reg_4723 <= r_V_6_7_i_fu_2420_p2;
        r_V_6_i_reg_4653 <= r_V_6_i_fu_1832_p2;
        r_V_8_i_reg_4718 <= r_V_8_i_fu_2410_p2;
        r_V_i_47_reg_4708 <= r_V_i_47_fu_2326_p2;
        r_V_i_reg_4648 <= r_V_i_fu_1822_p2;
        tmp10_reg_4837 <= tmp10_fu_3166_p2;
        tmp11_reg_4842 <= tmp11_fu_3172_p2;
        tmp6_reg_4832 <= tmp6_fu_3160_p2;
        tmp_59_1_not_i_reg_4734 <= tmp_59_1_not_i_fu_2508_p2;
        tmp_59_2_not_i_reg_4749 <= tmp_59_2_not_i_fu_2526_p2;
        tmp_59_3_not_i_reg_4764 <= tmp_59_3_not_i_fu_2544_p2;
        tmp_59_4_not_i_reg_4779 <= tmp_59_4_not_i_fu_2562_p2;
        tmp_59_5_not_i_reg_4794 <= tmp_59_5_not_i_fu_2580_p2;
        tmp_61_1_i_reg_4739 <= tmp_61_1_i_fu_2514_p2;
        tmp_61_2_i_reg_4754 <= tmp_61_2_i_fu_2532_p2;
        tmp_61_3_i_reg_4769 <= tmp_61_3_i_fu_2550_p2;
        tmp_61_4_i_reg_4784 <= tmp_61_4_i_fu_2568_p2;
        tmp_61_5_i_reg_4799 <= tmp_61_5_i_fu_2586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_i_reg_4635_pp0_iter2_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_d_assign_10_i_reg_4877 <= flag_d_assign_10_i_fu_3203_p1;
        flag_d_assign_11_i_reg_4889 <= flag_d_assign_11_i_fu_3213_p1;
        flag_d_assign_12_i_reg_4901 <= flag_d_assign_12_i_fu_3223_p1;
        flag_d_assign_13_i_reg_4913 <= flag_d_assign_13_i_fu_3233_p1;
        flag_d_assign_14_i_reg_4925 <= flag_d_assign_14_i_fu_3243_p1;
        flag_d_assign_15_i_reg_4937 <= flag_d_assign_15_i_fu_3253_p1;
        flag_d_assign_16_i_reg_4847 <= flag_d_assign_16_i_fu_3178_p1;
        flag_d_assign_1_i_reg_4859 <= flag_d_assign_1_i_fu_3188_p1;
        flag_d_assign_2_i_reg_4871 <= flag_d_assign_2_i_fu_3198_p1;
        flag_d_assign_3_i_reg_4883 <= flag_d_assign_3_i_fu_3208_p1;
        flag_d_assign_4_i_reg_4895 <= flag_d_assign_4_i_fu_3218_p1;
        flag_d_assign_5_i_reg_4907 <= flag_d_assign_5_i_fu_3228_p1;
        flag_d_assign_6_i_reg_4919 <= flag_d_assign_6_i_fu_3238_p1;
        flag_d_assign_7_i_reg_4931 <= flag_d_assign_7_i_fu_3248_p1;
        flag_d_assign_8_i_reg_4853 <= flag_d_assign_8_i_fu_3183_p1;
        flag_d_assign_9_i_reg_4865 <= flag_d_assign_9_i_fu_3193_p1;
        iscorner_2_i_16_i_reg_4943 <= iscorner_2_i_16_i_fu_3581_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_4549 <= i_V_fu_1319_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_i_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_reg_4568 <= icmp_fu_1358_p2;
        or_cond1_i_reg_4559 <= or_cond1_i_fu_1336_p2;
        tmp_2_i_reg_4554 <= tmp_2_i_fu_1325_p2;
        tmp_4_i_reg_4563 <= tmp_4_i_fu_1342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_fu_1380_p2 == 1'd1) & (exitcond4_i_fu_1364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_addr_reg_4587 <= tmp_7_i_fu_1385_p1;
        k_buf_val_1_V_addr_reg_4593 <= tmp_7_i_fu_1385_p1;
        k_buf_val_2_V_addr_reg_4599 <= tmp_7_i_fu_1385_p1;
        k_buf_val_3_V_addr_reg_4605 <= tmp_7_i_fu_1385_p1;
        k_buf_val_4_V_addr_reg_4611 <= tmp_7_i_fu_1385_p1;
        k_buf_val_5_V_addr_reg_4617 <= tmp_7_i_fu_1385_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_fu_1364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_10_i_reg_4635 <= tmp_10_i_fu_1407_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((iscorner_2_i_16_i_reg_4943_pp0_iter6_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter6_reg == 1'd1) & (or_cond_i_reg_4582_pp0_iter6_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_29_reg_5007 <= tmp_29_fu_3972_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((iscorner_2_i_16_i_reg_4943_pp0_iter4_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_80_2_i_reg_4957 <= tmp_80_2_i_min_int_s_fu_681_ap_return;
        tmp_80_4_i_reg_4967 <= tmp_80_4_i_min_int_s_fu_687_ap_return;
        tmp_80_i_reg_4947 <= tmp_80_i_min_int_s_fu_675_ap_return;
        tmp_82_2_i_reg_4962 <= tmp_82_2_i_max_int_s_fu_1031_ap_return;
        tmp_82_4_i_reg_4972 <= tmp_82_4_i_max_int_s_fu_1037_ap_return;
        tmp_82_i_reg_4952 <= tmp_82_i_max_int_s_fu_1025_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op187_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_V_2_1_fu_146 <= win_val_0_V_3_fu_150;
        win_val_0_V_2_fu_142 <= win_val_0_V_2_1_fu_146;
        win_val_0_V_3_fu_150 <= win_val_0_V_4_fu_154;
        win_val_0_V_4_fu_154 <= win_val_0_V_5_fu_158;
        win_val_0_V_5_fu_158 <= k_buf_val_0_V_q0;
        win_val_1_V_1_1_fu_166 <= win_val_1_V_2_fu_170;
        win_val_1_V_1_fu_162 <= win_val_1_V_1_1_fu_166;
        win_val_1_V_2_fu_170 <= win_val_1_V_3_fu_174;
        win_val_1_V_3_fu_174 <= win_val_1_V_4_fu_178;
        win_val_1_V_4_fu_178 <= win_val_1_V_5_fu_182;
        win_val_1_V_5_fu_182 <= k_buf_val_1_V_q0;
        win_val_2_V_0_1_fu_190 <= win_val_2_V_1_fu_194;
        win_val_2_V_0_fu_186 <= win_val_2_V_0_1_fu_190;
        win_val_2_V_1_fu_194 <= win_val_2_V_2_fu_198;
        win_val_2_V_2_fu_198 <= win_val_2_V_3_fu_202;
        win_val_2_V_3_fu_202 <= win_val_2_V_4_fu_206;
        win_val_2_V_4_fu_206 <= win_val_2_V_5_fu_210;
        win_val_2_V_5_fu_210 <= k_buf_val_2_V_q0;
        win_val_3_V_0_1_fu_218 <= win_val_3_V_1_fu_222;
        win_val_3_V_0_fu_214 <= win_val_3_V_0_1_fu_218;
        win_val_3_V_1_fu_222 <= win_val_3_V_2_fu_226;
        win_val_3_V_2_fu_226 <= win_val_3_V_3_fu_230;
        win_val_3_V_3_fu_230 <= win_val_3_V_4_fu_234;
        win_val_3_V_4_fu_234 <= win_val_3_V_5_fu_238;
        win_val_3_V_5_fu_238 <= k_buf_val_3_V_q0;
        win_val_4_V_0_1_fu_246 <= win_val_4_V_1_fu_250;
        win_val_4_V_0_fu_242 <= win_val_4_V_0_1_fu_246;
        win_val_4_V_1_fu_250 <= win_val_4_V_2_fu_254;
        win_val_4_V_2_fu_254 <= win_val_4_V_3_fu_258;
        win_val_4_V_3_fu_258 <= win_val_4_V_4_fu_262;
        win_val_4_V_4_fu_262 <= win_val_4_V_5_fu_266;
        win_val_4_V_5_fu_266 <= k_buf_val_4_V_q0;
        win_val_5_V_1_1_fu_274 <= win_val_5_V_2_fu_278;
        win_val_5_V_1_fu_270 <= win_val_5_V_1_1_fu_274;
        win_val_5_V_2_fu_278 <= win_val_5_V_3_fu_282;
        win_val_5_V_3_fu_282 <= win_val_5_V_4_fu_286;
        win_val_5_V_4_fu_286 <= win_val_5_V_5_fu_290;
        win_val_5_V_5_fu_290 <= k_buf_val_5_V_q0;
        win_val_6_V_2_1_fu_298 <= win_val_6_V_3_fu_302;
        win_val_6_V_2_fu_294 <= win_val_6_V_2_1_fu_298;
        win_val_6_V_3_fu_302 <= win_val_6_V_4_fu_306;
        win_val_6_V_4_fu_306 <= win_val_6_V_5_fu_310;
        win_val_6_V_5_fu_310 <= p_src_data_stream_V_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_i_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((iscorner_2_i_16_i_reg_4943_pp0_iter7_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter7_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_mux_core_1_i_phi_fu_536_p8 = phitmp_i_fu_3976_p2;
    end else begin
        ap_phi_mux_core_1_i_phi_fu_536_p8 = ap_phi_reg_pp0_iter8_core_1_i_reg_532;
    end
end

always @ (*) begin
    if (((exitcond3_i_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ce0 = 1'b1;
    end else begin
        core_buf_val_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_ce1 = 1'b1;
    end else begin
        core_buf_val_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond4_i_reg_4573_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_0_V_we1 = 1'b1;
    end else begin
        core_buf_val_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_ce0 = 1'b1;
    end else begin
        core_buf_val_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_ce1 = 1'b1;
    end else begin
        core_buf_val_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        core_buf_val_1_V_we1 = 1'b1;
    end else begin
        core_buf_val_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3587_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3587_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3595_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3595_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3603_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3603_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3611_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3611_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3619_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3619_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3627_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3627_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3635_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3635_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3643_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3643_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3651_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3651_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3659_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3659_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3667_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3667_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3675_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3675_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3683_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3683_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3691_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3691_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3699_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3699_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3707_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3707_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3715_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3715_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3723_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3723_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3731_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3731_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3739_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3739_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3747_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3747_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3755_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3755_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3763_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3763_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3771_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3771_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3779_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3779_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3787_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3787_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3795_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3795_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3803_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3803_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3811_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3811_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3819_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3819_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3827_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3827_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3835_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3835_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3843_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3843_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3851_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3851_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3859_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3859_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3867_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3867_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3875_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3875_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3883_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3883_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3891_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3891_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3899_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3899_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3907_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3907_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3915_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3915_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3923_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3923_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3930_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3930_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3937_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3937_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3944_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3944_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3951_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3951_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_int_s_fu_3958_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3958_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_ce0 = 1'b1;
    end else begin
        k_buf_val_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_ce1 = 1'b1;
    end else begin
        k_buf_val_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op187_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_0_V_we1 = 1'b1;
    end else begin
        k_buf_val_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_1_V_ce0 = 1'b1;
    end else begin
        k_buf_val_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_1_V_ce1 = 1'b1;
    end else begin
        k_buf_val_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op187_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_1_V_we1 = 1'b1;
    end else begin
        k_buf_val_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_2_V_ce0 = 1'b1;
    end else begin
        k_buf_val_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_2_V_ce1 = 1'b1;
    end else begin
        k_buf_val_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op187_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_2_V_we1 = 1'b1;
    end else begin
        k_buf_val_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_3_V_ce0 = 1'b1;
    end else begin
        k_buf_val_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_3_V_ce1 = 1'b1;
    end else begin
        k_buf_val_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op187_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_3_V_we1 = 1'b1;
    end else begin
        k_buf_val_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_4_V_ce0 = 1'b1;
    end else begin
        k_buf_val_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_4_V_ce1 = 1'b1;
    end else begin
        k_buf_val_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op187_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_4_V_we1 = 1'b1;
    end else begin
        k_buf_val_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_5_V_ce0 = 1'b1;
    end else begin
        k_buf_val_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_5_V_ce1 = 1'b1;
    end else begin
        k_buf_val_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op187_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_5_V_we1 = 1'b1;
    end else begin
        k_buf_val_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond4_i_reg_4644_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_mask_data_stream_V_blk_n = p_mask_data_stream_V_full_n;
    end else begin
        p_mask_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond4_i_reg_4644_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_mask_data_stream_V_write = 1'b1;
    end else begin
        p_mask_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_cols_V_blk_n = p_src_cols_V_empty_n;
    end else begin
        p_src_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_threshold_empty_n == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_cols_V_read = 1'b1;
    end else begin
        p_src_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4582 == 1'd1) & (exitcond4_i_reg_4573 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op187_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_rows_V_blk_n = p_src_rows_V_empty_n;
    end else begin
        p_src_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_threshold_empty_n == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_src_rows_V_read = 1'b1;
    end else begin
        p_src_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_threshold_blk_n = p_threshold_empty_n;
    end else begin
        p_threshold_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_threshold_empty_n == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_threshold_read = 1'b1;
    end else begin
        p_threshold_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (p_threshold_empty_n == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond3_i_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) & ~((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a0_fu_1296_p1 = p_threshold_dout;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((or_cond4_i_reg_4644_pp0_iter7_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op187_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((or_cond4_i_reg_4644_pp0_iter7_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op187_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((or_cond4_i_reg_4644_pp0_iter7_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op187_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (p_threshold_empty_n == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter8 = ((or_cond4_i_reg_4644_pp0_iter7_reg == 1'd0) & (p_mask_data_stream_V_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op187_read_state4 == 1'b1));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1410 = ((tmp_10_i_reg_4635_pp0_iter2_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (iscorner_2_i_16_i_fu_3581_p2 == 1'd0) & (exitcond4_i_reg_4573_pp0_iter2_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_core_1_i_reg_532 = 'bx;

always @ (*) begin
    ap_predicate_op187_read_state4 = ((or_cond_i_reg_4582 == 1'd1) & (exitcond4_i_reg_4573 == 1'd0));
end

always @ (*) begin
    ap_predicate_op549_call_state6 = ((iscorner_2_i_16_i_fu_3581_p2 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter2_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op580_call_state7 = ((iscorner_2_i_16_i_reg_4943 == 1'd1) & (tmp_10_i_reg_4635_pp0_iter3_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op628_call_state8 = ((iscorner_2_i_16_i_reg_4943_pp0_iter4_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter4_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op670_call_state9 = ((iscorner_2_i_16_i_reg_4943_pp0_iter5_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter5_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op724_call_state10 = ((iscorner_2_i_16_i_reg_4943_pp0_iter6_reg == 1'd1) & (tmp_10_i_reg_4635_pp0_iter6_reg == 1'd1) & (or_cond1_i_reg_4559 == 1'd1) & (exitcond4_i_reg_4573_pp0_iter6_reg == 1'd0));
end

assign b0_fu_1310_p1 = r_V_fu_1304_p2;

assign core_win_val_2_V_2_fu_4000_p3 = ((or_cond_i_reg_4582_pp0_iter7_reg[0:0] === 1'b1) ? ap_phi_mux_core_1_i_phi_fu_536_p8 : 16'd0);

assign count_1_i_0_op_op_fu_2616_p3 = ((or_cond5_i_fu_2502_p2[0:0] === 1'b1) ? 4'd8 : 4'd9);

assign count_1_i_10_i_fu_3309_p3 = ((or_cond5_i_reg_4728[0:0] === 1'b1) ? 5'd2 : phitmp6_i_fu_3292_p2);

assign count_1_i_11_i_fu_3338_p3 = ((or_cond6_i_reg_4744[0:0] === 1'b1) ? 5'd1 : count_1_i_10_i_fu_3309_p3);

assign count_1_i_12_i_fu_3379_p3 = ((or_cond7_i_reg_4759[0:0] === 1'b1) ? 5'd2 : phitmp7_i_fu_3357_p2);

assign count_1_i_13_i_fu_3408_p3 = ((or_cond8_i_reg_4774[0:0] === 1'b1) ? 5'd1 : count_1_i_12_i_fu_3379_p3);

assign count_1_i_14_i_fu_3449_p3 = ((or_cond9_i_reg_4789[0:0] === 1'b1) ? 5'd2 : phitmp8_i_fu_3427_p2);

assign count_1_i_15_i_fu_3478_p3 = ((or_cond10_i_reg_4804[0:0] === 1'b1) ? 5'd1 : count_1_i_14_i_fu_3449_p3);

assign count_1_i_1_i_fu_2938_p3 = ((or_cond16_i_fu_2908_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_i_fu_2888_p3);

assign count_1_i_2_i_fu_3000_p3 = ((or_cond17_i_fu_2958_p2[0:0] === 1'b1) ? 4'd2 : phitmp4_i_fu_2976_p2);

assign count_1_i_2_op_op_i_fu_2638_p3 = ((tmp_19_i_fu_2632_p2[0:0] === 1'b1) ? phitmp42_op_op_cast_s_fu_2624_p3 : count_1_i_0_op_op_fu_2616_p3);

assign count_1_i_3_cast_i_fu_3058_p1 = count_1_i_3_i_fu_3050_p3;

assign count_1_i_3_i_fu_3050_p3 = ((or_cond18_i_fu_3020_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_2_i_fu_3000_p3);

assign count_1_i_4_i_fu_3116_p3 = ((or_cond19_i_fu_3074_p2[0:0] === 1'b1) ? 5'd2 : phitmp5_i_fu_3092_p2);

assign count_1_i_4_op_i_fu_2660_p3 = ((tmp_20_i_fu_2654_p2[0:0] === 1'b1) ? phitmp41_op_cast_i_c_fu_2646_p3 : count_1_i_2_op_op_i_fu_2638_p3);

assign count_1_i_5_i_fu_3274_p3 = ((or_cond20_i_reg_4820[0:0] === 1'b1) ? 5'd1 : count_1_i_4_i_reg_4814);

assign count_1_i_6_i_fu_2682_p3 = ((tmp_21_i_fu_2676_p2[0:0] === 1'b1) ? phitmp1_cast_i_cast_s_fu_2668_p3 : count_1_i_4_op_i_fu_2660_p3);

assign count_1_i_7_i_fu_2726_p3 = ((or_cond12_i_fu_2702_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_6_i_fu_2682_p3);

assign count_1_i_8_i_fu_2776_p3 = ((or_cond13_i_fu_2740_p2[0:0] === 1'b1) ? 4'd2 : phitmp2_i_fu_2758_p2);

assign count_1_i_9_i_fu_2826_p3 = ((or_cond14_i_fu_2796_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_8_i_fu_2776_p3);

assign count_1_i_fu_2964_p2 = (count_1_i_1_i_fu_2938_p3 + 4'd1);

assign count_1_i_i_fu_2888_p3 = ((or_cond15_i_fu_2846_p2[0:0] === 1'b1) ? 4'd2 : phitmp3_i_fu_2864_p2);

assign count_2_i_fu_3080_p2 = (count_1_i_3_cast_i_fu_3058_p1 + 5'd1);

assign count_3_i_fu_3280_p2 = (count_1_i_5_i_fu_3274_p3 + 5'd1);

assign count_4_i_fu_3345_p2 = (count_1_i_11_i_fu_3338_p3 + 5'd1);

assign count_5_i_fu_3415_p2 = (count_1_i_13_i_fu_3408_p3 + 5'd1);

assign count_6_i_fu_3485_p2 = (count_1_i_15_i_fu_3478_p3 + 5'd1);

assign count_8_i_fu_2746_p2 = (count_1_i_7_i_fu_2726_p3 + 4'd1);

assign count_i_fu_2852_p2 = (count_1_i_9_i_fu_2826_p3 + 4'd1);

assign exitcond3_i_fu_1314_p2 = ((t_V_reg_510 == tmp_1_i_reg_4490) ? 1'b1 : 1'b0);

assign exitcond4_i_fu_1364_p2 = ((t_V_3_reg_521 == tmp_i_reg_4485) ? 1'b1 : 1'b0);

assign flag_d_assign_10_i_fu_3203_p1 = $signed(r_V_6_2_i_reg_4673);

assign flag_d_assign_11_i_fu_3213_p1 = $signed(r_V_6_3_i_reg_4683);

assign flag_d_assign_12_i_fu_3223_p1 = $signed(r_V_6_4_i_reg_4693);

assign flag_d_assign_13_i_fu_3233_p1 = $signed(r_V_6_5_i_reg_4703);

assign flag_d_assign_14_i_fu_3243_p1 = $signed(r_V_6_6_i_reg_4713);

assign flag_d_assign_15_i_fu_3253_p1 = $signed(r_V_6_7_i_reg_4723);

assign flag_d_assign_16_i_fu_3178_p1 = $signed(r_V_i_reg_4648);

assign flag_d_assign_1_i_fu_3188_p1 = $signed(r_V_1_i_reg_4658);

assign flag_d_assign_2_i_fu_3198_p1 = $signed(r_V_2_i_reg_4668);

assign flag_d_assign_3_i_fu_3208_p1 = $signed(r_V_3_i_reg_4678);

assign flag_d_assign_4_i_fu_3218_p1 = $signed(r_V_4_i_reg_4688);

assign flag_d_assign_5_i_fu_3228_p1 = $signed(r_V_5_i_reg_4698);

assign flag_d_assign_6_i_fu_3238_p1 = $signed(r_V_i_47_reg_4708);

assign flag_d_assign_7_i_fu_3248_p1 = $signed(r_V_8_i_reg_4718);

assign flag_d_assign_8_i_fu_3183_p1 = $signed(r_V_6_i_reg_4653);

assign flag_d_assign_9_i_fu_3193_p1 = $signed(r_V_6_1_i_reg_4663);

assign flag_val_V_assign_lo_10_fu_2314_p3 = ((tmp_18_fu_2308_p2[0:0] === 1'b1) ? phitmp1_i_i_5_i_fu_2300_p3 : 2'd0);

assign flag_val_V_assign_lo_11_fu_2366_p3 = ((tmp_19_fu_2360_p2[0:0] === 1'b1) ? phitmp_i_i_6_i_fu_2352_p3 : 2'd0);

assign flag_val_V_assign_lo_12_fu_2398_p3 = ((tmp_20_fu_2392_p2[0:0] === 1'b1) ? phitmp1_i_i_6_i_fu_2384_p3 : 2'd0);

assign flag_val_V_assign_lo_13_fu_2450_p3 = ((tmp_21_fu_2444_p2[0:0] === 1'b1) ? phitmp_i_i_7_i_fu_2436_p3 : 2'd0);

assign flag_val_V_assign_lo_14_fu_2482_p3 = ((tmp_22_fu_2476_p2[0:0] === 1'b1) ? phitmp1_i_i_7_i_fu_2468_p3 : 2'd0);

assign flag_val_V_assign_lo_15_fu_2282_p3 = ((tmp_17_fu_2276_p2[0:0] === 1'b1) ? phitmp_i_i_5_i_fu_2268_p3 : 2'd0);

assign flag_val_V_assign_lo_1_fu_1894_p3 = ((tmp_8_fu_1888_p2[0:0] === 1'b1) ? phitmp1_i_i_i_fu_1880_p3 : 2'd0);

assign flag_val_V_assign_lo_2_fu_1946_p3 = ((tmp_s_fu_1940_p2[0:0] === 1'b1) ? phitmp_i_i_1_i_fu_1932_p3 : 2'd0);

assign flag_val_V_assign_lo_3_fu_1978_p3 = ((tmp_10_fu_1972_p2[0:0] === 1'b1) ? phitmp1_i_i_1_i_fu_1964_p3 : 2'd0);

assign flag_val_V_assign_lo_4_fu_2030_p3 = ((tmp_11_fu_2024_p2[0:0] === 1'b1) ? phitmp_i_i_2_i_fu_2016_p3 : 2'd0);

assign flag_val_V_assign_lo_5_fu_2062_p3 = ((tmp_12_fu_2056_p2[0:0] === 1'b1) ? phitmp1_i_i_2_i_fu_2048_p3 : 2'd0);

assign flag_val_V_assign_lo_6_fu_2114_p3 = ((tmp_13_fu_2108_p2[0:0] === 1'b1) ? phitmp_i_i_3_i_fu_2100_p3 : 2'd0);

assign flag_val_V_assign_lo_7_fu_2146_p3 = ((tmp_14_fu_2140_p2[0:0] === 1'b1) ? phitmp1_i_i_3_i_fu_2132_p3 : 2'd0);

assign flag_val_V_assign_lo_8_fu_2198_p3 = ((tmp_15_fu_2192_p2[0:0] === 1'b1) ? phitmp_i_i_4_i_fu_2184_p3 : 2'd0);

assign flag_val_V_assign_lo_9_fu_2230_p3 = ((tmp_16_fu_2224_p2[0:0] === 1'b1) ? phitmp1_i_i_4_i_fu_2216_p3 : 2'd0);

assign flag_val_V_assign_lo_fu_1862_p3 = ((tmp_9_fu_1856_p2[0:0] === 1'b1) ? phitmp_i_i_i_fu_1848_p3 : 2'd0);

assign i_V_fu_1319_p2 = (t_V_reg_510 + 32'd1);

assign icmp2_fu_1429_p2 = ((tmp_30_fu_1419_p4 == 30'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1358_p2 = ((tmp_fu_1348_p4 == 30'd0) ? 1'b1 : 1'b0);

assign iscorner_2_i_16_i_fu_3581_p2 = (tmp5_fu_3528_p2 | tmp12_fu_3575_p2);

assign iscorner_2_i_7_i_fu_2720_p2 = (tmp_63_7_i_fu_2708_p2 & not_or_cond12_i_fu_2714_p2);

assign j_V_fu_1369_p2 = (t_V_3_reg_521 + 32'd1);

assign k_buf_val_0_V_address0 = tmp_7_i_fu_1385_p1;

assign k_buf_val_1_V_address0 = tmp_7_i_fu_1385_p1;

assign k_buf_val_2_V_address0 = tmp_7_i_fu_1385_p1;

assign k_buf_val_3_V_address0 = tmp_7_i_fu_1385_p1;

assign k_buf_val_4_V_address0 = tmp_7_i_fu_1385_p1;

assign k_buf_val_5_V_address0 = tmp_7_i_fu_1385_p1;

assign lhs_V_i_fu_1814_p1 = win_val_3_V_2_fu_226;

assign not_or_cond10_i_demo_fu_3462_p2 = (tmp_61_5_i_reg_4799 | tmp_59_5_not_i_reg_4794);

assign not_or_cond10_i_fu_3466_p2 = (not_or_cond10_i_demo_fu_3462_p2 ^ 1'd1);

assign not_or_cond11_i_demo_fu_3136_p2 = (tmp_61_6_i_fu_2604_p2 | tmp_59_6_not_i_fu_2598_p2);

assign not_or_cond11_i_fu_3142_p2 = (not_or_cond11_i_demo_fu_3136_p2 ^ 1'd1);

assign not_or_cond12_i_fu_2714_p2 = (or_cond12_i_fu_2702_p2 ^ 1'd1);

assign not_or_cond13_i_fu_2764_p2 = (or_cond13_i_fu_2740_p2 ^ 1'd1);

assign not_or_cond14_i_demo_fu_2808_p2 = (tmp_61_9_i_fu_2790_p2 | tmp_59_9_i_fu_2784_p2);

assign not_or_cond14_i_fu_2814_p2 = (not_or_cond14_i_demo_fu_2808_p2 ^ 1'd1);

assign not_or_cond15_i_demo_fu_2870_p2 = (tmp_61_i_48_fu_2840_p2 | tmp_59_i_fu_2834_p2);

assign not_or_cond15_i_fu_2876_p2 = (not_or_cond15_i_demo_fu_2870_p2 ^ 1'd1);

assign not_or_cond16_i_demo_fu_2920_p2 = (tmp_61_8_i_fu_2902_p2 | tmp_59_10_i_fu_2896_p2);

assign not_or_cond16_i_fu_2926_p2 = (not_or_cond16_i_demo_fu_2920_p2 ^ 1'd1);

assign not_or_cond17_i_demo_fu_2982_p2 = (tmp_61_10_i_fu_2952_p2 | tmp_59_11_i_fu_2946_p2);

assign not_or_cond17_i_fu_2988_p2 = (not_or_cond17_i_demo_fu_2982_p2 ^ 1'd1);

assign not_or_cond18_i_demo_fu_3032_p2 = (tmp_61_11_i_fu_3014_p2 | tmp_59_12_i_fu_3008_p2);

assign not_or_cond18_i_fu_3038_p2 = (not_or_cond18_i_demo_fu_3032_p2 ^ 1'd1);

assign not_or_cond19_i_demo_fu_3098_p2 = (tmp_61_12_i_fu_3068_p2 | tmp_59_13_i_fu_3062_p2);

assign not_or_cond19_i_fu_3104_p2 = (not_or_cond19_i_demo_fu_3098_p2 ^ 1'd1);

assign not_or_cond20_i_fu_3263_p2 = (or_cond20_i_reg_4820 ^ 1'd1);

assign not_or_cond5_i_fu_3298_p2 = (or_cond5_i_reg_4728 ^ 1'd1);

assign not_or_cond6_i_demor_fu_3322_p2 = (tmp_61_1_i_reg_4739 | tmp_59_1_not_i_reg_4734);

assign not_or_cond6_i_fu_3326_p2 = (not_or_cond6_i_demor_fu_3322_p2 ^ 1'd1);

assign not_or_cond7_i_demor_fu_3363_p2 = (tmp_61_2_i_reg_4754 | tmp_59_2_not_i_reg_4749);

assign not_or_cond7_i_fu_3367_p2 = (not_or_cond7_i_demor_fu_3363_p2 ^ 1'd1);

assign not_or_cond8_i_demor_fu_3392_p2 = (tmp_61_3_i_reg_4769 | tmp_59_3_not_i_reg_4764);

assign not_or_cond8_i_fu_3396_p2 = (not_or_cond8_i_demor_fu_3392_p2 ^ 1'd1);

assign not_or_cond9_i_demor_fu_3433_p2 = (tmp_61_4_i_reg_4784 | tmp_59_4_not_i_reg_4779);

assign not_or_cond9_i_fu_3437_p2 = (not_or_cond9_i_demor_fu_3433_p2 ^ 1'd1);

assign or_cond10_i_fu_2592_p2 = (tmp_61_5_i_fu_2586_p2 | tmp_59_5_not_i_fu_2580_p2);

assign or_cond11_i_fu_2610_p2 = (tmp_61_6_i_fu_2604_p2 | tmp_59_6_not_i_fu_2598_p2);

assign or_cond12_i_fu_2702_p2 = (tmp_61_7_i_fu_2696_p2 | tmp_59_7_not_i_fu_2690_p2);

assign or_cond13_i_fu_2740_p2 = (tmp_61_7_i_fu_2696_p2 | tmp_59_8_i_fu_2734_p2);

assign or_cond14_i_fu_2796_p2 = (tmp_61_9_i_fu_2790_p2 | tmp_59_9_i_fu_2784_p2);

assign or_cond15_i_fu_2846_p2 = (tmp_61_i_48_fu_2840_p2 | tmp_59_i_fu_2834_p2);

assign or_cond16_i_fu_2908_p2 = (tmp_61_8_i_fu_2902_p2 | tmp_59_10_i_fu_2896_p2);

assign or_cond17_i_fu_2958_p2 = (tmp_61_10_i_fu_2952_p2 | tmp_59_11_i_fu_2946_p2);

assign or_cond18_i_fu_3020_p2 = (tmp_61_11_i_fu_3014_p2 | tmp_59_12_i_fu_3008_p2);

assign or_cond19_i_fu_3074_p2 = (tmp_61_12_i_fu_3068_p2 | tmp_59_13_i_fu_3062_p2);

assign or_cond1_i_fu_1336_p2 = (tmp_3_i_fu_1330_p2 & tmp_2_i_fu_1325_p2);

assign or_cond20_i_fu_3130_p2 = (tmp_61_i_fu_2496_p2 | tmp_59_14_i_fu_3124_p2);

assign or_cond4_i_fu_1435_p2 = (icmp_reg_4568 | icmp2_fu_1429_p2);

assign or_cond5_i_fu_2502_p2 = (tmp_61_i_fu_2496_p2 | tmp_59_0_not_i_fu_2490_p2);

assign or_cond6_i_fu_2520_p2 = (tmp_61_1_i_fu_2514_p2 | tmp_59_1_not_i_fu_2508_p2);

assign or_cond7_i_fu_2538_p2 = (tmp_61_2_i_fu_2532_p2 | tmp_59_2_not_i_fu_2526_p2);

assign or_cond8_i_fu_2556_p2 = (tmp_61_3_i_fu_2550_p2 | tmp_59_3_not_i_fu_2544_p2);

assign or_cond9_i_fu_2574_p2 = (tmp_61_4_i_fu_2568_p2 | tmp_59_4_not_i_fu_2562_p2);

assign or_cond_i_fu_1380_p2 = (tmp_6_i_fu_1375_p2 & tmp_2_i_reg_4554);

assign p_iscorner_0_i_10_i_fu_3373_p2 = (tmp_63_11_i_fu_3351_p2 & not_or_cond7_i_fu_3367_p2);

assign p_iscorner_0_i_11_i_fu_3402_p2 = (tmp_63_12_i_fu_3386_p2 & not_or_cond8_i_fu_3396_p2);

assign p_iscorner_0_i_12_i_fu_3443_p2 = (tmp_63_13_i_fu_3421_p2 & not_or_cond9_i_fu_3437_p2);

assign p_iscorner_0_i_13_i_fu_3472_p2 = (tmp_63_14_i_fu_3456_p2 & not_or_cond10_i_fu_3466_p2);

assign p_iscorner_0_i_14_i_fu_3503_p2 = (tmp_63_15_i_fu_3491_p2 & not_or_cond11_i_reg_4826);

assign p_iscorner_0_i_15_i_fu_3518_p2 = (tmp_63_16_i1_fu_3508_p2 & tmp4_fu_3514_p2);

assign p_iscorner_0_i_1_i_fu_2932_p2 = (tmp_63_1_i_fu_2914_p2 & not_or_cond16_i_fu_2926_p2);

assign p_iscorner_0_i_2_i_fu_2994_p2 = (tmp_63_2_i_fu_2970_p2 & not_or_cond17_i_fu_2988_p2);

assign p_iscorner_0_i_3_i_fu_3044_p2 = (tmp_63_3_i_fu_3026_p2 & not_or_cond18_i_fu_3038_p2);

assign p_iscorner_0_i_4_i_fu_3110_p2 = (tmp_63_4_i_fu_3086_p2 & not_or_cond19_i_fu_3104_p2);

assign p_iscorner_0_i_5_i_fu_3268_p2 = (tmp_63_5_i_fu_3258_p2 & not_or_cond20_i_fu_3263_p2);

assign p_iscorner_0_i_6_i_fu_3303_p2 = (tmp_63_6_i_fu_3286_p2 & not_or_cond5_i_fu_3298_p2);

assign p_iscorner_0_i_7_i_fu_3332_p2 = (tmp_63_10_i_fu_3316_p2 & not_or_cond6_i_fu_3326_p2);

assign p_iscorner_0_i_8_i_fu_2770_p2 = (tmp_63_8_i_fu_2752_p2 & not_or_cond13_i_fu_2764_p2);

assign p_iscorner_0_i_9_i_fu_2820_p2 = (tmp_63_9_i_fu_2802_p2 & not_or_cond14_i_fu_2814_p2);

assign p_iscorner_0_i_i_fu_2882_p2 = (tmp_63_i_fu_2858_p2 & not_or_cond15_i_fu_2876_p2);

assign p_mask_data_stream_V_din = ((tmp_7_fu_4114_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign phitmp1_cast_i_cast_s_fu_2668_p3 = ((or_cond11_i_fu_2610_p2[0:0] === 1'b1) ? 4'd2 : 4'd3);

assign phitmp1_i_i_1_i_fu_1964_p3 = ((tmp_60_1_i_fu_1954_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_2_i_fu_2048_p3 = ((tmp_60_2_i_fu_2038_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_3_i_fu_2132_p3 = ((tmp_60_3_i_fu_2122_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_4_i_fu_2216_p3 = ((tmp_60_4_i_fu_2206_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_5_i_fu_2300_p3 = ((tmp_60_5_i_fu_2290_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_6_i_fu_2384_p3 = ((tmp_60_6_i_fu_2374_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_7_i_fu_2468_p3 = ((tmp_60_7_i_fu_2458_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_i_fu_1880_p3 = ((tmp_60_i_fu_1870_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp2_i_fu_2758_p2 = (count_1_i_7_i_fu_2726_p3 + 4'd2);

assign phitmp3_i_fu_2864_p2 = (count_1_i_9_i_fu_2826_p3 + 4'd2);

assign phitmp41_op_cast_i_c_fu_2646_p3 = ((or_cond9_i_fu_2574_p2[0:0] === 1'b1) ? 4'd4 : 4'd5);

assign phitmp42_op_op_cast_s_fu_2624_p3 = ((or_cond7_i_fu_2538_p2[0:0] === 1'b1) ? 4'd6 : 4'd7);

assign phitmp4_i_fu_2976_p2 = (count_1_i_1_i_fu_2938_p3 + 4'd2);

assign phitmp5_i_fu_3092_p2 = (count_1_i_3_cast_i_fu_3058_p1 + 5'd2);

assign phitmp6_i_fu_3292_p2 = (count_1_i_5_i_fu_3274_p3 + 5'd2);

assign phitmp7_i_fu_3357_p2 = (count_1_i_11_i_fu_3338_p3 + 5'd2);

assign phitmp8_i_fu_3427_p2 = (count_1_i_13_i_fu_3408_p3 + 5'd2);

assign phitmp9_i_fu_3497_p2 = (count_1_i_15_i_fu_3478_p3 + 5'd2);

assign phitmp_i_fu_3976_p2 = ($signed(16'd65535) + $signed(tmp_29_reg_5007));

assign phitmp_i_i_1_i_fu_1932_p3 = ((tmp_54_1_i_fu_1922_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_2_i_fu_2016_p3 = ((tmp_54_2_i_fu_2006_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_3_i_fu_2100_p3 = ((tmp_54_3_i_fu_2090_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_4_i_fu_2184_p3 = ((tmp_54_4_i_fu_2174_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_5_i_fu_2268_p3 = ((tmp_54_5_i_fu_2258_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_6_i_fu_2352_p3 = ((tmp_54_6_i_fu_2342_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_7_i_fu_2436_p3 = ((tmp_54_7_i_fu_2426_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_i_fu_1848_p3 = ((tmp_54_i_fu_1838_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign r_V_1_i_fu_1906_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_i_46_fu_1902_p1);

assign r_V_2_i_fu_1990_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_8_i_fu_1986_p1);

assign r_V_3_i_fu_2074_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_3_i_fu_2070_p1);

assign r_V_4_i_fu_2158_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_4_i_fu_2154_p1);

assign r_V_5_i_fu_2242_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_5_i_fu_2238_p1);

assign r_V_6_1_i_fu_1916_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_1_1_i_fu_1912_p1);

assign r_V_6_2_i_fu_2000_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_1_2_i_fu_1996_p1);

assign r_V_6_3_i_fu_2084_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_1_3_i_fu_2080_p1);

assign r_V_6_4_i_fu_2168_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_1_4_i_fu_2164_p1);

assign r_V_6_5_i_fu_2252_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_1_5_i_fu_2248_p1);

assign r_V_6_6_i_fu_2336_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_1_6_i_fu_2332_p1);

assign r_V_6_7_i_fu_2420_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_1_7_i_fu_2416_p1);

assign r_V_6_i_fu_1832_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_1_i_fu_1828_p1);

assign r_V_8_i_fu_2410_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_7_i_fu_2406_p1);

assign r_V_fu_1304_p2 = (9'd0 - rhs_V_fu_1300_p1);

assign r_V_i_47_fu_2326_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_6_i_fu_2322_p1);

assign r_V_i_fu_1822_p2 = (lhs_V_i_fu_1814_p1 - rhs_V_i_fu_1818_p1);

assign rhs_V_1_1_i_fu_1912_p1 = win_val_6_V_2_fu_294;

assign rhs_V_1_2_i_fu_1996_p1 = win_val_5_V_1_fu_270;

assign rhs_V_1_3_i_fu_2080_p1 = win_val_4_V_0_fu_242;

assign rhs_V_1_4_i_fu_2164_p1 = win_val_3_V_0_fu_214;

assign rhs_V_1_5_i_fu_2248_p1 = win_val_2_V_0_fu_186;

assign rhs_V_1_6_i_fu_2332_p1 = win_val_1_V_1_fu_162;

assign rhs_V_1_7_i_fu_2416_p1 = win_val_0_V_2_fu_142;

assign rhs_V_1_i_fu_1828_p1 = win_val_6_V_2_1_fu_298;

assign rhs_V_3_i_fu_2070_p1 = win_val_2_V_5_fu_210;

assign rhs_V_4_i_fu_2154_p1 = win_val_3_V_5_fu_238;

assign rhs_V_5_i_fu_2238_p1 = win_val_4_V_5_fu_266;

assign rhs_V_6_i_fu_2322_p1 = win_val_5_V_4_fu_286;

assign rhs_V_7_i_fu_2406_p1 = win_val_6_V_3_fu_302;

assign rhs_V_8_i_fu_1986_p1 = win_val_1_V_4_fu_178;

assign rhs_V_fu_1300_p1 = p_threshold_dout;

assign rhs_V_i_46_fu_1902_p1 = win_val_0_V_3_fu_150;

assign rhs_V_i_fu_1818_p1 = win_val_0_V_2_1_fu_146;

assign tmp10_fu_3166_p2 = (p_iscorner_0_i_2_i_fu_2994_p2 | p_iscorner_0_i_1_i_fu_2932_p2);

assign tmp11_fu_3172_p2 = (p_iscorner_0_i_4_i_fu_3110_p2 | p_iscorner_0_i_3_i_fu_3044_p2);

assign tmp12_fu_3575_p2 = (tmp16_fu_3569_p2 | tmp13_fu_3545_p2);

assign tmp13_fu_3545_p2 = (tmp15_fu_3539_p2 | tmp14_fu_3533_p2);

assign tmp14_fu_3533_p2 = (p_iscorner_0_i_6_i_fu_3303_p2 | p_iscorner_0_i_5_i_fu_3268_p2);

assign tmp15_fu_3539_p2 = (p_iscorner_0_i_7_i_fu_3332_p2 | p_iscorner_0_i_10_i_fu_3373_p2);

assign tmp16_fu_3569_p2 = (tmp18_fu_3563_p2 | tmp17_fu_3551_p2);

assign tmp17_fu_3551_p2 = (p_iscorner_0_i_12_i_fu_3443_p2 | p_iscorner_0_i_11_i_fu_3402_p2);

assign tmp18_fu_3563_p2 = (tmp19_fu_3557_p2 | p_iscorner_0_i_13_i_fu_3472_p2);

assign tmp19_fu_3557_p2 = (p_iscorner_0_i_15_i_fu_3518_p2 | p_iscorner_0_i_14_i_fu_3503_p2);

assign tmp20_fu_4078_p2 = (tmp22_fu_4073_p2 & tmp21_fu_4062_p2);

assign tmp21_fu_4062_p2 = (tmp_4_i_reg_4563 & tmp_13_i_fu_4008_p2);

assign tmp22_fu_4073_p2 = (tmp_14_i_reg_4639_pp0_iter7_reg & tmp23_fu_4067_p2);

assign tmp23_fu_4067_p2 = (tmp_105_i_fu_4014_p2 & tmp_105_1_i_fu_4020_p2);

assign tmp24_fu_4108_p2 = (tmp27_fu_4102_p2 & tmp25_fu_4090_p2);

assign tmp25_fu_4090_p2 = (tmp_105_2_i_fu_4026_p2 & tmp26_fu_4084_p2);

assign tmp26_fu_4084_p2 = (tmp_108_i_fu_4032_p2 & tmp_108_1_i_fu_4038_p2);

assign tmp27_fu_4102_p2 = (tmp_108_2_i_fu_4044_p2 & tmp28_fu_4096_p2);

assign tmp28_fu_4096_p2 = (tmp_24_i_fu_4056_p2 & tmp_23_i_fu_4050_p2);

assign tmp4_fu_3514_p2 = (not_or_cond12_i_reg_4809 & not_or_cond11_i_reg_4826);

assign tmp5_fu_3528_p2 = (tmp9_fu_3524_p2 | tmp6_reg_4832);

assign tmp6_fu_3160_p2 = (tmp8_fu_3154_p2 | tmp7_fu_3148_p2);

assign tmp7_fu_3148_p2 = (p_iscorner_0_i_8_i_fu_2770_p2 | iscorner_2_i_7_i_fu_2720_p2);

assign tmp8_fu_3154_p2 = (p_iscorner_0_i_i_fu_2882_p2 | p_iscorner_0_i_9_i_fu_2820_p2);

assign tmp9_fu_3524_p2 = (tmp11_reg_4842 | tmp10_reg_4837);

assign tmp_105_1_i_fu_4020_p2 = (($signed(core_win_val_1_V_1_fu_126) > $signed(core_win_val_0_V_1_fu_134)) ? 1'b1 : 1'b0);

assign tmp_105_2_i_fu_4026_p2 = (($signed(core_win_val_1_V_1_fu_126) > $signed(core_buf_val_0_V_q0)) ? 1'b1 : 1'b0);

assign tmp_105_i_fu_4014_p2 = (($signed(core_win_val_1_V_1_fu_126) > $signed(core_win_val_0_V_0_fu_138)) ? 1'b1 : 1'b0);

assign tmp_108_1_i_fu_4038_p2 = (($signed(core_win_val_1_V_1_fu_126) > $signed(core_win_val_2_V_1_fu_118)) ? 1'b1 : 1'b0);

assign tmp_108_2_i_fu_4044_p2 = (($signed(core_win_val_1_V_1_fu_126) > $signed(core_win_val_2_V_2_fu_4000_p3)) ? 1'b1 : 1'b0);

assign tmp_108_i_fu_4032_p2 = (($signed(core_win_val_1_V_1_fu_126) > $signed(core_win_val_2_V_0_fu_122)) ? 1'b1 : 1'b0);

assign tmp_10_fu_1972_p2 = (tmp_62_1_i_fu_1959_p2 | tmp_60_1_i_fu_1954_p2);

assign tmp_10_i_fu_1407_p2 = (tmp_9_i_fu_1401_p2 & tmp_6_i_fu_1375_p2);

assign tmp_11_fu_2024_p2 = (tmp_55_2_i_fu_2011_p2 | tmp_54_2_i_fu_2006_p2);

assign tmp_12_fu_2056_p2 = (tmp_62_2_i_fu_2043_p2 | tmp_60_2_i_fu_2038_p2);

assign tmp_12_i_max_int_s_fu_1277_y = (32'd0 - b0_2_7_i_min_int_s_fu_892_ap_return);

assign tmp_13_fu_2108_p2 = (tmp_55_3_i_fu_2095_p2 | tmp_54_3_i_fu_2090_p2);

assign tmp_13_i_fu_4008_p2 = ((core_win_val_1_V_1_fu_126 != 16'd0) ? 1'b1 : 1'b0);

assign tmp_14_fu_2140_p2 = (tmp_62_3_i_fu_2127_p2 | tmp_60_3_i_fu_2122_p2);

assign tmp_14_i_fu_1413_p2 = ((t_V_3_reg_521 > 32'd6) ? 1'b1 : 1'b0);

assign tmp_15_fu_2192_p2 = (tmp_55_4_i_fu_2179_p2 | tmp_54_4_i_fu_2174_p2);

assign tmp_16_fu_2224_p2 = (tmp_62_4_i_fu_2211_p2 | tmp_60_4_i_fu_2206_p2);

assign tmp_17_fu_2276_p2 = (tmp_55_5_i_fu_2263_p2 | tmp_54_5_i_fu_2258_p2);

assign tmp_18_fu_2308_p2 = (tmp_62_5_i_fu_2295_p2 | tmp_60_5_i_fu_2290_p2);

assign tmp_19_fu_2360_p2 = (tmp_55_6_i_fu_2347_p2 | tmp_54_6_i_fu_2342_p2);

assign tmp_19_i_fu_2632_p2 = (or_cond7_i_fu_2538_p2 | or_cond6_i_fu_2520_p2);

assign tmp_1_i_fu_1290_p2 = (p_src_rows_V_dout + 32'd4);

assign tmp_20_fu_2392_p2 = (tmp_62_6_i_fu_2379_p2 | tmp_60_6_i_fu_2374_p2);

assign tmp_20_i_fu_2654_p2 = (or_cond9_i_fu_2574_p2 | or_cond8_i_fu_2556_p2);

assign tmp_21_fu_2444_p2 = (tmp_55_7_i_fu_2431_p2 | tmp_54_7_i_fu_2426_p2);

assign tmp_21_i_fu_2676_p2 = (or_cond11_i_fu_2610_p2 | or_cond10_i_fu_2592_p2);

assign tmp_22_fu_2476_p2 = (tmp_62_7_i_fu_2463_p2 | tmp_60_7_i_fu_2458_p2);

assign tmp_23_i_fu_4050_p2 = (($signed(core_win_val_1_V_1_fu_126) > $signed(core_win_val_1_V_0_fu_130)) ? 1'b1 : 1'b0);

assign tmp_24_i_fu_4056_p2 = (($signed(core_win_val_1_V_1_fu_126) > $signed(core_buf_val_1_V_q0)) ? 1'b1 : 1'b0);

assign tmp_29_fu_3972_p1 = tmp_12_i_max_int_s_fu_1277_ap_return[15:0];

assign tmp_2_i_fu_1325_p2 = ((t_V_reg_510 < rows_reg_4475) ? 1'b1 : 1'b0);

assign tmp_30_fu_1419_p4 = {{t_V_3_reg_521[31:2]}};

assign tmp_3_i_fu_1330_p2 = ((t_V_reg_510 > 32'd5) ? 1'b1 : 1'b0);

assign tmp_4_i_fu_1342_p2 = ((t_V_reg_510 > 32'd6) ? 1'b1 : 1'b0);

assign tmp_54_1_i_fu_1922_p2 = (($signed(r_V_1_i_fu_1906_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_54_2_i_fu_2006_p2 = (($signed(r_V_2_i_fu_1990_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_54_3_i_fu_2090_p2 = (($signed(r_V_3_i_fu_2074_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_54_4_i_fu_2174_p2 = (($signed(r_V_4_i_fu_2158_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_54_5_i_fu_2258_p2 = (($signed(r_V_5_i_fu_2242_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_54_6_i_fu_2342_p2 = (($signed(r_V_i_47_fu_2326_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_54_7_i_fu_2426_p2 = (($signed(r_V_8_i_fu_2410_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_54_i_fu_1838_p2 = (($signed(r_V_i_fu_1822_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_55_1_i_fu_1927_p2 = (($signed(r_V_1_i_fu_1906_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_55_2_i_fu_2011_p2 = (($signed(r_V_2_i_fu_1990_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_55_3_i_fu_2095_p2 = (($signed(r_V_3_i_fu_2074_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_55_4_i_fu_2179_p2 = (($signed(r_V_4_i_fu_2158_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_55_5_i_fu_2263_p2 = (($signed(r_V_5_i_fu_2242_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_55_6_i_fu_2347_p2 = (($signed(r_V_i_47_fu_2326_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_55_7_i_fu_2431_p2 = (($signed(r_V_8_i_fu_2410_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_55_i_fu_1843_p2 = (($signed(r_V_i_fu_1822_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_59_0_not_i_fu_2490_p2 = ((flag_val_V_assign_lo_fu_1862_p3 != flag_val_V_assign_lo_2_fu_1946_p3) ? 1'b1 : 1'b0);

assign tmp_59_10_i_fu_2896_p2 = ((flag_val_V_assign_lo_7_fu_2146_p3 != flag_val_V_assign_lo_9_fu_2230_p3) ? 1'b1 : 1'b0);

assign tmp_59_11_i_fu_2946_p2 = ((flag_val_V_assign_lo_9_fu_2230_p3 != flag_val_V_assign_lo_10_fu_2314_p3) ? 1'b1 : 1'b0);

assign tmp_59_12_i_fu_3008_p2 = ((flag_val_V_assign_lo_10_fu_2314_p3 != flag_val_V_assign_lo_12_fu_2398_p3) ? 1'b1 : 1'b0);

assign tmp_59_13_i_fu_3062_p2 = ((flag_val_V_assign_lo_12_fu_2398_p3 != flag_val_V_assign_lo_14_fu_2482_p3) ? 1'b1 : 1'b0);

assign tmp_59_14_i_fu_3124_p2 = ((flag_val_V_assign_lo_14_fu_2482_p3 != flag_val_V_assign_lo_fu_1862_p3) ? 1'b1 : 1'b0);

assign tmp_59_1_not_i_fu_2508_p2 = ((flag_val_V_assign_lo_2_fu_1946_p3 != flag_val_V_assign_lo_4_fu_2030_p3) ? 1'b1 : 1'b0);

assign tmp_59_2_not_i_fu_2526_p2 = ((flag_val_V_assign_lo_4_fu_2030_p3 != flag_val_V_assign_lo_6_fu_2114_p3) ? 1'b1 : 1'b0);

assign tmp_59_3_not_i_fu_2544_p2 = ((flag_val_V_assign_lo_6_fu_2114_p3 != flag_val_V_assign_lo_8_fu_2198_p3) ? 1'b1 : 1'b0);

assign tmp_59_4_not_i_fu_2562_p2 = ((flag_val_V_assign_lo_8_fu_2198_p3 != flag_val_V_assign_lo_15_fu_2282_p3) ? 1'b1 : 1'b0);

assign tmp_59_5_not_i_fu_2580_p2 = ((flag_val_V_assign_lo_15_fu_2282_p3 != flag_val_V_assign_lo_11_fu_2366_p3) ? 1'b1 : 1'b0);

assign tmp_59_6_not_i_fu_2598_p2 = ((flag_val_V_assign_lo_11_fu_2366_p3 != flag_val_V_assign_lo_13_fu_2450_p3) ? 1'b1 : 1'b0);

assign tmp_59_7_not_i_fu_2690_p2 = ((flag_val_V_assign_lo_13_fu_2450_p3 != flag_val_V_assign_lo_1_fu_1894_p3) ? 1'b1 : 1'b0);

assign tmp_59_8_i_fu_2734_p2 = ((flag_val_V_assign_lo_1_fu_1894_p3 != flag_val_V_assign_lo_3_fu_1978_p3) ? 1'b1 : 1'b0);

assign tmp_59_9_i_fu_2784_p2 = ((flag_val_V_assign_lo_3_fu_1978_p3 != flag_val_V_assign_lo_5_fu_2062_p3) ? 1'b1 : 1'b0);

assign tmp_59_i_fu_2834_p2 = ((flag_val_V_assign_lo_5_fu_2062_p3 != flag_val_V_assign_lo_7_fu_2146_p3) ? 1'b1 : 1'b0);

assign tmp_60_1_i_fu_1954_p2 = (($signed(r_V_6_1_i_fu_1916_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_60_2_i_fu_2038_p2 = (($signed(r_V_6_2_i_fu_2000_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_60_3_i_fu_2122_p2 = (($signed(r_V_6_3_i_fu_2084_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_60_4_i_fu_2206_p2 = (($signed(r_V_6_4_i_fu_2168_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_60_5_i_fu_2290_p2 = (($signed(r_V_6_5_i_fu_2252_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_60_6_i_fu_2374_p2 = (($signed(r_V_6_6_i_fu_2336_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_60_7_i_fu_2458_p2 = (($signed(r_V_6_7_i_fu_2420_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_60_i_fu_1870_p2 = (($signed(r_V_6_i_fu_1832_p2) > $signed(rhs_V_reg_4500)) ? 1'b1 : 1'b0);

assign tmp_61_10_i_fu_2952_p2 = ((flag_val_V_assign_lo_9_fu_2230_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_11_i_fu_3014_p2 = ((flag_val_V_assign_lo_10_fu_2314_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_12_i_fu_3068_p2 = ((flag_val_V_assign_lo_12_fu_2398_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_1_i_fu_2514_p2 = ((flag_val_V_assign_lo_2_fu_1946_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_2_i_fu_2532_p2 = ((flag_val_V_assign_lo_4_fu_2030_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_3_i_fu_2550_p2 = ((flag_val_V_assign_lo_6_fu_2114_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_4_i_fu_2568_p2 = ((flag_val_V_assign_lo_8_fu_2198_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_5_i_fu_2586_p2 = ((flag_val_V_assign_lo_15_fu_2282_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_6_i_fu_2604_p2 = ((flag_val_V_assign_lo_11_fu_2366_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_7_i_fu_2696_p2 = ((flag_val_V_assign_lo_1_fu_1894_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_8_i_fu_2902_p2 = ((flag_val_V_assign_lo_7_fu_2146_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_9_i_fu_2790_p2 = ((flag_val_V_assign_lo_3_fu_1978_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_i_48_fu_2840_p2 = ((flag_val_V_assign_lo_5_fu_2062_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_61_i_fu_2496_p2 = ((flag_val_V_assign_lo_fu_1862_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_62_1_i_fu_1959_p2 = (($signed(r_V_6_1_i_fu_1916_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_62_2_i_fu_2043_p2 = (($signed(r_V_6_2_i_fu_2000_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_62_3_i_fu_2127_p2 = (($signed(r_V_6_3_i_fu_2084_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_62_4_i_fu_2211_p2 = (($signed(r_V_6_4_i_fu_2168_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_62_5_i_fu_2295_p2 = (($signed(r_V_6_5_i_fu_2252_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_62_6_i_fu_2379_p2 = (($signed(r_V_6_6_i_fu_2336_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_62_7_i_fu_2463_p2 = (($signed(r_V_6_7_i_fu_2420_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_62_i_fu_1875_p2 = (($signed(r_V_6_i_fu_1832_p2) < $signed(r_V_reg_4520)) ? 1'b1 : 1'b0);

assign tmp_63_10_i_fu_3316_p2 = ((count_1_i_10_i_fu_3309_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_63_11_i_fu_3351_p2 = ((count_4_i_fu_3345_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_63_12_i_fu_3386_p2 = ((count_1_i_12_i_fu_3379_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_63_13_i_fu_3421_p2 = ((count_5_i_fu_3415_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_63_14_i_fu_3456_p2 = ((count_1_i_14_i_fu_3449_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_63_15_i_fu_3491_p2 = ((count_6_i_fu_3485_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_63_16_i1_fu_3508_p2 = ((phitmp9_i_fu_3497_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_63_1_i_fu_2914_p2 = ((count_1_i_i_fu_2888_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_63_2_i_fu_2970_p2 = ((count_1_i_fu_2964_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_63_3_i_fu_3026_p2 = ((count_1_i_2_i_fu_3000_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_63_4_i_fu_3086_p2 = ((count_2_i_fu_3080_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_63_5_i_fu_3258_p2 = ((count_1_i_4_i_reg_4814 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_63_6_i_fu_3286_p2 = ((count_3_i_fu_3280_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_63_7_i_fu_2708_p2 = ((count_1_i_6_i_fu_2682_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_63_8_i_fu_2752_p2 = ((count_8_i_fu_2746_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_63_9_i_fu_2802_p2 = ((count_1_i_8_i_fu_2776_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_63_i_fu_2858_p2 = ((count_i_fu_2852_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_6_i_fu_1375_p2 = ((t_V_3_reg_521 < cols_reg_4480) ? 1'b1 : 1'b0);

assign tmp_7_fu_4114_p2 = (tmp24_fu_4108_p2 & tmp20_fu_4078_p2);

assign tmp_7_i_fu_1385_p1 = t_V_3_reg_521;

assign tmp_8_fu_1888_p2 = (tmp_62_i_fu_1875_p2 | tmp_60_i_fu_1870_p2);

assign tmp_8_i_fu_1395_p1 = t_V_3_reg_521;

assign tmp_9_fu_1856_p2 = (tmp_55_i_fu_1843_p2 | tmp_54_i_fu_1838_p2);

assign tmp_9_i_fu_1401_p2 = ((t_V_3_reg_521 > 32'd5) ? 1'b1 : 1'b0);

assign tmp_fu_1348_p4 = {{t_V_reg_510[31:2]}};

assign tmp_i_fu_1284_p2 = (p_src_cols_V_dout + 32'd4);

assign tmp_s_fu_1940_p2 = (tmp_55_1_i_fu_1927_p2 | tmp_54_1_i_fu_1922_p2);

always @ (posedge ap_clk) begin
    a0_reg_4495[31:8] <= 24'b000000000000000000000000;
    rhs_V_reg_4500[8] <= 1'b0;
end

endmodule //FAST_t_opr
