-- EDUARDO A. MARRAS DE SOUZA RA: 20078408
-- BIANCA A. ANDRADE RA: 21007245
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.NUMERIC_STD.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY REG IS
PORT (  D : IN  STD_LOGIC_VECTOR(7 DOWNTO 0) ;
RESETN, CLOCK : IN  STD_LOGIC ;
Q  : OUT  STD_LOGIC_VECTOR(7 DOWNTO 0) ) ;
END REG ;

ARCHITECTURE LOGIC OF REG IS
BEGIN
PROCESS ( RESETN, CLOCK )
BEGIN
IF RESETN = '0' THEN
Q <= "00000000" ;
ELSIF CLOCK'EVENT AND CLOCK = '1' THEN
Q <= D ;
END IF ;
END PROCESS ;
END LOGIC ;