/* ENC28J60 Stand-alone Ethernet Controller with SPI
 *
 */
#include <stdio.h>
#ifndef _ENC28J60_
#define _ENC28J60_

/* Any Bank Registers */
#define REG_EIE   (0x1B)
#define REG_EIR   (0x1C)
#define REG_ESTAT (0x1D)
#define REG_ECON2 (0x1E)
#define REG_ECON1 (0x1F)

/* Register Encoding
 * Nibble 2  : Bank number
 * Nibble 1-0: Register address
 */

/* Bank 0 Registers */
#define REG_ERDPTL   (0x0000)
#define REG_ERDPTH   (0x0001)
#define REG_EWRPTL   (0x0002)
#define REG_EWRPTH   (0x0003)
#define REG_ETXSTL   (0x0004)
#define REG_ETXSTH   (0x0005)
#define REG_ETXNDL   (0x0006)
#define REG_ETXNDH   (0x0007)
#define REG_ERXSTL   (0x0008)
#define REG_ERXSTH   (0x0009)
#define REG_ERXNDL   (0x000A)
#define REG_ERXNDH   (0x000B)
#define REG_ERXRDPTL (0x000C)
#define REG_ERXRDPTH (0x000D)
#define REG_ERXWRPTL (0x000E)
#define REG_ERXWRPTH (0x000F)
#define REG_EDMASTL  (0x0010)
#define REG_EDMASTH  (0x0011)
#define REG_EDMANDL  (0x0012)
#define REG_EDMANDH  (0x0013)
#define REG_EDMADSTL (0x0014)
#define REG_EDMADSTH (0x0015)
#define REG_EDMACSL  (0x0016)
#define REG_EDMACSH  (0x0017)

/* Bank 1 Registers */
#define REG_EHT0    (0x0100)
#define REG_EHT1    (0x0101)
#define REG_EHT2    (0x0102)
#define REG_EHT3    (0x0103)
#define REG_EHT4    (0x0104)
#define REG_EHT5    (0x0105)
#define REG_EHT6    (0x0106)
#define REG_EHT7    (0x0107)
#define REG_EPMM0   (0x0108)
#define REG_EPMM1   (0x0109)
#define REG_EPMM2   (0x010A)
#define REG_EPMM3   (0x010B)
#define REG_EPMM4   (0x010C)
#define REG_EPMM5   (0x010D)
#define REG_EPMM6   (0x010E)
#define REG_EPMM7   (0x010F)
#define REG_EPMCSL  (0x0110)
#define REG_EPMCSH  (0x0111)
#define REG_EPMOL   (0x0114)
#define REG_EPMOH   (0x0115)
#define REG_EWOLIE  (0x0116)
#define REG_EWOLIR  (0x0117)
#define REG_ERXFCON (0x0118)
#define REG_EPKTCNT (0x0119)

/* Bank 2 Registers */
#define REG_MACON1   (0x0200)
#define REG_MACON2   (0x0201)
#define REG_MACON3   (0x0202)
#define REG_MACON4   (0x0203)
#define REG_MABBIPG  (0x0204)
#define REG_MAIPGL   (0x0206)
#define REG_MAIPGH   (0x0207)
#define REG_MACLCON1 (0x0208)
#define REG_MACLCON2 (0x0209)
#define REG_MAMXFLL  (0x020A)
#define REG_MAMXFLH  (0x020B)
#define REG_MAPHSUP  (0x020D)
#define REG_MICON    (0x0211)
#define REG_MICMD    (0x0212)
#define REG_MIREGADR (0x0214)
#define REG_MIWRL    (0x0216)
#define REG_MIWRH    (0x0217)
#define REG_MIRDL    (0x0218)
#define REG_MIRDH    (0x0219)

/* Bank 3 Registers */
#define REG_MAADR1   (0x0300)
#define REG_MAADR0   (0x0301)
#define REG_MAADR3   (0x0302)
#define REG_MAADR2   (0x0303)
#define REG_MAADR5   (0x0304)
#define REG_MAADR4   (0x0305)
#define REG_EBSTSD   (0x0306)
#define REG_EBSTCON  (0x0307)
#define REG_EBSTCSL  (0x0308)
#define REG_EBSTCSH  (0x0309)
#define REG_MISTAT   (0x030A)
#define REG_EREVID   (0x0312)
#define REG_ECOCON   (0x0315)
#define REG_EFLOCON  (0x0317)
#define REG_EPAUSL   (0x0318)
#define REG_EPAUSH   (0x0319)

/* PHY Registers */
#define PHY_PHCON1  (0x00)
#define PHY_PHSTAT1 (0x01)
#define PHY_PHID1   (0x02)
#define PHY_PHID2   (0x03)
#define PHY_PHCON2  (0x10)
#define PHY_PHSTAT2 (0x11)
#define PHY_PHIE    (0x12)
#define PHY_PHIR    (0x13)
#define PHY_PHLCON  (0x14)

/* SPI Instruction Opcodes */
#define  SPI_RCR (0x0)
#define  SPI_RBM (0x3A)
#define  SPI_WCR (0x2 << 5)
#define  SPI_WBM (0x7A)
#define  SPI_BFS (0x4 << 5)
#define  SPI_BFC (0x5 << 5)
#define  SPI_SR  (0xFF)

/* Significant value */
#define FULL_DUPLEX_MODE (0x15)
#define HALF_DUPLEX_MODE (0x12)
#define NBTB_MAIPGL      (0x12)
#define NBTB_MAIPGH      (0x0c)

/* Significant bits */
#define BIT_MICMD_MIIRD    (0x01)
#define BIT_MISTAT_BUSY    (0x01)
#define BIT_ESTAT_CLKRDY   (0x01)
#define BIT_PHCON2_HDLDIS  (0x01)
#define BIT_MACON1_MARXEN  (0x01)
#define BIT_MACON1_RXPAUS  (0x04)
#define BIT_MACON1_TXPAUS  (0x08)
#define BIT_MACON1_MARXEN  (0x01)
#define BIT_MACON2_MARST   (0x80)
#define BIT_MACON3_FULDPX  (0x01)
#define BIT_MACON3_TXCRCEN (0x10)
#define BIT_MACON3_PADCFG0 (0x20)
#define BIT_MACON3_FRMLNEN (0x02)
#define BIT_ERXFCON_UCEN   (0x80)
#define BIT_ERXFCON_CRCEN  (0x20)
#define BIT_ERXFCON_PMEN   (0x10)
#define BIT_ECON1_TXRST    (0x80)
#define BIT_ECON1_TXRTS    (0x08)
#define BIT_ECON1_RXEN     (0x04)
#define BIT_ECON2_AUTOINC  (0x80)
#define BIT_ECON2_PKTDEC   (0x40)
#define BIT_EIR_PKTIF      (0x40)
#define BIT_EIE_TXIE       (0x08)
#define BIT_EIE_PKTIE      (0x40)
#define BIT_EIE_INTIE      (0x80)
#define BIT_EIR_TXERIF     (0x02)
#define BIT_EIR_PKTIF      (0x40)
#define BIT_EIR_DMAIF      (0x20)
#define BIT_EIR_LINKIF     (0x10)
#define BIT_EIR_TXIF       (0x08)
#define BIT_EIR_WOLIF      (0x04)
#define BIT_EIR_TXERIF     (0x02)
#define BIT_EIR_RXERIF     (0x01)
#define BIT_ESTAT_TXABRT   (0x02)
#define BIT_ESTAT_LATECOL  (0x10)
#define BIT_PHCON1_PDPXMD (0x0100)

#endif /*_*/
