$date
	Sat Oct 22 20:04:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#273395
b101 !
1"
#273398
b101 &
b101 %
1$
#273399
0"
#273402
b10000 &
b10000 %
#273406
b1000 &
b1000 %
#273410
b100 &
b100 %
#273414
b10 &
b10 %
#273418
b1 &
b1 %
1#
#273422
b0 &
0#
b0 %
0$
#1251118
b1010 &
b1010 %
1$
b1010 !
1"
#1251119
0"
#1251122
b101 &
b101 %
#1251126
b10000 &
b10000 %
#1251130
b1000 &
b1000 %
#1251134
b100 &
b100 %
#1251138
b10 &
b10 %
#1251142
b1 &
1#
b1 %
#1251146
b0 &
b0 %
0#
0$
#2307917
b1001 !
1"
#2307918
b1001 &
b1001 %
1$
#2307919
0"
#2307922
b11100 &
b11100 %
#2307926
b1110 &
b1110 %
#2307930
b111 &
b111 %
#2307934
b10110 &
b10110 %
#2307938
b1011 &
b1011 %
#2307942
b100010 &
b100010 %
#2307946
b10001 &
b10001 %
#2307950
b110100 &
b110100 %
#2307954
b11010 &
b11010 %
#2307958
b1101 &
b1101 %
#2307962
b101000 &
b101000 %
#2307966
b10100 &
b10100 %
#2307970
b1010 &
b1010 %
#2307974
b101 &
b101 %
#2307978
b10000 &
b10000 %
#2307982
b1000 &
b1000 %
#2307986
b100 &
b100 %
#2307990
b10 &
b10 %
#2307994
b1 &
b1 %
1#
#2307998
b0 &
0#
b0 %
0$
#4500012
