{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 17:59:50 2021 " "Info: Processing started: Fri Oct 22 17:59:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnt12 -c cnt12 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cnt12 -c cnt12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg.v(28) " "Warning (10268): Verilog HDL information at seg.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg.v(38) " "Warning (10268): Verilog HDL information at seg.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cnt.v(13) " "Warning (10268): Verilog HDL information at cnt.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Info: Found entity 1: cnt" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divi.v(13) " "Warning (10268): Verilog HDL information at divi.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divi.v" { { "Info" "ISGN_ENTITY_NAME" "1 divi " "Info: Found entity 1: divi" {  } { { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt12.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt12.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt12 " "Info: Found entity 1: cnt12" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cnt12 " "Info: Elaborating entity \"cnt12\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divi divi:u1 " "Info: Elaborating entity \"divi\" for hierarchy \"divi:u1\"" {  } { { "cnt12.v" "u1" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:u2 " "Info: Elaborating entity \"cnt\" for hierarchy \"cnt:u2\"" {  } { { "cnt12.v" "u2" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "cq cnt.v(10) " "Warning (10855): Verilog HDL warning at cnt.v(10): initial value for variable cq should be constant" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt.v(35) " "Warning (10230): Verilog HDL assignment warning at cnt.v(35): truncated value with size 32 to match size of target (4)" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt.v(36) " "Warning (10230): Verilog HDL assignment warning at cnt.v(36): truncated value with size 32 to match size of target (4)" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:u3 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:u3\"" {  } { { "cnt12.v" "u3" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seg.v(49) " "Warning (10230): Verilog HDL assignment warning at seg.v(49): truncated value with size 32 to match size of target (2)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg.v(53) " "Warning (10270): Verilog HDL Case Statement warning at seg.v(53): incomplete case statement has no default case item" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 53 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg0 seg.v(52) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(52): inferring latch(es) for variable \"seg0\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg1 seg.v(52) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(52): inferring latch(es) for variable \"seg1\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[0\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[0\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[1\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[1\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[2\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[2\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[3\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[3\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[4\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[4\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[5\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[5\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[6\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[6\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[7\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[7\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[0\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[0\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[1\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[1\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[2\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[2\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[3\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[3\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[4\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[4\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[5\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[5\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[6\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[6\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[7\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[7\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "seg:u3\|seg1\[4\] seg:u3\|seg1\[1\] " "Info: Duplicate LATCH primitive \"seg:u3\|seg1\[4\]\" merged with LATCH primitive \"seg:u3\|seg1\[1\]\"" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "seg:u3\|seg1\[6\] seg:u3\|seg1\[1\] " "Info: Duplicate LATCH primitive \"seg:u3\|seg1\[6\]\" merged with LATCH primitive \"seg:u3\|seg1\[1\]\"" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "seg:u3\|seg1\[5\] seg:u3\|seg1\[1\] " "Info: Duplicate LATCH primitive \"seg:u3\|seg1\[5\]\" merged with LATCH primitive \"seg:u3\|seg1\[1\]\"" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[1\] " "Warning: Latch seg:u3\|seg0\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg1\[1\] " "Warning: Latch seg:u3\|seg1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[3\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[2\] " "Warning: Latch seg:u3\|seg0\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[3\] " "Warning: Latch seg:u3\|seg0\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[4\] " "Warning: Latch seg:u3\|seg0\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[5\] " "Warning: Latch seg:u3\|seg0\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[6\] " "Warning: Latch seg:u3\|seg0\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[7\] " "Warning: Latch seg:u3\|seg0\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dp GND " "Warning (13410): Pin \"dp\" is stuck at GND" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds\[0\] VCC " "Warning (13410): Pin \"ds\[0\]\" is stuck at VCC" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds\[1\] VCC " "Warning (13410): Pin \"ds\[1\]\" is stuck at VCC" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds\[2\] VCC " "Warning (13410): Pin \"ds\[2\]\" is stuck at VCC" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds\[3\] VCC " "Warning (13410): Pin \"ds\[3\]\" is stuck at VCC" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds\[4\] VCC " "Warning (13410): Pin \"ds\[4\]\" is stuck at VCC" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds\[5\] VCC " "Warning (13410): Pin \"ds\[5\]\" is stuck at VCC" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Äû±®/Desktop/cnt12/cnt12.map.smsg " "Info: Generated suppressed messages file C:/Users/Äû±®/Desktop/cnt12/cnt12.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preset\[0\] " "Warning (15610): No output dependent on input pin \"preset\[0\]\"" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preset\[1\] " "Warning (15610): No output dependent on input pin \"preset\[1\]\"" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preset\[2\] " "Warning (15610): No output dependent on input pin \"preset\[2\]\"" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preset\[3\] " "Warning (15610): No output dependent on input pin \"preset\[3\]\"" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Info: Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Info: Implemented 142 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 17:59:53 2021 " "Info: Processing ended: Fri Oct 22 17:59:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 17:59:55 2021 " "Info: Processing started: Fri Oct 22 17:59:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cnt12 -c cnt12 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cnt12 -c cnt12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cnt12 EP3C55F484I7 " "Info: Selected device EP3C55F484I7 for design \"cnt12\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C7 " "Info: Device EP3C16F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484I7 " "Info: Device EP3C16F484I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484A7 " "Info: Device EP3C16F484A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C7 " "Info: Device EP3C40F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484I7 " "Info: Device EP3C40F484I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484A7 " "Info: Device EP3C40F484A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C7 " "Info: Device EP3C55F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C7 " "Info: Device EP3C80F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484I7 " "Info: Device EP3C80F484I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C7 " "Info: Device EP3C120F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484I7 " "Info: Device EP3C120F484I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 25 " "Warning: No exact pin location assignment(s) for 1 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preset\[3\] " "Info: Pin preset\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { preset[3] } } } { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 4 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { preset[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[1\]\|combout " "Warning: Node \"u3\|seg0\[1\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg1\[1\]\|combout " "Warning: Node \"u3\|seg1\[1\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[2\]\|combout " "Warning: Node \"u3\|seg0\[2\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[3\]\|combout " "Warning: Node \"u3\|seg0\[3\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[4\]\|combout " "Warning: Node \"u3\|seg0\[4\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[5\]\|combout " "Warning: Node \"u3\|seg0\[5\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[6\]\|combout " "Warning: Node \"u3\|seg0\[6\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[7\]\|combout " "Warning: Node \"u3\|seg0\[7\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cnt12.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'cnt12.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Fall) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Fall) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Fall) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Fall) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) divi:u1\|clk_out (Fall) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to divi:u1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Fall) divi:u1\|clk_out (Fall) setup and hold " "Critical Warning: From divi:u1\|clk_out (Fall) to divi:u1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) divi:u1\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to divi:u1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Rise) clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Fall) clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Rise) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Rise) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Fall) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Fall) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) seg:u3\|div_clk (Fall) setup and hold " "Critical Warning: From clk (Rise) to seg:u3\|div_clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Rise) seg:u3\|div_clk (Fall) setup and hold " "Critical Warning: From seg:u3\|div_clk (Rise) to seg:u3\|div_clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Fall) seg:u3\|div_clk (Fall) setup and hold " "Critical Warning: From seg:u3\|div_clk (Fall) to seg:u3\|div_clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) cnt:u2\|cq\[1\] (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to cnt:u2\|cq\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) cnt:u2\|cq\[1\] (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to cnt:u2\|cq\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Fall) cnt:u2\|cq\[1\] (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Fall) to cnt:u2\|cq\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) cnt:u2\|cq\[1\] (Fall) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to cnt:u2\|cq\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) cnt:u2\|cq\[1\] (Fall) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to cnt:u2\|cq\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Fall) cnt:u2\|cq\[1\] (Fall) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Fall) to cnt:u2\|cq\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Info: Automatically promoted node clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 3 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg:u3\|div_clk  " "Info: Automatically promoted node seg:u3\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg:u3\|div_clk~0 " "Info: Destination node seg:u3\|div_clk~0" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 10 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:u3|div_clk~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 10 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:u3|div_clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg:u3\|Mux1~0  " "Info: Automatically promoted node seg:u3\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 53 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:u3|Mux1~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divi:u1\|clk_out  " "Info: Automatically promoted node divi:u1\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:u2\|cq\[3\] " "Info: Destination node cnt:u2\|cq\[3\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:u2|cq[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:u2\|cq\[2\] " "Info: Destination node cnt:u2\|cq\[2\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:u2|cq[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divi:u1\|clk_out~0 " "Info: Destination node divi:u1\|clk_out~0" {  } { { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 5 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|clk_out~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 5 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|clk_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 41 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 37 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 27 " "Info: I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "load " "Warning: Node \"load\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "load" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.104 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.104" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.104 (VIOLATED) " "Info: Path #1: Setup slack is -3.104 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : seg:u3\|count_reg\[2\] " "Info: From Node    : seg:u3\|count_reg\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : divi:u1\|count_reg\[23\] " "Info: To Node      : divi:u1\|count_reg\[23\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Info: Launch Clock : clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Info: Latch Clock  : clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.830      2.830  R        clock network delay " "Info:      2.830      2.830  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.062      0.232     uTco  seg:u3\|count_reg\[2\] " "Info:      3.062      0.232     uTco  seg:u3\|count_reg\[2\]" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:u3|count_reg[2] } "NODE_NAME" } } { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 28 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.062      0.000 FF  CELL  u3\|count_reg\[2\]\|q " "Info:      3.062      0.000 FF  CELL  u3\|count_reg\[2\]\|q" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:u3|count_reg[2] } "NODE_NAME" } } { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 28 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.861      0.799 FF    IC  u1\|Add0~3\|dataa " "Info:      3.861      0.799 FF    IC  u1\|Add0~3\|dataa" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~3 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.504 FR  CELL  u1\|Add0~3\|cout " "Info:      4.365      0.504 FR  CELL  u1\|Add0~3\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~3 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.000 RR    IC  u1\|Add0~5\|cin " "Info:      4.365      0.000 RR    IC  u1\|Add0~5\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~5 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.432      0.067 RF  CELL  u1\|Add0~5\|cout " "Info:      4.432      0.067 RF  CELL  u1\|Add0~5\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~5 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.432      0.000 FF    IC  u1\|Add0~6\|cin " "Info:      4.432      0.000 FF    IC  u1\|Add0~6\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~6 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.499      0.067 FR  CELL  u1\|Add0~6\|cout " "Info:      4.499      0.067 FR  CELL  u1\|Add0~6\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~7 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.499      0.000 RR    IC  u1\|Add0~8\|cin " "Info:      4.499      0.000 RR    IC  u1\|Add0~8\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~8 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.566      0.067 RF  CELL  u1\|Add0~8\|cout " "Info:      4.566      0.067 RF  CELL  u1\|Add0~8\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~9 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.566      0.000 FF    IC  u1\|Add0~10\|cin " "Info:      4.566      0.000 FF    IC  u1\|Add0~10\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~10 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.633      0.067 FR  CELL  u1\|Add0~10\|cout " "Info:      4.633      0.067 FR  CELL  u1\|Add0~10\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~11 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.633      0.000 RR    IC  u1\|Add0~12\|cin " "Info:      4.633      0.000 RR    IC  u1\|Add0~12\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~12 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.700      0.067 RF  CELL  u1\|Add0~12\|cout " "Info:      4.700      0.067 RF  CELL  u1\|Add0~12\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~13 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.700      0.000 FF    IC  u1\|Add0~14\|cin " "Info:      4.700      0.000 FF    IC  u1\|Add0~14\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~14 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.767      0.067 FR  CELL  u1\|Add0~14\|cout " "Info:      4.767      0.067 FR  CELL  u1\|Add0~14\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~15 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.767      0.000 RR    IC  u1\|Add0~16\|cin " "Info:      4.767      0.000 RR    IC  u1\|Add0~16\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~16 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.834      0.067 RF  CELL  u1\|Add0~16\|cout " "Info:      4.834      0.067 RF  CELL  u1\|Add0~16\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~17 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.834      0.000 FF    IC  u1\|Add0~18\|cin " "Info:      4.834      0.000 FF    IC  u1\|Add0~18\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~18 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.901      0.067 FR  CELL  u1\|Add0~18\|cout " "Info:      4.901      0.067 FR  CELL  u1\|Add0~18\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~19 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.901      0.000 RR    IC  u1\|Add0~20\|cin " "Info:      4.901      0.000 RR    IC  u1\|Add0~20\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~20 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.968      0.067 RF  CELL  u1\|Add0~20\|cout " "Info:      4.968      0.067 RF  CELL  u1\|Add0~20\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~21 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.968      0.000 FF    IC  u1\|Add0~22\|cin " "Info:      4.968      0.000 FF    IC  u1\|Add0~22\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~22 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.035      0.067 FR  CELL  u1\|Add0~22\|cout " "Info:      5.035      0.067 FR  CELL  u1\|Add0~22\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~23 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.035      0.000 RR    IC  u1\|Add0~24\|cin " "Info:      5.035      0.000 RR    IC  u1\|Add0~24\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~24 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.102      0.067 RF  CELL  u1\|Add0~24\|cout " "Info:      5.102      0.067 RF  CELL  u1\|Add0~24\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~25 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.102      0.000 FF    IC  u1\|Add0~26\|cin " "Info:      5.102      0.000 FF    IC  u1\|Add0~26\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~26 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.169      0.067 FR  CELL  u1\|Add0~26\|cout " "Info:      5.169      0.067 FR  CELL  u1\|Add0~26\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~27 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.169      0.000 RR    IC  u1\|Add0~28\|cin " "Info:      5.169      0.000 RR    IC  u1\|Add0~28\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~28 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.236      0.067 RF  CELL  u1\|Add0~28\|cout " "Info:      5.236      0.067 RF  CELL  u1\|Add0~28\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~29 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.236      0.000 FF    IC  u1\|Add0~30\|cin " "Info:      5.236      0.000 FF    IC  u1\|Add0~30\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~30 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.303      0.067 FR  CELL  u1\|Add0~30\|cout " "Info:      5.303      0.067 FR  CELL  u1\|Add0~30\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~31 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.303      0.000 RR    IC  u1\|Add0~32\|cin " "Info:      5.303      0.000 RR    IC  u1\|Add0~32\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~32 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.370      0.067 RF  CELL  u1\|Add0~32\|cout " "Info:      5.370      0.067 RF  CELL  u1\|Add0~32\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~33 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.370      0.000 FF    IC  u1\|Add0~34\|cin " "Info:      5.370      0.000 FF    IC  u1\|Add0~34\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~34 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.437      0.067 FR  CELL  u1\|Add0~34\|cout " "Info:      5.437      0.067 FR  CELL  u1\|Add0~34\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~35 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.437      0.000 RR    IC  u1\|Add0~36\|cin " "Info:      5.437      0.000 RR    IC  u1\|Add0~36\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~36 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.504      0.067 RF  CELL  u1\|Add0~36\|cout " "Info:      5.504      0.067 RF  CELL  u1\|Add0~36\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~37 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.504      0.000 FF    IC  u1\|Add0~38\|cin " "Info:      5.504      0.000 FF    IC  u1\|Add0~38\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~38 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.571      0.067 FR  CELL  u1\|Add0~38\|cout " "Info:      5.571      0.067 FR  CELL  u1\|Add0~38\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~39 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.571      0.000 RR    IC  u1\|Add0~40\|cin " "Info:      5.571      0.000 RR    IC  u1\|Add0~40\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~40 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.638      0.067 RF  CELL  u1\|Add0~40\|cout " "Info:      5.638      0.067 RF  CELL  u1\|Add0~40\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~41 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.638      0.000 FF    IC  u1\|Add0~42\|cin " "Info:      5.638      0.000 FF    IC  u1\|Add0~42\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~42 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.705      0.067 FR  CELL  u1\|Add0~42\|cout " "Info:      5.705      0.067 FR  CELL  u1\|Add0~42\|cout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~43 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.705      0.000 RR    IC  u1\|Add0~44\|cin " "Info:      5.705      0.000 RR    IC  u1\|Add0~44\|cin" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~44 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.220      0.515 RF  CELL  u1\|Add0~44\|combout " "Info:      6.220      0.515 RF  CELL  u1\|Add0~44\|combout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|Add0~44 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 19 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.375      0.155 FF    IC  u1\|count_reg~43\|dataa " "Info:      6.375      0.155 FF    IC  u1\|count_reg~43\|dataa" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|count_reg~43 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 7 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.803      0.428 FF  CELL  u1\|count_reg~43\|combout " "Info:      6.803      0.428 FF  CELL  u1\|count_reg~43\|combout" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|count_reg~43 } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 7 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.803      0.000 FF    IC  u1\|count_reg\[23\]\|d " "Info:      6.803      0.000 FF    IC  u1\|count_reg\[23\]\|d" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|count_reg[23] } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 13 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.909      0.106 FF  CELL  divi:u1\|count_reg\[23\] " "Info:      6.909      0.106 FF  CELL  divi:u1\|count_reg\[23\]" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|count_reg[23] } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 13 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.787      2.787  R        clock network delay " "Info:      3.787      2.787  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805      0.018     uTsu  divi:u1\|count_reg\[23\] " "Info:      3.805      0.018     uTsu  divi:u1\|count_reg\[23\]" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { divi:u1|count_reg[23] } "NODE_NAME" } } { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 13 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.909 " "Info: Data Arrival Time  :     6.909" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.805 " "Info: Data Required Time :     3.805" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.104 (VIOLATED) " "Info: Slack              :    -3.104 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y10 X65_Y20 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y10 to location X65_Y20" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dp GND " "Info: Pin dp has GND driving its datain port" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { dp } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dp" } } } } { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 7 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dp } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ds\[0\] VCC " "Info: Pin ds\[0\] has VCC driving its datain port" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ds[0] } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ds\[0\]" } } } } { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ds[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ds\[1\] VCC " "Info: Pin ds\[1\] has VCC driving its datain port" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ds[1] } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ds\[1\]" } } } } { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ds[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ds\[2\] VCC " "Info: Pin ds\[2\] has VCC driving its datain port" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ds[2] } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ds\[2\]" } } } } { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ds[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ds\[3\] VCC " "Info: Pin ds\[3\] has VCC driving its datain port" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ds[3] } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ds\[3\]" } } } } { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ds[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ds\[4\] VCC " "Info: Pin ds\[4\] has VCC driving its datain port" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ds[4] } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ds\[4\]" } } } } { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ds[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ds\[5\] VCC " "Info: Pin ds\[5\] has VCC driving its datain port" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ds[5] } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ds\[5\]" } } } } { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ds[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Äû±®/Desktop/cnt12/cnt12.fit.smsg " "Info: Generated suppressed messages file C:/Users/Äû±®/Desktop/cnt12/cnt12.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 42 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Info: Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 18:00:06 2021 " "Info: Processing ended: Fri Oct 22 18:00:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 18:00:07 2021 " "Info: Processing started: Fri Oct 22 18:00:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cnt12 -c cnt12 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off cnt12 -c cnt12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 18:00:13 2021 " "Info: Processing ended: Fri Oct 22 18:00:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 18:00:14 2021 " "Info: Processing started: Fri Oct 22 18:00:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cnt12 -c cnt12 " "Info: Command: quartus_sta cnt12 -c cnt12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg1\[1\]\|combout " "Warning: Node \"u3\|seg1\[1\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[1\]\|combout " "Warning: Node \"u3\|seg0\[1\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[2\]\|combout " "Warning: Node \"u3\|seg0\[2\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[3\]\|combout " "Warning: Node \"u3\|seg0\[3\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[4\]\|combout " "Warning: Node \"u3\|seg0\[4\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[5\]\|combout " "Warning: Node \"u3\|seg0\[5\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[6\]\|combout " "Warning: Node \"u3\|seg0\[6\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|seg0\[7\]\|combout " "Warning: Node \"u3\|seg0\[7\]\|combout\" is a latch" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cnt12.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'cnt12.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divi:u1\|clk_out divi:u1\|clk_out " "Info: create_clock -period 1.000 -name divi:u1\|clk_out divi:u1\|clk_out" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seg:u3\|div_clk seg:u3\|div_clk " "Info: create_clock -period 1.000 -name seg:u3\|div_clk seg:u3\|div_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt:u2\|cq\[1\] cnt:u2\|cq\[1\] " "Info: create_clock -period 1.000 -name cnt:u2\|cq\[1\] cnt:u2\|cq\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Fall) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Fall) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Fall) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Fall) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) divi:u1\|clk_out (Fall) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to divi:u1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Fall) divi:u1\|clk_out (Fall) setup and hold " "Critical Warning: From divi:u1\|clk_out (Fall) to divi:u1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) divi:u1\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to divi:u1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Rise) clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Fall) clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Rise) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Rise) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Fall) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Fall) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) seg:u3\|div_clk (Fall) setup and hold " "Critical Warning: From clk (Rise) to seg:u3\|div_clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Rise) seg:u3\|div_clk (Fall) setup and hold " "Critical Warning: From seg:u3\|div_clk (Rise) to seg:u3\|div_clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Fall) seg:u3\|div_clk (Fall) setup and hold " "Critical Warning: From seg:u3\|div_clk (Fall) to seg:u3\|div_clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) cnt:u2\|cq\[1\] (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to cnt:u2\|cq\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) cnt:u2\|cq\[1\] (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to cnt:u2\|cq\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Fall) cnt:u2\|cq\[1\] (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Fall) to cnt:u2\|cq\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) cnt:u2\|cq\[1\] (Fall) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to cnt:u2\|cq\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) cnt:u2\|cq\[1\] (Fall) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to cnt:u2\|cq\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Fall) cnt:u2\|cq\[1\] (Fall) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Fall) to cnt:u2\|cq\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.446 " "Info: Worst-case setup slack is -3.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.446      -142.645 clk  " "Info:    -3.446      -142.645 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775       -10.673 divi:u1\|clk_out  " "Info:    -2.775       -10.673 divi:u1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.995        -5.405 cnt:u2\|cq\[1\]  " "Info:    -0.995        -5.405 cnt:u2\|cq\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700        -4.718 seg:u3\|div_clk  " "Info:    -0.700        -4.718 seg:u3\|div_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.097 " "Info: Worst-case hold slack is -1.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.097        -7.047 cnt:u2\|cq\[1\]  " "Info:    -1.097        -7.047 cnt:u2\|cq\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805        -2.238 divi:u1\|clk_out  " "Info:    -0.805        -2.238 divi:u1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.283        -0.376 clk  " "Info:    -0.283        -0.376 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414         0.000 seg:u3\|div_clk  " "Info:     0.414         0.000 seg:u3\|div_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Fall) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Fall) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Fall) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Fall) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) divi:u1\|clk_out (Fall) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to divi:u1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Fall) divi:u1\|clk_out (Fall) setup and hold " "Critical Warning: From divi:u1\|clk_out (Fall) to divi:u1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) divi:u1\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to divi:u1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Rise) clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Fall) clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Rise) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Rise) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Fall) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Fall) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) seg:u3\|div_clk (Fall) setup and hold " "Critical Warning: From clk (Rise) to seg:u3\|div_clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Rise) seg:u3\|div_clk (Fall) setup and hold " "Critical Warning: From seg:u3\|div_clk (Rise) to seg:u3\|div_clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Fall) seg:u3\|div_clk (Fall) setup and hold " "Critical Warning: From seg:u3\|div_clk (Fall) to seg:u3\|div_clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) cnt:u2\|cq\[1\] (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to cnt:u2\|cq\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) cnt:u2\|cq\[1\] (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to cnt:u2\|cq\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Fall) cnt:u2\|cq\[1\] (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Fall) to cnt:u2\|cq\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) cnt:u2\|cq\[1\] (Fall) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to cnt:u2\|cq\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) cnt:u2\|cq\[1\] (Fall) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to cnt:u2\|cq\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Fall) cnt:u2\|cq\[1\] (Fall) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Fall) to cnt:u2\|cq\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.981 " "Info: Worst-case setup slack is -2.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.981      -113.884 clk  " "Info:    -2.981      -113.884 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.324        -8.796 divi:u1\|clk_out  " "Info:    -2.324        -8.796 divi:u1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.695        -4.010 cnt:u2\|cq\[1\]  " "Info:    -0.695        -4.010 cnt:u2\|cq\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534        -3.102 seg:u3\|div_clk  " "Info:    -0.534        -3.102 seg:u3\|div_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.920 " "Info: Worst-case hold slack is -0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920        -5.395 cnt:u2\|cq\[1\]  " "Info:    -0.920        -5.395 cnt:u2\|cq\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714        -2.170 divi:u1\|clk_out  " "Info:    -0.714        -2.170 divi:u1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.253        -0.339 clk  " "Info:    -0.253        -0.339 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 seg:u3\|div_clk  " "Info:     0.343         0.000 seg:u3\|div_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Fall) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Fall) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Fall) divi:u1\|clk_out (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Fall) to divi:u1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) divi:u1\|clk_out (Fall) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to divi:u1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Fall) divi:u1\|clk_out (Fall) setup and hold " "Critical Warning: From divi:u1\|clk_out (Fall) to divi:u1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) divi:u1\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to divi:u1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Rise) clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Fall) clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Rise) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Rise) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Fall) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From seg:u3\|div_clk (Fall) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) seg:u3\|div_clk (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to seg:u3\|div_clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) seg:u3\|div_clk (Fall) setup and hold " "Critical Warning: From clk (Rise) to seg:u3\|div_clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Rise) seg:u3\|div_clk (Fall) setup and hold " "Critical Warning: From seg:u3\|div_clk (Rise) to seg:u3\|div_clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "seg:u3\|div_clk (Fall) seg:u3\|div_clk (Fall) setup and hold " "Critical Warning: From seg:u3\|div_clk (Fall) to seg:u3\|div_clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) cnt:u2\|cq\[1\] (Rise) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to cnt:u2\|cq\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) cnt:u2\|cq\[1\] (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to cnt:u2\|cq\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Fall) cnt:u2\|cq\[1\] (Rise) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Fall) to cnt:u2\|cq\[1\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "divi:u1\|clk_out (Rise) cnt:u2\|cq\[1\] (Fall) setup and hold " "Critical Warning: From divi:u1\|clk_out (Rise) to cnt:u2\|cq\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Rise) cnt:u2\|cq\[1\] (Fall) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Rise) to cnt:u2\|cq\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cnt:u2\|cq\[1\] (Fall) cnt:u2\|cq\[1\] (Fall) setup and hold " "Critical Warning: From cnt:u2\|cq\[1\] (Fall) to cnt:u2\|cq\[1\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.102 " "Info: Worst-case setup slack is -1.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.102       -33.636 clk  " "Info:    -1.102       -33.636 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827        -3.092 divi:u1\|clk_out  " "Info:    -0.827        -3.092 divi:u1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067        -0.157 cnt:u2\|cq\[1\]  " "Info:    -0.067        -0.157 cnt:u2\|cq\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 seg:u3\|div_clk  " "Info:     0.217         0.000 seg:u3\|div_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.537 " "Info: Worst-case hold slack is -0.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.537        -1.280 divi:u1\|clk_out  " "Info:    -0.537        -1.280 divi:u1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459        -3.066 cnt:u2\|cq\[1\]  " "Info:    -0.459        -3.066 cnt:u2\|cq\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270        -0.441 clk  " "Info:    -0.270        -0.441 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151         0.000 seg:u3\|div_clk  " "Info:     0.151         0.000 seg:u3\|div_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 97 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 18:00:20 2021 " "Info: Processing ended: Fri Oct 22 18:00:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 175 s " "Info: Quartus II Full Compilation was successful. 0 errors, 175 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
