Fitter report for noelvmp
Wed Dec 09 22:58:54 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. PLL Usage Summary
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Dec 09 22:58:53 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; noelvmp                                     ;
; Top-level Entity Name           ; noelvmp                                     ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 28,602 / 41,910 ( 68 % )                    ;
; Total registers                 ; 21529                                       ;
; Total pins                      ; 89 / 314 ( 28 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 864,768 / 5,662,720 ( 15 % )                ;
; Total RAM Blocks                ; 161 / 553 ( 29 % )                          ;
; Total DSP Blocks                ; 10 / 112 ( 9 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clkm~CLKENA0                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; rstgen:rst0|rstoutl~CLKENA0                                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[15]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[15]                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[15]~_Duplicate_1                                                                                                                                                                                                                           ; Q                ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[15]~SCLR_LUT                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[0]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[0]~SCLR_LUT                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[1]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[1]~SCLR_LUT                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[2]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[2]~SCLR_LUT                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[3]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[3]~SCLR_LUT                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[4]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[4]~SCLR_LUT                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[5]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[5]~SCLR_LUT                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[6]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[6]~SCLR_LUT                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[7]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[7]~SCLR_LUT                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[8]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[8]~SCLR_LUT                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[9]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[9]~SCLR_LUT                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[10]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[10]~SCLR_LUT                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[11]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[11]~SCLR_LUT                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[12]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[12]~SCLR_LUT                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[13]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[13]~SCLR_LUT                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[14]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|\comb:v.mulo[0]                                                                                                                                                                                                                                    ; AX               ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli2[14]~SCLR_LUT                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|ar.dmastart                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|ar.dmastart~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|ar.qual_areg                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|ar.qual_areg~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tnr2.addrlo[3]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tnr2.addrlo[3]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tnr2.data[18]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tnr2.data[18]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tnr2.data[26]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tnr2.data[26]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tnr2.data[32]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tnr2.data[32]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr1.prun                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr1.prun~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[6]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[6]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; ahbram:\gen_soc:ahbram1|r.addr[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbram:\gen_soc:ahbram1|r.addr[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ahbrom:\gen_soc:brom|addr[3]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbrom:\gen_soc:brom|addr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ahbrom:\gen_soc:brom|hsize[1]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbrom:\gen_soc:brom|hsize[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[3]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[3]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[6]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[7]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[7]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[8]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[8]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[15]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[15]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[17]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[17]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[18]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[18]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[19]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[19]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[20]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[20]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[27]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[27]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[28]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[28]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[30]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[30]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.clen[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.clen[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.data[7]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.data[7]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.data[12]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.data[12]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.len[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.len[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.len[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.len[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.state.read2                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.state.read2~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.write                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.write~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.brate[6]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.brate[6]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.brate[7]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.brate[7]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.brate[8]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.brate[8]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.brate[14]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.brate[14]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.brate[16]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.brate[16]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.dready                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.dready~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.fedge                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.fedge~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rhold[6]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rhold[6]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rshift[0]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rshift[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rshift[4]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rshift[4]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rxdb[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rxdb[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rxen                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rxen~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rxstate.idle                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rxstate.idle~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.scaler[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.scaler[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.scaler[8]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.scaler[8]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.scaler[12]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.scaler[12]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.scaler[13]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.scaler[13]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.scaler[15]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.scaler[15]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.tcnt[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.tcnt[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.tcnt[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.tcnt[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.tshift[5]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.tshift[5]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.txstate                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.txstate~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.txtick                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.txtick~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|r.defslv                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|r.defslv~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|r.haddr[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|r.haddr[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|r.haddr[7]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|r.haddr[7]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|r.haddr[9]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|r.haddr[9]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|r.haddr[10]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|r.haddr[10]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.aindex[2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.aindex[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.dcnten                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.dcnten~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.delaycnt[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.delaycnt[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.delaycnt[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.delaycnt[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.delaycnt[2]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.delaycnt[2]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.tbreg1.mask[31]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.tbreg1.mask[31]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.tbreg2.addr[19]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.tbreg2.addr[19]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.tbreg2.addr[30]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.tbreg2.addr[30]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.thaddr[2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.thaddr[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.thmaster[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.thmaster[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[17]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[17]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[18]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[18]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[21]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[21]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[22]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[22]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[23]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[23]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[24]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[24]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|rf.af                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|rf.af~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|rf.fr                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|rf.fr~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|rf.lerr                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|rf.lerr~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].haddr[4]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].haddr[4]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].pwdata[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].pwdata[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].pwdata[20]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].pwdata[20]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].pwdata[28]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].pwdata[28]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].pwdata[29]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].pwdata[29]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.brate[9]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.brate[9]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.delayirqen                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.delayirqen~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.dpar                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.dpar~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.extclken                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.extclken~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.irqcnt[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.irqcnt[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.irqcnt[4]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.irqcnt[4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.parsel                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.parsel~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rcnt[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rcnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rcnt[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rcnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rraddr[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rraddr[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rsempty                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rsempty~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rshift[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rshift[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rshift[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rshift[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rshift[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rshift[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rshift[5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rshift[5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rshift[6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rshift[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rwaddr[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rwaddr[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rxclk[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rxclk[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rxdb[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rxdb[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rxstate.stopbit                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rxstate.stopbit~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.traddr[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.traddr[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.tshift[2]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.tshift[2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.twaddr[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.twaddr[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.txclk[0]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.txclk[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.txstate.data                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.txstate.data~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.txstate.idle                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.txstate.idle~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.txstate.stopbit                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.txstate.stopbit~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.txtick                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.txtick~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.haddr[2]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.haddr[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.haddr[14]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.haddr[14]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hready                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hready~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hsel[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hsel[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[2]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[4]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[4]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[7]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[7]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[9]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[9]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[10]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[10]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[14]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[14]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[1]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[2]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[4]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[4]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[6]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[6]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[7]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[7]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[8]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[8]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[11]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[11]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[15]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[15]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[16]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[16]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[19]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[19]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[21]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[21]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[22]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[22]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[23]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[23]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[24]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[24]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[26]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[26]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[33]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[33]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[36]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[36]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[38]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[38]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[43]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[43]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[44]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[44]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[45]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[45]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[49]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[49]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[51]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[51]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[52]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[52]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[54]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[54]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[55]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[55]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[57]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[57]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[61]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[61]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[63]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[63]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][23]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][23]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][24]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][24]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][25]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][25]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][28]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][28]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][37]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][37]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][38]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][38]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][41]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][41]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][42]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][42]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][43]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][43]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][48]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][48]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][50]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][50]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][51]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][51]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][59]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][59]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][62]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][62]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.reload[3]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.reload[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.reload[4]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.reload[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.reload[8]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.reload[8]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.reload[11]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.reload[11]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.scaler[5]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.scaler[5]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.scaler[10]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.scaler[10]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.scaler[11]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.scaler[11]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.scaler[13]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.scaler[13]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].irqen                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].irqen~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].reload[6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].reload[6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].reload[14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].reload[14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].value[0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].value[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].value[2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].value[2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].value[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].value[15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].value[23]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].value[23]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].value[24]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].value[24]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].enable                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].enable~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].reload[10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].reload[10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].reload[11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].reload[11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].reload[13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].reload[13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].reload[18]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].reload[18]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].reload[22]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].reload[22]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[19]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[19]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[26]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[26]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[27]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[27]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[31]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[31]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|plic_gateway:\gateways:3:gateway|r.irqo                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|plic_gateway:\gateways:3:gateway|r.irqo~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.haddr[2]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.haddr[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.haddr[13]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.haddr[13]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.hsel[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.hsel[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.hwdata[0]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.hwdata[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.hwdata[2]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.hwdata[2]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.hwdata[22]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.hwdata[22]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.pht_rdata_hold[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.pht_rdata_hold[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.rindex_reg[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.rindex_reg[0]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.rindex_reg[3]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.rindex_reg[3]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[28]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[28]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[37]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[37]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[43]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[43]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[74]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[74]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[92]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[92]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[119]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[119]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[126]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[126]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.tree[6][0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.tree[6][0]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.windex[4]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.windex[4]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.wtag[31]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.wtag[31]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:3:itagmem|prevdata[18]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:3:itagmem|prevdata[18]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_error                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_error~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[8]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[8]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[11]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[11]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[12]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[12]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[13]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[13]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[20]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[20]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[36]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[36]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[58]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[58]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[61]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[61]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[75]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[75]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[76]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[76]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[89]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[89]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[94]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[94]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[122]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[122]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[137]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[137]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[140]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[140]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[145]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[145]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[156]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[156]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[163]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[163]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[187]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[187]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[188]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[188]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[212]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[212]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[250]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[250]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[253]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[253]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[255]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[255]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbvalid[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbvalid[0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbvalid[2]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbvalid[2]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbvalid[4]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbvalid[4]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbvalid[5]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbvalid[5]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[2]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[2]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_hwrite                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_hwrite~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.d2type[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.d2type[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.d2type[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.d2type[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.d2type[2]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.d2type[2]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.data[25]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.data[25]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.data[35]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.data[35]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.data[38]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.data[38]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.data[39]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.data[39]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.data[42]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.data[42]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.data[47]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.data[47]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.reserved                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.reserved~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.cctrl.ics[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.cctrl.ics[0]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.cctrl.ics[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.cctrl.ics[1]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1mxr                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1mxr~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1sum                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1sum~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1ten                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1ten~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[2]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[2]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[3]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[3]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[6]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[6]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[8]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[8]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[12]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[12]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[13]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[13]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[14]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[14]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[15]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[15]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[16]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[16]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[17]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[17]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[18]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[18]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[20]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[20]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[21]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[21]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[22]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[22]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[23]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[23]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[24]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[24]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[25]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[25]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[26]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[26]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[27]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[27]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[28]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[28]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[29]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[29]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[30]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[30]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[31]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[31]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[32]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[32]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[34]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[34]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[36]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[36]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[37]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[37]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[38]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[38]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[39]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d1vaddr[39]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2asi[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2asi[0]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2asi[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2asi[1]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2asi[4]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2asi[4]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[0]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[3]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[3]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[4]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[4]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[7]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[7]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[8]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[8]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[9]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[9]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[11]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[11]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[13]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[13]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[16]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[16]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[18]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[18]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[19]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[19]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[20]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[20]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[21]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[21]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[23]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[23]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[24]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[24]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[25]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[25]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[26]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[26]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[27]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[27]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[30]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[30]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[31]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[31]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[33]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[33]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[38]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[38]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[39]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[39]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[41]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[41]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[57]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[57]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[59]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[59]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2hitv[2]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2hitv[2]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2hitv[3]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2hitv[3]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[3]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[3]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[4]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[4]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[5]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[5]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[6]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[6]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[7]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[7]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[8]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[8]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[9]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[9]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[10]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[10]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[11]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[11]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[12]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[12]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[13]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[13]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[14]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[14]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[16]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[16]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[17]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[17]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[19]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[19]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[22]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[22]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[24]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[24]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[26]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[26]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[27]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[27]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[30]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2paddr[30]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2stba[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2stba[1]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2stbd[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2stbd[0]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2su                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2su~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2tlbhit                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2tlbhit~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[2]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[2]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[4]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[4]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[5]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[5]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[6]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[6]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[8]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[8]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[9]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[9]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[11]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[11]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[13]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[13]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[14]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[14]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[15]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[15]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[18]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[18]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[19]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[19]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[20]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[20]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[23]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[23]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[27]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[27]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[28]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[28]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[39]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[39]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregerr                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregerr~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[5]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[5]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[6]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[6]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[15]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[15]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[19]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[19]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[20]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[20]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[23]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[23]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[24]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[24]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval[13]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval[13]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval[20]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval[20]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval[22]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval[22]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval[31]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval[31]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].cached                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].cached~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].ctx[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].ctx[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].mask[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].mask[2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].paddr[13]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].paddr[13]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].paddr[27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].paddr[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[17]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[17]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[22]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[22]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[31]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[31]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[34]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[34]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[35]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[35]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[38]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].vaddr[38]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].acc[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].acc[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].busw                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].busw~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].ctx[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].ctx[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].mask[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].mask[2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[13]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[13]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[19]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[19]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[23]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[23]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[26]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[26]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[29]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[29]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[31]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[31]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[35]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].vaddr[35]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].valid                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].valid~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].acc[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].acc[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].acc[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].acc[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].mask[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].mask[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].mask[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].mask[2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[16]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[16]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[23]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[23]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[29]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[29]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[30]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[30]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[35]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[35]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[37]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].vaddr[37]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].acc[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].acc[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].cached                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].cached~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].ctx[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].ctx[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].ctx[3]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].ctx[3]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].ctx[6]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].ctx[6]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[31]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[31]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[34]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[34]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[36]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].vaddr[36]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].valid                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].valid~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].acc[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].acc[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].acc[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].acc[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].cached                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].cached~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].ctx[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].ctx[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].ctx[6]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].ctx[6]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].paddr[21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].paddr[21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[22]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[22]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[24]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[24]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].vaddr[33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].valid                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].valid~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].acc[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].acc[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].acc[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].acc[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].ctx[3]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].ctx[3]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].paddr[21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].paddr[21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].perm[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].perm[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].perm[3]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].perm[3]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[22]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[22]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[24]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[24]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].vaddr[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].ctx[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].ctx[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].ctx[6]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].ctx[6]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].paddr[31]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].paddr[31]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].perm[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].perm[2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[12]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[16]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[16]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[19]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[19]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[31]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[31]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[37]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].vaddr[37]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].valid                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].valid~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].acc[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].acc[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].ctx[7]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].ctx[7]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].mask[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].mask[2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[12]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[14]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[16]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[16]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[19]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[19]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[22]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[22]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[32]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[32]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[37]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[37]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[38]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].vaddr[38]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlbpmru[3]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlbpmru[3]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlbpmru[6]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlbpmru[6]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlbpmru[7]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlbpmru[7]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushctr[2]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushctr[2]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushctr[3]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushctr[3]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushctr[4]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushctr[4]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushctr[5]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushctr[5]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushctr[6]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushctr[6]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushwri[3]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushwri[3]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[0]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[1]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[2]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[2]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[3]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[3]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[5]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[5]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[6]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[6]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[12]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[12]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[13]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[13]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[14]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[14]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[15]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[15]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[17]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[17]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[18]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[18]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[19]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[19]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[22]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[22]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[23]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[23]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[24]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[24]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[25]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[25]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[28]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[28]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[31]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[31]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[32]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[32]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[33]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[33]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[34]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[34]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[36]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[36]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[37]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[37]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[38]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[38]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[39]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[39]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1ten                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1ten~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2ctx[2]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2ctx[2]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2ctx[4]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2ctx[4]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2hitv[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2hitv[0]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2hitv[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2hitv[1]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2hitv[2]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2hitv[2]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2hitv[3]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2hitv[3]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2paddr[17]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2paddr[17]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2paddr[19]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2paddr[19]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2paddr[26]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2paddr[26]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2paddr[28]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2paddr[28]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2paddr[29]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2paddr[29]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2pc[4]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2pc[4]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2pc[14]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2pc[14]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2pc[33]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2pc[33]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2pc[36]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2pc[36]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.iflushpend                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.iflushpend~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.imisspend                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.imisspend~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.iramaddr[3]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.iramaddr[3]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.iramaddr[4]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.iramaddr[4]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufen                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufen~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufvaddr[7]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufvaddr[7]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufvaddr[9]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufvaddr[9]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufvaddr[10]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufvaddr[10]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufvaddr[11]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufvaddr[11]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.iregflush                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.iregflush~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].ctx[6]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].ctx[6]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].ctx[7]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].ctx[7]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].mask[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].mask[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].paddr[14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].paddr[14]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].paddr[16]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].paddr[16]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].paddr[17]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].paddr[17]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[12]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[13]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[13]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[20]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[20]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[24]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[24]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[30]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].vaddr[30]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].ctx[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].ctx[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].ctx[6]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].ctx[6]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].vaddr[23]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].vaddr[23]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].vaddr[25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].vaddr[25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].vaddr[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].vaddr[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].valid                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].valid~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].ctx[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].ctx[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].ctx[5]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].ctx[5]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].vaddr[13]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].vaddr[13]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].vaddr[22]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].vaddr[22]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].vaddr[27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].vaddr[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].vaddr[30]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].vaddr[30]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].vaddr[31]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].vaddr[31]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].valid                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].valid~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].perm[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].perm[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[12]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[13]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[13]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[14]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[19]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[19]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[22]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[22]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[31]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[31]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[34]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[34]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[36]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[36]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[38]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].vaddr[38]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].valid                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].valid~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].busw                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].busw~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].ctx[7]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].ctx[7]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].vaddr[24]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].vaddr[24]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].vaddr[27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].vaddr[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].vaddr[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].vaddr[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].vaddr[30]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].vaddr[30]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].valid                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].valid~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].ctx[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].ctx[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].ctx[5]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].ctx[5]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[12]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[13]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[13]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[24]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[24]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[35]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[35]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[36]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].vaddr[36]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].ctx[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].ctx[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].ctx[3]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].ctx[3]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].ctx[6]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].ctx[6]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[12]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[24]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[24]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[26]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[26]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[35]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].vaddr[35]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].ctx[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].ctx[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].ctx[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].ctx[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].ctx[3]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].ctx[3]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].perm[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].perm[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].vaddr[12]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].vaddr[12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].vaddr[19]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].vaddr[19]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].vaddr[25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].vaddr[25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].vaddr[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].vaddr[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].valid                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].valid~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlbpmru[3]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlbpmru[3]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlbpmru[4]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlbpmru[4]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlbprobeid[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlbprobeid[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlbprobeid[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlbprobeid[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlbprobeid[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlbprobeid[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.iudiag_mosi.accen                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.iudiag_mosi.accen~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.mmusel[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.mmusel[1]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.acc[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.acc[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.cached                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.cached~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.ctx[5]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.ctx[5]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.modified                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.modified~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[14]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[14]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[16]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[16]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[17]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[17]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[18]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[18]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[20]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[20]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[23]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[23]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[26]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[26]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[27]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.paddr[27]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.perm[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.perm[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.perm[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.perm[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.vaddr[14]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.vaddr[14]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.vaddr[28]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.vaddr[28]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.vaddr[29]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.vaddr[29]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.vaddr[31]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.vaddr[31]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.vaddr[36]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.vaddr[36]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regfladdr[12]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regfladdr[12]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regfladdr[15]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regfladdr[15]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regfladdr[19]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regfladdr[19]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[5]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[5]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[7]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[7]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[14]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[14]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[15]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[15]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[16]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[16]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[19]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[19]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[20]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[20]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_amo                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_amo~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_dcfetch2                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_dcfetch2~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_flush                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_flush~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_mmuprobe3                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_mmuprobe3~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_mmuwalk4                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_mmuwalk4~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_normal                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_normal~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_pmpfault                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_pmpfault~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_rdasi                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_rdasi~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_rdcdiag                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_rdcdiag~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_store                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_store~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_wptectag2                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_wptectag2~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_wptectag3                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_wptectag3~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_wrasi3                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_wrasi3~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s1en[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s1en[1]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s1en[2]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s1en[2]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s1flush[2]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s1flush[2]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s1tag[30]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s1tag[30]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s2flush[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s2flush[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s2read[2]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s2read[2]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s2tag[19]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s2tag[19]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s2tag[24]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s2tag[24]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s2tag[25]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s2tag[25]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s2tag[28]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s2tag[28]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s3hit[2]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s3hit[2]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[10]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[10]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[17]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[17]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[18]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[18]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[31]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[31]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[33]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[33]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[35]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[35]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[36]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[36]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[37]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[37]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[38]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[38]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[42]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[42]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[51]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[51]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[53]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[53]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[58]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[58]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[18]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[18]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[20]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[20]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[22]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[22]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[26]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[26]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[28]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[28]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[41]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[41]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[42]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[42]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[44]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[44]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[47]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[47]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[56]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[56]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[64]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[64]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[86]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[86]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[97]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[97]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[98]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[98]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[99]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[99]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[101]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[101]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[107]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[107]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[2]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[2]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[9]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[9]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[14]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[14]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[17]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[17]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[27]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[27]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[28]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[28]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[38]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[38]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[47]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[47]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[54]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[54]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[59]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[59]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[60]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[60]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[61]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient_msk[61]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.result[31]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.result[31]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.running                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.running~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[0].inst[10]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[0].inst[10]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[0].inst[29]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[0].inst[29]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[0].valid                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[0].valid~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].fusel[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].fusel[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].inst[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].inst[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].inst[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].inst[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].inst[6]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].inst[6]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.rfa1[0][2]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.rfa1[0][2]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.rfa1[1][1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.rfa1[1][1]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.rfa1[1][3]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.rfa1[1][3]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.rfa2[1][3]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.rfa2[1][3]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.swap                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.swap~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dcsr.step                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dcsr.step~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dfeaturesen.bprden                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dfeaturesen.bprden~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dfeaturesen.csrallow                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dfeaturesen.csrallow~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dfeaturesen.jprden                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dfeaturesen.jprden~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dfeaturesen.laluen                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dfeaturesen.laluen~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[19]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[19]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[20]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[20]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[25]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[25]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[26]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[26]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[27]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[27]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[43]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[43]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[47]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[47]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[52]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[52]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[56]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dpc[56]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][2]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][2]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][3]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][4]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][4]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][6]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][6]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][8]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][8]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][9]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][9]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][10]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][10]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][11]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][11]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][12]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][13]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][13]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][14]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][16]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][16]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][19]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][19]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][20]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][20]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][23]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][23]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][26]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][26]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][29]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][29]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][30]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][30]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][31]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][31]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][34]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][34]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][36]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][36]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][38]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][38]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][40]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][40]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][41]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][41]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][45]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][45]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][47]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][47]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][48]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][48]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][49]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][49]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][50]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][50]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][52]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][52]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][53]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][53]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][63]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][63]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][2]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][2]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][3]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][4]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][4]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][7]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][7]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][9]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][9]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][10]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][10]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][11]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][11]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][12]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][14]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][17]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][17]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][22]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][22]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][23]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][23]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][26]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][26]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][29]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][29]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][30]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][30]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][31]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][31]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][35]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][35]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][36]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][36]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][38]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][38]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][41]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][41]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][42]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][42]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][43]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][43]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][44]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][44]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][45]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][45]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][46]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][46]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][52]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][52]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][59]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][59]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][63]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][63]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][3]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][4]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][4]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][8]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][8]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][11]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][11]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][12]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][13]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][13]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][14]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][16]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][16]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][17]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][17]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][20]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][20]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][22]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][22]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][34]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][34]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][38]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][38]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][41]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][41]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][43]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][43]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][45]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][45]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][47]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][47]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][48]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][48]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][50]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][50]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][51]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][51]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][52]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][52]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][55]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][55]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][57]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][57]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][61]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][61]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][2]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][2]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][4]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][4]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][6]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][6]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][7]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][7]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][9]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][9]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][10]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][10]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][11]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][11]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][16]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][16]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][17]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][17]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][19]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][19]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][20]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][20]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][23]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][23]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][24]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][24]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][29]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][29]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][30]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][30]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][32]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][32]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][34]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][34]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][36]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][36]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][41]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][41]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][43]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][43]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][44]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][44]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][46]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][46]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][48]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][48]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][51]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][51]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][52]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][52]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][54]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][54]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][55]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][55]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][59]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][59]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][60]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][60]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][63]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][63]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][4]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][4]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][8]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][8]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][11]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][11]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][23]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][23]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][24]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][24]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][26]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][26]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][29]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][29]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][30]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][30]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][31]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][31]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][32]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][32]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][35]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][35]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][36]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][36]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][37]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][37]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][39]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][39]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][41]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][41]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][43]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][43]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][45]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][45]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][46]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][46]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][49]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][49]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][50]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][50]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][52]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][52]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][53]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][53]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][55]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][55]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][58]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][58]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][59]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][59]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][3]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][5]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][5]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][6]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][6]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][8]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][8]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][10]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][10]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][12]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][14]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][22]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][22]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][23]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][23]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][26]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][26]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][29]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][29]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][30]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][30]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][34]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][34]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][36]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][36]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][38]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][38]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][39]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][39]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][41]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][41]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][42]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][42]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][45]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][45]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][47]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][47]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][50]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][50]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][51]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][51]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][54]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][54]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][5]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][5]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][14]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][20]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][20]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][22]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][22]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][24]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][24]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][31]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][31]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][32]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][32]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][36]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][36]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][37]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][37]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][39]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][39]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][41]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][41]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][43]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][43]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][44]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][44]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][45]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][45]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][46]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][46]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][49]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][49]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][50]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][50]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][53]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][53]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][63]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][63]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][2]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][2]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][3]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][11]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][11]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][14]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][16]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][16]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][17]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][17]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][19]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][19]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][20]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][20]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][22]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][22]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][23]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][23]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][29]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][29]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][30]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][30]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][31]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][31]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][34]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][34]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][35]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][35]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][36]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][36]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][37]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][37]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][42]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][42]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][43]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][43]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][44]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][44]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][45]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][45]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][46]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][46]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][48]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][48]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][49]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][49]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][51]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][51]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][57]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][57]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][60]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][60]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][61]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][61]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][2]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][2]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][3]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][5]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][5]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][10]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][10]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][17]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][17]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][22]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][22]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][23]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][23]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][24]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][24]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][29]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][29]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][32]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][32]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][35]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][35]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][36]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][36]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][37]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][37]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][39]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][39]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][41]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][41]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][44]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][44]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][50]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][50]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][51]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][51]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][52]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][52]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][54]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][54]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][59]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][59]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][61]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][61]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][5]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][5]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][8]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][8]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][10]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][10]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][11]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][11]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][12]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][14]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][16]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][16]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][17]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][17]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][23]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][23]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][24]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][24]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][25]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][25]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][26]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][26]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][32]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][32]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][41]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][41]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][43]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][43]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][44]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][44]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][46]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][46]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][47]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][47]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][48]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][48]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][50]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][50]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][51]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][51]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][57]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][57]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][58]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][58]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][59]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][59]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][63]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][63]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][6]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][6]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][7]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][7]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][10]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][10]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][13]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][13]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][14]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][14]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][16]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][16]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][17]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][17]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][18]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][18]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][19]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][19]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][21]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][21]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][22]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][22]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][23]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][23]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][29]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][29]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][30]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][30]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][32]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][32]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][33]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][33]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][35]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][35]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][36]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][36]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][37]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][37]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][41]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][41]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][43]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][43]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][45]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][45]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][47]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][47]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][48]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][48]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][49]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][49]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][50]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][50]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][53]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][53]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][55]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][55]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][61]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][61]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][63]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][63]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][3]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][3]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][4]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][4]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][9]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][9]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][10]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][10]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][13]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][13]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][14]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][14]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][15]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][15]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][16]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][16]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][17]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][17]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][18]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][18]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][19]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][19]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][20]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][20]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][21]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][21]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][22]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][22]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][23]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][23]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][25]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][25]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][26]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][26]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][28]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][28]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][29]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][29]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][30]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][30]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][31]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][31]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][32]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][32]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][33]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][33]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][34]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][34]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][35]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][35]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][36]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][36]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][37]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][37]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][38]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][38]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][42]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][42]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][44]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][44]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][45]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][45]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][46]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][46]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][51]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][51]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][55]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][55]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][58]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][58]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][61]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][61]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][63]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][63]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][2]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][2]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][4]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][4]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][7]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][7]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][9]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][9]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][13]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][13]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][14]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][14]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][16]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][16]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][18]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][18]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][19]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][19]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][21]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][21]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][23]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][23]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][24]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][24]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][25]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][25]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][28]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][28]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][29]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][29]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][31]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][31]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][32]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][32]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][33]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][33]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][34]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][34]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][36]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][36]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][37]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][37]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][38]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][38]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][41]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][41]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][43]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][43]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][45]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][45]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][47]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][47]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][49]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][49]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][50]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][50]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][53]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][53]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][54]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][54]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][55]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][55]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][57]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][57]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][60]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][60]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][61]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][61]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][4]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][4]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][5]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][5]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][6]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][6]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][7]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][7]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][8]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][8]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][10]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][10]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][11]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][11]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][17]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][17]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][19]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][19]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][22]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][22]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][23]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][23]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][25]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][25]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][26]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][26]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][27]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][27]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][28]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][28]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][30]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][30]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][38]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][38]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][39]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][39]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][41]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][41]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][44]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][44]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][45]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][45]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][49]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][49]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][51]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][51]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][52]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][52]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][59]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][59]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][61]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][61]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][62]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][62]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][3]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][3]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][5]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][5]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][8]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][8]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][10]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][10]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][13]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][13]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][15]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][15]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][16]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][16]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][17]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][17]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][20]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][20]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][23]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][23]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][24]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][24]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][25]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][25]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][30]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][30]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][31]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][31]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][32]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][32]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][33]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][33]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][35]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][35]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][37]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][37]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][38]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][38]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][39]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][39]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][42]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][42]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][46]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][46]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][49]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][49]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][51]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][51]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][59]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][59]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][60]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][60]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][61]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][61]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][3]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][3]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][4]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][4]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][5]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][5]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][15]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][15]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][16]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][16]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][17]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][17]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][18]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][18]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][19]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][19]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][20]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][20]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][24]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][24]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][28]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][28]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][29]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][29]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][30]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][30]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][31]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][31]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][33]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][33]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][36]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][36]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][39]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][39]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][41]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][41]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][42]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][42]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][43]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][43]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][44]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][44]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][46]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][46]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][47]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][47]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][51]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][51]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][52]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][52]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][53]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][53]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][54]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][54]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][58]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][58]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][59]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][59]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][60]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][60]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][61]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][61]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][63]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][63]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcounteren[6]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcounteren[6]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcounteren[16]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcounteren[16]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcountinhibit[5]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcountinhibit[5]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[0]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[2]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[2]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[3]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[3]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[5]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[5]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[7]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[7]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[9]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[9]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[11]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[11]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[13]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[13]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[14]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[14]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[16]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[16]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[17]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[17]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[20]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[20]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[21]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[21]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[28]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[28]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[30]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[30]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[32]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[32]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[33]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[33]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[35]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[35]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[41]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[41]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[42]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[42]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[43]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[43]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[46]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[46]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[52]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[52]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[56]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[56]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[57]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[57]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[61]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[61]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.medeleg[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.medeleg[0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.medeleg[9]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.medeleg[9]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[2]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[2]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[46]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[46]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[54]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[54]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[55]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[55]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[58]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[58]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[60]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[60]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[61]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[61]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mideleg[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mideleg[0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mideleg[3]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mideleg[3]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mideleg[7]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mideleg[7]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[3]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[3]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[5]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[5]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[7]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[7]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[9]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[9]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[39]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[39]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[44]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[44]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[47]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[47]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[48]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[48]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[56]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[56]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[57]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[57]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[60]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mie[60]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[0]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[4]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[4]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[6]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[6]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[18]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[18]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[30]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[30]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[32]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[32]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[34]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[34]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[35]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[35]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[5]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[5]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[8]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[8]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[9]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[9]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[34]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[34]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[35]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[35]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[47]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[47]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[52]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[52]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mstatus.mpie                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mstatus.mpie~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mstatus.sie                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mstatus.sie~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mstatus.spie                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mstatus.spie~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mstatus.tsr                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mstatus.tsr~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mstatus.tvm                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mstatus.tvm~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[4]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[4]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[6]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[6]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[7]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[7]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[33]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[33]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[40]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[40]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[42]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[42]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[44]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[44]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[51]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[51]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[52]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[52]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[55]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[55]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[59]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[59]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[60]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[60]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[61]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[61]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.prv[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.prv[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.prv[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.prv[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[15]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[15]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[44]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[44]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[46]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[46]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[47]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[47]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[50]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[50]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[51]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[51]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[63]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[63]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.scounteren[15]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.scounteren[15]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.sepc[12]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.sepc[12]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.sepc[40]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.sepc[40]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.sepc[41]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.sepc[41]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.sepc[52]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.sepc[52]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[14]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[14]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[16]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[16]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[23]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[23]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[28]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[28]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[31]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[31]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[38]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[38]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[43]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[43]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[48]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[48]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[53]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[53]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata1[0][7]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata1[0][7]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata1[0][8]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata1[0][8]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata1[0][10]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata1[0][10]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata1[0][19]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata1[0][19]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata1[0][59]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata1[0][59]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][2]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][2]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][3]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][3]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][5]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][5]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][9]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][9]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][12]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][12]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][13]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][13]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][15]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][15]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][16]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][16]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][19]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][19]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][22]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][22]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][23]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][23]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][25]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][25]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][26]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][26]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][28]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][28]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][30]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][30]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][31]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][31]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][34]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][34]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][36]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][36]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][39]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][39]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][40]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][40]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][41]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][41]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][42]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][42]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][44]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][44]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][48]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][48]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][49]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][49]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][52]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][52]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][54]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][54]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][59]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][59]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][60]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][60]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][62]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][62]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][63]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][63]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][2]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][2]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][3]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][3]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][4]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][4]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][5]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][5]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][7]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][7]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][8]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][8]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][9]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][9]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][11]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][11]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][14]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][14]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][16]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][16]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][17]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][17]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][18]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][18]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][21]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][21]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][22]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][22]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][23]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][23]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][25]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][25]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][26]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][26]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][30]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][30]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][31]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][31]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][33]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][33]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][34]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][34]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][37]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][37]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][38]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][38]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][41]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][41]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][42]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][42]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][44]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][44]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][46]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][46]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][47]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][47]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][49]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][49]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][50]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][50]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][51]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][51]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][53]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][53]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][56]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][56]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][57]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][57]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][58]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][58]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][60]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][60]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][62]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][62]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][63]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][63]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[2]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[2]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[3]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[3]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[6]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[6]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[7]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[7]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[25]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[25]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[28]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[28]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[29]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[29]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[30]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[30]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[2]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[2]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[7]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[7]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[9]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[9]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[10]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[10]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[14]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[14]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[18]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[18]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[19]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[19]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[20]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[20]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[21]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[21]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[27]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[27]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[28]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[28]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[30]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[30]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[31]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[31]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[33]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[33]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[34]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[34]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[36]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[36]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[37]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.pc[37]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.held                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.held~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][3]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][3]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][4]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][4]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][5]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][5]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][6]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][6]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][14]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][14]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][18]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][18]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][23]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][23]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.mexc                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.mexc~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.prediction[0].taken                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.prediction[0].taken~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.set[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.set[0]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.set[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.set[1]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.valid[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.valid[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.dm.addr[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.dm.addr[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].alusel[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].alusel[0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].alusel[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].alusel[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].ctrl[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].ctrl[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].ctrl[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].ctrl[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].ctrl[2]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].ctrl[2]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].lalu                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].lalu~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].alusel[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].alusel[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].ctrl[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].ctrl[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].ctrl[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].ctrl[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].ctrl[2]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].ctrl[2]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw1[0][0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw1[0][0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw1[0][1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw1[0][1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw1[1][0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw1[1][0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw1[1][1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw1[1][1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw2[0][0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw2[0][0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw2[0][1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw2[0][1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw2[1][0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw2[1][0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw2[1][1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alupreforw2[1][1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.csr.category[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.csr.category[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.csr.v[14]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.csr.v[14]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.csr.v[39]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.csr.v[39]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.csr.v[42]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.csr.v[42]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].fusel[4]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].fusel[4]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].fusel[5]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].fusel[5]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].fusel[7]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].fusel[7]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[3]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[3]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[6]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[6]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[7]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[7]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[8]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[8]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[10]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[10]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[11]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[11]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[14]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[14]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[24]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[24]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[25]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[25]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[27]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[27]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[28]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[28]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[29]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[29]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[30]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[30]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[31]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].inst[31]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].pc[9]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].pc[9]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].pc[11]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].pc[11]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].pc[17]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].pc[17]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].pc[30]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].pc[30]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].pc[34]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].pc[34]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].pc[36]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].pc[36]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[4]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[4]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[8]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[8]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[11]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[11]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[18]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[18]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[26]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[26]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[28]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[28]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[31]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[31]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[33]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[33]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[35]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[35]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[39]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.addr[39]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.naddr[15]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.naddr[15]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.naddr[23]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.naddr[23]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.naddr[38]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.naddr[38]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.valid                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.valid~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].fusel[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].fusel[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].fusel[3]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].fusel[3]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[3]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[3]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[5]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[5]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[9]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[9]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[14]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[14]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[18]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[18]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[22]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[22]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[24]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[24]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[28]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].inst[28]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[2]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[2]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[4]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[4]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[7]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[7]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[8]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[8]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[11]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[11]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[16]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[16]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[22]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[22]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[23]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[23]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[29]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[29]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[33]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[33]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[36]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[36]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[39]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].pc[39]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.rasi.wdata[14]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.rasi.wdata[14]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.raso.rdata[18]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.raso.rdata[18]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.swap                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.swap~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[2]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[2]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[3]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[3]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[7]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[7]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[8]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[8]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[10]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[10]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[11]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[11]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[12]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[12]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[14]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[14]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[17]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[17]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[21]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[21]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[23]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[23]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[24]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[24]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[26]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[26]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[27]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[27]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[28]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[28]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[29]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[29]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[32]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[32]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[33]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[33]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[36]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[36]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[37]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[37]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[39]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[39]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.alui[0].lalu                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.alui[0].lalu~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.alui[1].lalu                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.alui[1].lalu~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.csr.category[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.csr.category[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].fusel[5]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].fusel[5]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].fusel[8]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].fusel[8]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[3]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[3]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[6]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[6]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[8]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[8]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[9]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[9]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[10]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[10]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[13]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[13]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[14]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[14]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[15]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[15]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[16]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[16]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[18]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[18]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[21]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[21]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[22]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[22]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[23]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[23]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[24]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[24]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[29]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[29]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[31]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].inst[31]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].rdv                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].rdv~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].valid                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[0].valid~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].branch.addr[25]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].branch.addr[25]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].branch.valid                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].branch.valid~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].fusel[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].fusel[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[4]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[4]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[7]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[7]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[8]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[8]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[11]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[11]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[21]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[21]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[24]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[24]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[26]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].inst[26]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].pc[6]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.ctrl[1].pc[6]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.dci.read                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.dci.read~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.fpdata[5]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.fpdata[5]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.fpdata[6]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.fpdata[6]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[0][5]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[0][5]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[0][27]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[0][27]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[0][41]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[0][41]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[1][5]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[1][5]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[1][16]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[1][16]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[1][18]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[1][18]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[1][23]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[1][23]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[1][27]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.result[1][27]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.rfa1[0][4]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.rfa1[0][4]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.swap                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.swap~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[3]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[3]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[7]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[7]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[11]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[11]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[12]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[12]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[15]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[15]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[17]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[17]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[27]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[27]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[28]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[28]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[35]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[35]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[36]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[36]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[39]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[39]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[40]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[40]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[45]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[45]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[48]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[48]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[52]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[52]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[63]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.bht_phistory[63]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[0].inst[8]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[0].inst[8]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[0].inst[9]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[0].inst[9]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[0].inst[28]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[0].inst[28]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[0].rdv                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[0].rdv~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].inst[8]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].inst[8]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].inst[10]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].inst[10]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].pc[2]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].pc[2]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].pc[3]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].pc[3]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].pc[5]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].pc[5]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].pc[8]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].pc[8]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].xc                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.ctrl[1].xc~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][4]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][4]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][5]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][5]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][8]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][8]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][9]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][9]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][10]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][10]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][15]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][15]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][16]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][16]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][30]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][30]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][40]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][40]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][46]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][46]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][50]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][50]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][51]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][51]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][60]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][60]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][63]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[0][63]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][2]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][2]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][4]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][4]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][5]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][5]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][6]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][6]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][7]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][7]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][8]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][8]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][10]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][10]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][16]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][16]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][18]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][18]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][20]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][20]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][21]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][21]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][24]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][24]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][26]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][26]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][29]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][29]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][31]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][31]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][33]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][33]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][35]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][35]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][46]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][46]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][51]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][51]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][52]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.wb.wdata[1][52]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alui[0].ctrl[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alui[0].ctrl[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alui[0].ctrl[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alui[0].ctrl[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alui[0].lalu                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alui[0].lalu~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alui[1].alusel[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alui[1].alusel[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alui[1].ctrl[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alui[1].ctrl[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alui[1].lalu                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alui[1].lalu~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw1[0][1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw1[0][1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw1[0][2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw1[0][2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw1[1][0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw1[1][0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw1[1][1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw1[1][1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw1[1][2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw1[1][2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw2[0][1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw2[0][1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw2[0][2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw2[0][2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw2[1][0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw2[1][0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw2[1][1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw2[1][1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw2[1][2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.alupreforw2[1][2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.csr.v[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.csr.v[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.csr.v[60]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.csr.v[60]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.csr.v[61]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.csr.v[61]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].cause[2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].cause[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].csrv                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].csrv~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].fusel[8]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].fusel[8]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[3]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[3]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[6]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[6]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[7]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[7]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[18]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[18]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[21]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[21]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[24]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[24]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[26]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[26]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[27]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[27]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[29]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[29]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[30]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].inst[30]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[4]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[4]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[6]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[6]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[9]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[9]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[10]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[10]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[11]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[11]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[25]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[25]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[27]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[27]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[30]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[30]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[37]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].pc[37]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].xc                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].xc~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[3]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[3]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[12]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[12]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[13]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[13]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[15]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[15]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[17]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[17]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[24]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[24]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[25]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[25]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[26]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[26]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[27]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[27]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[36]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].branch.addr[36]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].cause[3]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].cause[3]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].fusel[4]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].fusel[4]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].fusel[8]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].fusel[8]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[3]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[3]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[7]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[7]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[10]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[10]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[11]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[11]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[13]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[13]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[19]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[19]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[29]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].inst[29]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[6]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[6]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[10]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[10]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[14]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[14]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[23]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[23]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[25]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[25]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[26]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[26]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[32]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[32]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[37]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[37]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[39]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].pc[39]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].rdv                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].rdv~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].xc                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].xc~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][0]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][1]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][2]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][2]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][3]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][3]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][4]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][4]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][5]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][5]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][6]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][6]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][9]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][9]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][10]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][10]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][12]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][12]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][13]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][13]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][15]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][15]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][17]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][17]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][18]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][18]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][19]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][19]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][23]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][23]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][24]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][24]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][25]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][25]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][27]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][27]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][28]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][28]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][29]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][29]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][30]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][30]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][31]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][31]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][32]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][32]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][33]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][33]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][34]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][34]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][35]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][35]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][36]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][36]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][37]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][37]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][38]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][38]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][40]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][40]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][41]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][41]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][42]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][42]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][43]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][43]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][44]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][44]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][45]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][45]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][46]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][46]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][47]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][47]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][48]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][48]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][49]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][49]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][50]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][50]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][51]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][51]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][53]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][53]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][54]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][54]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][55]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][55]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][56]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][56]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][58]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][58]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][59]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][59]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][60]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][60]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][61]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][61]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][63]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][63]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.int[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.int[0]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.irqcause[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.irqcause[0]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.lbranch                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.lbranch~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][3]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][3]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][4]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][4]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][5]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][5]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][6]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][6]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][8]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][8]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][9]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][9]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][11]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][11]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][12]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][12]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][13]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][13]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][14]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][14]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][15]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][15]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][16]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][16]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][17]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][17]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][18]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][18]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][19]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][19]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][20]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][20]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][23]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][23]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][24]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][24]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][25]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][25]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][29]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][29]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][31]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][31]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][33]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][33]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][35]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][35]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][36]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][36]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][37]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][37]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][38]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][38]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][41]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][41]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][42]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][42]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][43]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][43]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][44]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][44]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][45]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][45]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][46]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][46]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][47]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][47]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][48]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][48]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][49]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][49]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][51]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][51]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][52]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][52]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][54]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][54]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][56]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][56]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][58]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][58]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][59]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][59]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][60]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][60]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][61]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][61]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][62]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][62]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][63]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][63]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][2]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][2]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][3]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][3]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][4]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][4]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][5]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][5]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][7]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][7]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][8]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][8]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][9]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][9]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][11]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][11]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][12]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][12]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][13]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][13]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][14]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][14]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][15]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][15]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][18]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][18]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][19]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][19]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][20]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][20]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][21]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][21]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][22]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][22]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][23]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][23]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][24]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][24]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][26]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][26]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][28]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][28]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][29]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][29]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][32]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][32]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][33]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][33]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][34]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][34]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][35]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][35]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][37]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][37]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][38]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][38]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][40]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][40]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][42]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][42]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][43]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][43]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][45]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][45]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][49]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][49]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][50]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][50]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][51]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][51]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][52]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][52]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][53]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][53]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][55]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][55]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][57]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][57]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][58]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][58]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][59]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][59]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][60]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][60]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][62]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][62]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][63]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][63]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.rstate.dhalt                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.rstate.dhalt~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.rstate.run                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.rstate.run~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.swap                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.swap~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0|gen_mult_pipe:\pipe2:arch0:dwm|p_i[1][31]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0|gen_mult_pipe:\pipe2:arch0:dwm|p_i[1][31]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[7]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[7]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[9]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[9]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[10]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[10]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[11]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[11]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[14]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[14]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[15]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[15]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[19]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[19]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[20]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[20]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[23]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[23]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[26]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[26]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.accen                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.accen~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acclo[27]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acclo[27]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.divrem1[2]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.divrem1[2]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.divrem1[5]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.divrem1[5]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.divrem1[20]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.divrem1[20]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.divrem1[21]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.divrem1[21]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.exc[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.exc[0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj1[9]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj1[9]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj2[2]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj2[2]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj2[3]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj2[3]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj2[4]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj2[4]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj2[11]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj2[11]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.flop[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.flop[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.flop[2]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.flop[2]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulctr1[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulctr1[0]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulctr1[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulctr1[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulctr2[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulctr2[0]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[4]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[4]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[5]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[5]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[6]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[6]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[8]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[8]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[11]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[11]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[13]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[13]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulo[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulo[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulo[11]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulo[11]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulo[16]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulo[16]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulo[17]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulo[17]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulo[23]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.mulo[23]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.class[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.class[0]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.exp[6]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.exp[6]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.exp[9]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.exp[9]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[3]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[3]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[8]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[8]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[14]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[14]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[16]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[16]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[17]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[17]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[18]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[18]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[23]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[23]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[24]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[24]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[27]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[27]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[28]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[28]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[30]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[30]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[37]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[37]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[40]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[40]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[45]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[45]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[48]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.mant[48]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.neg                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.neg~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.snan                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.snan~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.w[33]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.w[33]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.w[43]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.w[43]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.w[54]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.w[54]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.w[55]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.w[55]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1normadj[3]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1normadj[3]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.class[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.class[0]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.class[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.class[1]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[0]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[3]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[3]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[4]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[4]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[5]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[5]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[6]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[6]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[8]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[8]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[9]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[9]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[10]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[10]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[11]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[11]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[12]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[12]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[8]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[8]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[9]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[9]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[10]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[10]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[18]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[18]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[22]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[22]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[25]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[25]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[28]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[28]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[32]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[32]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[33]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[33]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[35]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[35]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[36]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[36]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[38]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[38]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[39]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[39]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[41]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[41]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[50]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[50]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[52]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[52]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[53]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[53]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.neg                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.neg~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.snan                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.snan~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[10]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[10]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[13]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[13]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[17]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[17]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[18]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[18]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[19]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[19]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[23]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[23]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[26]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[26]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[27]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[27]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[34]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[34]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[40]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[40]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[41]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[41]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[42]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[42]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[46]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[46]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[48]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[48]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[51]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[51]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[56]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[56]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[59]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[59]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[61]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[61]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[62]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[62]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2normadj[2]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2normadj[2]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2normadj[3]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2normadj[3]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.mant[45]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.mant[45]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.mant[47]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.mant[47]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.mant[50]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.mant[50]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.mant[53]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.mant[53]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.neg                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.neg~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.w[3]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.w[3]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.w[6]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.w[6]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.w[14]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.w[14]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.w[24]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.w[24]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.w[52]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.w[52]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[4]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[4]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[7]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[7]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[8]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[8]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[9]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[9]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[12]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[12]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[13]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[13]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[18]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[18]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[24]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[24]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[31]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[31]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[32]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[32]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[34]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[34]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[36]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[36]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[37]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[37]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[38]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[38]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[44]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[44]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[45]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[45]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[48]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[48]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[51]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[51]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[55]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[55]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[59]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[59]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.rmb[2]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.rmb[2]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.rs2[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.rs2[1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_addsub2                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_addsub2~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_div5                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_div5~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_finish                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_finish~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_flop1                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_flop1~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_fstoi4                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_fstoi4~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_min2                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_min2~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_mul5                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_mul5~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_opdone                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_opdone~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_sgn2                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_sgn2~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_sqrt7                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_sqrt7~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_sqrt9                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_sqrt9~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_sqrt10                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_sqrt10~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[6]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[6]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[7]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[7]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[8]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[8]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[10]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[10]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[15]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[15]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[18]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[18]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[21]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[21]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[26]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[26]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[27]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[27]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[28]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[28]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[29]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[29]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[32]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[32]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[33]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[33]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[34]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[34]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[37]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[37]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[38]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[38]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[41]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[41]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[44]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[44]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[49]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[49]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[50]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[50]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.sqrtctr[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.sqrtctr[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.sqrtctr[4]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.sqrtctr[4]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[0][10]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[0][10]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[0][16]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[0][16]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[0][26]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[0][26]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[0][37]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[0][37]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][2]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][2]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][7]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][7]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][8]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][8]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][16]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][16]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][18]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][18]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][19]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][19]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][36]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[1][36]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[2][22]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[2][22]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[3][32]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[3][32]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[4][32]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[4][32]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[4][34]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[4][34]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[4][38]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[4][38]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[5][38]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[5][38]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][0]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][12]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][12]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][14]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][14]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][18]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][18]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][19]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][19]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][21]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][21]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][23]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][23]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][29]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][29]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][31]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][31]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][34]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][34]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][35]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][35]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.valid[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.valid[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.lwrite4[4][0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.lwrite4[4][0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.lwrite4[5][0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.lwrite4[5][0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.lwrite4[6][0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.lwrite4[6][0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.lwrite4[7][0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.lwrite4[7][0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.lwrite4[15][0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.lwrite4[15][0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.lwrite4[17][0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.lwrite4[17][0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr1[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr1[0]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr1[3]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr1[3]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr2[3]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr2[3]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr3[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr3[0]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr3[2]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr3[2]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr3[3]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr3[3]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr3[4]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr3[4]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr4[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr4[1]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr4[3]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr4[3]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[3]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[6]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[6]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[20]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[20]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[21]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[21]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[25]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[25]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[33]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[33]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[35]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[35]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[37]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[37]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[39]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[39]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[42]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[42]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[47]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[47]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[48]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[48]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[49]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[49]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[50]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[50]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[51]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[51]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[52]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[52]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[57]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[57]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[60]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[60]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[62]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0|r2.wdata[62]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[0][4]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[0][4]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[0][44]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[0][44]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[0][51]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[0][51]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[0][52]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[0][52]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[2][0]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[2][0]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[2][41]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[2][41]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.busy                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.busy~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.cmd.regno[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.cmd.regno[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.cmd.valid                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.cmd.valid~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[0][6]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[0][6]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[0][30]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[0][30]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[1][19]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[1][19]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.haddr[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.haddr[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.haddr[6]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.haddr[6]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.hsel[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.hsel[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.hwdata[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.hwdata[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Location ;                ;              ; ADC_CONVST      ; PIN_U9        ; QSF Assignment ;
; Location ;                ;              ; ADC_SCK         ; PIN_V10       ; QSF Assignment ;
; Location ;                ;              ; ADC_SDI         ; PIN_AC4       ; QSF Assignment ;
; Location ;                ;              ; ADC_SDO         ; PIN_AD4       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[0]   ; PIN_AG13      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[10]  ; PIN_AF15      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[11]  ; PIN_AG16      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[12]  ; PIN_AH11      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[13]  ; PIN_AH12      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[14]  ; PIN_AH9       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[15]  ; PIN_AG11      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[1]   ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[2]   ; PIN_AG10      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[3]   ; PIN_AG9       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[4]   ; PIN_U14       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[5]   ; PIN_U13       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[6]   ; PIN_AG8       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[7]   ; PIN_AH8       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[8]   ; PIN_AF17      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[9]   ; PIN_AE15      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_RESET_N ; PIN_AH7       ; QSF Assignment ;
; Location ;                ;              ; HDMI_I2C_SCL    ; PIN_U10       ; QSF Assignment ;
; Location ;                ;              ; HDMI_I2C_SDA    ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; HDMI_I2S        ; PIN_T13       ; QSF Assignment ;
; Location ;                ;              ; HDMI_LRCLK      ; PIN_T11       ; QSF Assignment ;
; Location ;                ;              ; HDMI_MCLK       ; PIN_U11       ; QSF Assignment ;
; Location ;                ;              ; HDMI_SCLK       ; PIN_T12       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_CLK     ; PIN_AG5       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_DE      ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[0]    ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[10]   ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[11]   ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[12]   ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[13]   ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[14]   ; PIN_AF8       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[15]   ; PIN_AF5       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[16]   ; PIN_AE4       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[17]   ; PIN_AH2       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[18]   ; PIN_AH4       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[19]   ; PIN_AH5       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[1]    ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[20]   ; PIN_AH6       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[21]   ; PIN_AG6       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[22]   ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[23]   ; PIN_AE8       ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[2]    ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[3]    ; PIN_Y8        ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[4]    ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[5]    ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[6]    ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[7]    ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[8]    ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_D[9]    ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_HS      ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_INT     ; PIN_AF11      ; QSF Assignment ;
; Location ;                ;              ; HDMI_TX_VS      ; PIN_V13       ; QSF Assignment ;
+----------+----------------+--------------+-----------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 61686 ) ; 0.00 % ( 0 / 61686 )       ; 0.00 % ( 0 / 61686 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 61686 ) ; 0.00 % ( 0 / 61686 )       ; 0.00 % ( 0 / 61686 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 61479 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 189 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 18 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/github/grlib-gpl-2020.2-b4254/designs/noelv-terasic-de10-nano/output_files/noelvmp.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 28,602 / 41,910       ; 68 %  ;
; ALMs needed [=A-B+C]                                        ; 28,602                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 31,219 / 41,910       ; 74 %  ;
;         [a] ALMs used for LUT logic and registers           ; 5,464                 ;       ;
;         [b] ALMs used for LUT logic                         ; 21,698                ;       ;
;         [c] ALMs used for registers                         ; 4,057                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 3,671 / 41,910        ; 9 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1,054 / 41,910        ; 3 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 33                    ;       ;
;         [c] Due to LAB input limits                         ; 1,021                 ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 3,835 / 4,191         ; 92 %  ;
;     -- Logic LABs                                           ; 3,835                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 40,708                ;       ;
;     -- 7 input functions                                    ; 2,077                 ;       ;
;     -- 6 input functions                                    ; 11,284                ;       ;
;     -- 5 input functions                                    ; 8,739                 ;       ;
;     -- 4 input functions                                    ; 7,348                 ;       ;
;     -- <=3 input functions                                  ; 11,260                ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,632                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 21,529                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 19,040 / 83,820       ; 23 %  ;
;         -- Secondary logic registers                        ; 2,489 / 83,820        ; 3 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 19,302                ;       ;
;         -- Routing optimization registers                   ; 2,227                 ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 89 / 314              ; 28 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 161 / 553             ; 29 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 864,768 / 5,662,720   ; 15 %  ;
; Total block memory implementation bits                      ; 1,648,640 / 5,662,720 ; 29 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 10 / 112              ; 9 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 3                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 39.3% / 39.0% / 40.5% ;       ;
; Peak interconnect usage (total/H/V)                         ; 79.2% / 80.1% / 77.8% ;       ;
; Maximum fan-out                                             ; 21479                 ;       ;
; Highest non-global fan-out                                  ; 10821                 ;       ;
; Total fan-out                                               ; 275017                ;       ;
; Average fan-out                                             ; 4.15                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                  ;
+-------------------------------------------------------------+------------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 28544 / 41910 ( 68 % ) ; 58 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 28544                  ; 58                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 31145 / 41910 ( 74 % ) ; 75 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 5440                   ; 24                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 21668                  ; 31                   ; 0                              ;
;         [c] ALMs used for registers                         ; 4037                   ; 20                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 3655 / 41910 ( 9 % )   ; 17 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1054 / 41910 ( 3 % )   ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 33                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 1021                   ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                            ;
;                                                             ;                        ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 3827 / 4191 ( 91 % )   ; 11 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 3827                   ; 11                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 40606                  ; 102                  ; 0                              ;
;     -- 7 input functions                                    ; 2077                   ; 0                    ; 0                              ;
;     -- 6 input functions                                    ; 11271                  ; 13                   ; 0                              ;
;     -- 5 input functions                                    ; 8714                   ; 25                   ; 0                              ;
;     -- 4 input functions                                    ; 7330                   ; 18                   ; 0                              ;
;     -- <=3 input functions                                  ; 11214                  ; 46                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 3618                   ; 14                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                                ;
;         -- Primary logic registers                          ; 18954 / 83820 ( 23 % ) ; 86 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 2485 / 83820 ( 3 % )   ; 4 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                                ;
;         -- Design implementation registers                  ; 19215                  ; 87                   ; 0                              ;
;         -- Routing optimization registers                   ; 2224                   ; 3                    ; 0                              ;
;                                                             ;                        ;                      ;                                ;
;                                                             ;                        ;                      ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                              ;
; I/O pins                                                    ; 87                     ; 0                    ; 2                              ;
; I/O registers                                               ; 0                      ; 0                    ; 0                              ;
; Total block memory bits                                     ; 864768                 ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 1648640                ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 161 / 553 ( 29 % )     ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 10 / 112 ( 8 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )      ; 0 / 116 ( 0 % )      ; 1 / 116 ( < 1 % )              ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )       ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                        ;                      ;                                ;
; Connections                                                 ;                        ;                      ;                                ;
;     -- Input Connections                                    ; 21711                  ; 131                  ; 1                              ;
;     -- Registered Input Connections                         ; 21440                  ; 99                   ; 0                              ;
;     -- Output Connections                                   ; 10                     ; 108                  ; 21725                          ;
;     -- Registered Output Connections                        ; 0                      ; 108                  ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Internal Connections                                        ;                        ;                      ;                                ;
;     -- Total Connections                                    ; 279808                 ; 795                  ; 21768                          ;
;     -- Registered Connections                               ; 114773                 ; 584                  ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; External Connections                                        ;                        ;                      ;                                ;
;     -- Top                                                  ; 0                      ; 117                  ; 21604                          ;
;     -- sld_hub:auto_hub                                     ; 117                    ; 0                    ; 122                            ;
;     -- hard_block:auto_generated_inst                       ; 21604                  ; 122                  ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Partition Interface                                         ;                        ;                      ;                                ;
;     -- Input Ports                                          ; 78                     ; 43                   ; 5                              ;
;     -- Output Ports                                         ; 54                     ; 60                   ; 12                             ;
;     -- Bidir Ports                                          ; 0                      ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Registered Ports                                            ;                        ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 4                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 27                   ; 0                              ;
;                                                             ;                        ;                      ;                                ;
; Port Connectivity                                           ;                        ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 9                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 25                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 30                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 44                   ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[0]    ; V12   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[10]   ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[11]   ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[12]   ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[13]   ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[14]   ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[15]   ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[16]   ; D12   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[17]   ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[18]   ; C12   ; 8A       ; 40           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[19]   ; AD17  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[1]    ; E8    ; 8A       ; 38           ; 81           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[20]   ; AC23  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[21]   ; AC22  ; 4A       ; 84           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[22]   ; Y19   ; 5A       ; 89           ; 4            ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[23]   ; AB23  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[24]   ; AA19  ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[25]   ; W11   ; 3B       ; 32           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[26]   ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[27]   ; W14   ; 4A       ; 60           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[28]   ; Y18   ; 5A       ; 89           ; 6            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[29]   ; Y17   ; 5A       ; 89           ; 6            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[2]    ; W12   ; 3B       ; 40           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[30]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[31]   ; AB26  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[32]   ; Y11   ; 3A       ; 8            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[33]   ; AA26  ; 5B       ; 89           ; 23           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[34]   ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[35]   ; AA11  ; 3A       ; 8            ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[3]    ; D11   ; 8A       ; 32           ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[4]    ; D8    ; 8A       ; 38           ; 81           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[5]    ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[6]    ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[7]    ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[8]    ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; GPIO_0[9]    ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; GPIO_1[0]  ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[10] ; AG25  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[11] ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[12] ; AH24  ; 4A       ; 80           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[13] ; AF25  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[14] ; AG23  ; 4A       ; 78           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[15] ; AF23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[16] ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[17] ; AH22  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[18] ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[19] ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[1]  ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[20] ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[21] ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[22] ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[23] ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[24] ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[25] ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[26] ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[27] ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[28] ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[29] ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[2]  ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[30] ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[31] ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[32] ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[33] ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[34] ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[35] ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[3]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[4]  ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[5]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[6]  ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[7]  ; AF27  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[8]  ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1[9]  ; AH27  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Led[0]     ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Led[1]     ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Led[2]     ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Led[3]     ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Led[4]     ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Led[5]     ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Led[6]     ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Led[7]     ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 4 / 16 ( 25 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 7 / 32 ( 22 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 49 / 68 ( 72 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; GPIO_0[35]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; GPIO_0[34]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; GPIO_1[2]                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[26]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; GPIO_0[24]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; GPIO_1[21]                      ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; Led[7]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; Led[1]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; GPIO_0[33]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; GPIO_0[23]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; GPIO_0[30]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; GPIO_0[31]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; GPIO_0[21]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; GPIO_0[20]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; GPIO_1[1]                       ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 67         ; 3A             ; GPIO_0[10]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; GPIO_0[19]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; GPIO_0[17]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; GPIO_0[14]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; GPIO_1[3]                       ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; GPIO_0[13]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; GPIO_1[35]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; GPIO_1[34]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; GPIO_1[33]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; GPIO_1[23]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; GPIO_0[12]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; GPIO_0[15]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; GPIO_1[6]                       ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; Led[5]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; GPIO_0[8]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 118        ; 3B             ; GPIO_0[6]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A             ; GPIO_1[30]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; GPIO_1[31]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; GPIO_1[25]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; GPIO_1[22]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; GPIO_1[15]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; GPIO_1[13]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 212        ; 5A             ; Led[4]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; GPIO_1[7]                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF28     ; 209        ; 4A             ; GPIO_1[5]                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 4A             ; GPIO_0[11]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; GPIO_1[32]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; GPIO_1[28]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; GPIO_1[26]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; GPIO_1[24]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; GPIO_1[19]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; GPIO_1[14]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ; 195        ; 4A             ; GPIO_1[16]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; GPIO_1[10]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 198        ; 4A             ; GPIO_1[8]                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; GPIO_1[4]                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 123        ; 3B             ; GPIO_0[9]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A             ; GPIO_0[5]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; GPIO_0[7]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; GPIO_1[29]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; GPIO_1[27]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; GPIO_1[18]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; GPIO_1[17]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; GPIO_1[20]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; GPIO_1[12]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; GPIO_1[11]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; GPIO_1[9]                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; GPIO_0[18]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; GPIO_0[4]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; GPIO_0[3]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; GPIO_0[16]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; GPIO_0[1]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; GPIO_0[0]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; Led[3]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; Led[2]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; GPIO_0[25]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; GPIO_0[2]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; GPIO_0[27]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; Led[0]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; GPIO_0[32]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; GPIO_1[0]                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; Led[6]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; GPIO_0[29]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; GPIO_0[28]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; GPIO_0[22]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; Led[5]       ; Incomplete set of assignments ;
; Led[6]       ; Incomplete set of assignments ;
; Led[7]       ; Incomplete set of assignments ;
; GPIO_1[0]    ; Incomplete set of assignments ;
; GPIO_1[1]    ; Incomplete set of assignments ;
; Led[1]       ; Incomplete set of assignments ;
; GPIO_1[35]   ; Incomplete set of assignments ;
; FPGA_CLK2_50 ; Incomplete set of assignments ;
; FPGA_CLK3_50 ; Incomplete set of assignments ;
; SW[0]        ; Incomplete set of assignments ;
; SW[1]        ; Incomplete set of assignments ;
; SW[2]        ; Incomplete set of assignments ;
; Led[0]       ; Incomplete set of assignments ;
; Led[2]       ; Incomplete set of assignments ;
; Led[3]       ; Incomplete set of assignments ;
; Led[4]       ; Incomplete set of assignments ;
; GPIO_0[7]    ; Incomplete set of assignments ;
; GPIO_0[8]    ; Incomplete set of assignments ;
; GPIO_0[9]    ; Incomplete set of assignments ;
; GPIO_0[10]   ; Incomplete set of assignments ;
; GPIO_0[11]   ; Incomplete set of assignments ;
; GPIO_0[12]   ; Incomplete set of assignments ;
; GPIO_0[13]   ; Incomplete set of assignments ;
; GPIO_0[14]   ; Incomplete set of assignments ;
; GPIO_0[15]   ; Incomplete set of assignments ;
; GPIO_0[16]   ; Incomplete set of assignments ;
; GPIO_0[17]   ; Incomplete set of assignments ;
; GPIO_0[18]   ; Incomplete set of assignments ;
; GPIO_0[19]   ; Incomplete set of assignments ;
; GPIO_0[20]   ; Incomplete set of assignments ;
; GPIO_0[21]   ; Incomplete set of assignments ;
; GPIO_0[22]   ; Incomplete set of assignments ;
; GPIO_0[23]   ; Incomplete set of assignments ;
; GPIO_0[24]   ; Incomplete set of assignments ;
; GPIO_0[25]   ; Incomplete set of assignments ;
; GPIO_0[26]   ; Incomplete set of assignments ;
; GPIO_0[27]   ; Incomplete set of assignments ;
; GPIO_0[28]   ; Incomplete set of assignments ;
; GPIO_0[29]   ; Incomplete set of assignments ;
; GPIO_0[30]   ; Incomplete set of assignments ;
; GPIO_0[31]   ; Incomplete set of assignments ;
; GPIO_0[32]   ; Incomplete set of assignments ;
; GPIO_0[33]   ; Incomplete set of assignments ;
; GPIO_1[2]    ; Incomplete set of assignments ;
; GPIO_1[3]    ; Incomplete set of assignments ;
; GPIO_1[4]    ; Incomplete set of assignments ;
; GPIO_1[5]    ; Incomplete set of assignments ;
; GPIO_1[6]    ; Incomplete set of assignments ;
; GPIO_1[7]    ; Incomplete set of assignments ;
; GPIO_1[8]    ; Incomplete set of assignments ;
; GPIO_1[9]    ; Incomplete set of assignments ;
; GPIO_1[10]   ; Incomplete set of assignments ;
; GPIO_1[11]   ; Incomplete set of assignments ;
; GPIO_1[12]   ; Incomplete set of assignments ;
; GPIO_1[13]   ; Incomplete set of assignments ;
; GPIO_1[14]   ; Incomplete set of assignments ;
; GPIO_1[15]   ; Incomplete set of assignments ;
; GPIO_1[16]   ; Incomplete set of assignments ;
; GPIO_1[17]   ; Incomplete set of assignments ;
; GPIO_1[18]   ; Incomplete set of assignments ;
; GPIO_1[19]   ; Incomplete set of assignments ;
; GPIO_1[20]   ; Incomplete set of assignments ;
; GPIO_1[21]   ; Incomplete set of assignments ;
; GPIO_1[22]   ; Incomplete set of assignments ;
; GPIO_1[23]   ; Incomplete set of assignments ;
; GPIO_1[24]   ; Incomplete set of assignments ;
; GPIO_1[25]   ; Incomplete set of assignments ;
; GPIO_1[26]   ; Incomplete set of assignments ;
; GPIO_1[27]   ; Incomplete set of assignments ;
; GPIO_1[28]   ; Incomplete set of assignments ;
; GPIO_1[29]   ; Incomplete set of assignments ;
; GPIO_1[30]   ; Incomplete set of assignments ;
; GPIO_1[31]   ; Incomplete set of assignments ;
; GPIO_1[32]   ; Incomplete set of assignments ;
; GPIO_1[33]   ; Incomplete set of assignments ;
; GPIO_1[34]   ; Incomplete set of assignments ;
; KEY[0]       ; Incomplete set of assignments ;
; SW[3]        ; Incomplete set of assignments ;
; FPGA_CLK1_50 ; Incomplete set of assignments ;
; GPIO_0[34]   ; Incomplete set of assignments ;
; GPIO_0[35]   ; Incomplete set of assignments ;
; GPIO_0[0]    ; Incomplete set of assignments ;
; GPIO_0[1]    ; Incomplete set of assignments ;
; GPIO_0[3]    ; Incomplete set of assignments ;
; GPIO_0[2]    ; Incomplete set of assignments ;
; GPIO_0[4]    ; Incomplete set of assignments ;
; GPIO_0[5]    ; Incomplete set of assignments ;
; GPIO_0[6]    ; Incomplete set of assignments ;
; KEY[1]       ; Incomplete set of assignments ;
+--------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                                                        ;                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; clkgen:clkgen0|clkgen_altera_mf:\cyc5:v|altera_pll:sdclk_pll|altpll:\nosd:altpll0|altpll_e1r:auto_generated|generic_pll1~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                                                        ; Integer PLL               ;
;     -- PLL Location                                                                                                                                    ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                         ; Global Clock              ;
;     -- PLL Bandwidth                                                                                                                                   ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                                         ; 2100000 to 1400000 Hz     ;
;     -- Reference Clock Frequency                                                                                                                       ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                                                      ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                                               ; 300.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                                              ; Normal                    ;
;     -- PLL Freq Min Lock                                                                                                                               ; 50.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                                                               ; 133.333333 MHz            ;
;     -- PLL Enable                                                                                                                                      ; On                        ;
;     -- PLL Fractional Division                                                                                                                         ; N/A                       ;
;     -- M Counter                                                                                                                                       ; 12                        ;
;     -- N Counter                                                                                                                                       ; 2                         ;
;     -- PLL Refclk Select                                                                                                                               ;                           ;
;             -- PLL Refclk Select Location                                                                                                              ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                      ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                      ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                                                         ; N/A                       ;
;             -- CORECLKIN source                                                                                                                        ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                                                      ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                                                       ; N/A                       ;
;             -- RXIQCLKIN source                                                                                                                        ; N/A                       ;
;             -- CLKIN(0) source                                                                                                                         ; FPGA_CLK1_50~input        ;
;             -- CLKIN(1) source                                                                                                                         ; N/A                       ;
;             -- CLKIN(2) source                                                                                                                         ; N/A                       ;
;             -- CLKIN(3) source                                                                                                                         ; N/A                       ;
;     -- PLL Output Counter                                                                                                                              ;                           ;
;         -- clkgen:clkgen0|clkgen_altera_mf:\cyc5:v|altera_pll:sdclk_pll|altpll:\nosd:altpll0|altpll_e1r:auto_generated|generic_pll1~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                                                  ; 50.0 MHz                  ;
;             -- Output Clock Location                                                                                                                   ; PLLOUTPUTCOUNTER_X0_Y4_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                  ; Off                       ;
;             -- Duty Cycle                                                                                                                              ; 50.0000                   ;
;             -- Phase Shift                                                                                                                             ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                               ; 6                         ;
;             -- C Counter PH Mux PRST                                                                                                                   ; 0                         ;
;             -- C Counter PRST                                                                                                                          ; 1                         ;
;                                                                                                                                                        ;                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |noelvmp                                                                                                                                ; 28601.7 (16.0)       ; 31217.5 (16.4)                   ; 3669.4 (0.5)                                      ; 1053.5 (0.1)                     ; 0.0 (0.0)            ; 40708 (34)          ; 21529 (26)                ; 0 (0)         ; 864768            ; 161   ; 10         ; 89   ; 0            ; |noelvmp                                                                                                                                                                                                                                                                                                                                            ; noelvmp                           ; work         ;
;    |ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|                                                                                              ; 135.2 (0.0)          ; 162.7 (0.0)                      ; 27.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 251 (0)             ; 201 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0                                                                                                                                                                                                                                                                                                      ; ahbjtag                           ; gaisler      ;
;       |ahbmst:ahbmst0|                                                                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|ahbmst:ahbmst0                                                                                                                                                                                                                                                                                       ; ahbmst                            ; grlib        ;
;       |jtagcom2:\newcom:jtagcom0|                                                                                                       ; 133.4 (133.4)        ; 160.9 (160.9)                    ; 27.5 (27.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 248 (248)           ; 199 (199)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0                                                                                                                                                                                                                                                                            ; jtagcom2                          ; gaisler      ;
;       |tap:tap0|                                                                                                                        ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|tap:tap0                                                                                                                                                                                                                                                                                             ; tap                               ; techmap      ;
;          |altera_tap:\alt:u0|                                                                                                           ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0                                                                                                                                                                                                                                                                          ; altera_tap                        ; techmap      ;
;             |sld_virtual_jtag:u0|                                                                                                       ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0                                                                                                                                                                                                                                                      ; sld_virtual_jtag                  ; work         ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                                                                                   ; sld_virtual_jtag_basic            ; work         ;
;    |ahbram:\gen_soc:ahbram1|                                                                                                            ; 69.2 (69.2)          ; 76.5 (76.5)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (113)           ; 23 (23)                   ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1                                                                                                                                                                                                                                                                                                                    ; ahbram                            ; gaisler      ;
;       |syncrambw:aram|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram                                                                                                                                                                                                                                                                                                     ; syncrambw                         ; techmap      ;
;          |syncram:\nosbw:rx:0:x0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:0:x0                                                                                                                                                                                                                                                                              ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                       ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                  ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                     ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:10:x0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:10:x0                                                                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:10:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:10:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:10:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:10:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                    ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:11:x0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:11:x0                                                                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:11:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:11:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:11:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:11:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                    ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:12:x0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:12:x0                                                                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:12:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:12:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:12:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:12:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                    ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:13:x0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:13:x0                                                                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:13:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:13:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:13:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:13:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                    ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:14:x0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:14:x0                                                                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:14:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:14:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:14:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:14:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                    ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:15:x0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:15:x0                                                                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:15:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:15:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:15:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:15:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                    ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:1:x0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:1:x0                                                                                                                                                                                                                                                                              ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                       ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                  ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                     ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:2:x0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:2:x0                                                                                                                                                                                                                                                                              ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                       ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                  ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                     ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:3:x0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:3:x0                                                                                                                                                                                                                                                                              ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                       ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                  ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                     ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:4:x0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:4:x0                                                                                                                                                                                                                                                                              ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:4:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                       ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:4:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                  ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:4:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:4:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                     ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:5:x0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:5:x0                                                                                                                                                                                                                                                                              ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:5:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                       ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:5:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                  ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:5:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:5:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                     ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:6:x0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:6:x0                                                                                                                                                                                                                                                                              ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:6:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                       ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:6:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                  ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:6:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:6:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                     ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:7:x0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:7:x0                                                                                                                                                                                                                                                                              ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:7:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                       ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:7:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                  ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:7:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:7:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                     ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:8:x0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:8:x0                                                                                                                                                                                                                                                                              ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:8:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                       ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:8:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                  ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:8:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:8:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                     ; altsyncram_gdp3                   ; work         ;
;          |syncram:\nosbw:rx:9:x0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:9:x0                                                                                                                                                                                                                                                                              ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:9:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                       ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:9:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                                  ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:9:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                      |altsyncram_gdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:9:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated                                                                                                                                                                                     ; altsyncram_gdp3                   ; work         ;
;    |ahbrom:\gen_soc:brom|                                                                                                               ; 26.6 (26.6)          ; 29.4 (29.4)                      ; 2.9 (2.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 45 (45)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|ahbrom:\gen_soc:brom                                                                                                                                                                                                                                                                                                                       ; ahbrom                            ; work         ;
;    |ahbuart:\gen_soc:dcomgen:dcom0|                                                                                                     ; 156.9 (0.0)          ; 174.0 (0.0)                      ; 19.1 (0.0)                                        ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 265 (0)             ; 225 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|ahbuart:\gen_soc:dcomgen:dcom0                                                                                                                                                                                                                                                                                                             ; ahbuart                           ; gaisler      ;
;       |ahbmst:ahbmst0|                                                                                                                  ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|ahbuart:\gen_soc:dcomgen:dcom0|ahbmst:ahbmst0                                                                                                                                                                                                                                                                                              ; ahbmst                            ; grlib        ;
;       |dcom:dcom0|                                                                                                                      ; 45.8 (45.8)          ; 50.8 (50.8)                      ; 6.3 (6.3)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 67 (67)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0                                                                                                                                                                                                                                                                                                  ; dcom                              ; gaisler      ;
;       |dcom_uart:dcom_uart0|                                                                                                            ; 109.4 (109.4)        ; 121.6 (121.6)                    ; 12.9 (12.9)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 195 (195)           ; 125 (125)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0                                                                                                                                                                                                                                                                                        ; dcom_uart                         ; gaisler      ;
;    |clkgen:clkgen0|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|clkgen:clkgen0                                                                                                                                                                                                                                                                                                                             ; clkgen                            ; techmap      ;
;       |clkgen_altera_mf:\cyc5:v|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|clkgen:clkgen0|clkgen_altera_mf:\cyc5:v                                                                                                                                                                                                                                                                                                    ; clkgen_altera_mf                  ; techmap      ;
;          |altera_pll:sdclk_pll|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|clkgen:clkgen0|clkgen_altera_mf:\cyc5:v|altera_pll:sdclk_pll                                                                                                                                                                                                                                                                               ; altera_pll                        ; techmap      ;
;             |altpll:\nosd:altpll0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|clkgen:clkgen0|clkgen_altera_mf:\cyc5:v|altera_pll:sdclk_pll|altpll:\nosd:altpll0                                                                                                                                                                                                                                                          ; altpll                            ; work         ;
;                |altpll_e1r:auto_generated|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|clkgen:clkgen0|clkgen_altera_mf:\cyc5:v|altera_pll:sdclk_pll|altpll:\nosd:altpll0|altpll_e1r:auto_generated                                                                                                                                                                                                                                ; altpll_e1r                        ; work         ;
;    |grgpio:\gen_soc:gpio0:grgpio0|                                                                                                      ; 18.5 (18.5)          ; 22.7 (22.7)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|grgpio:\gen_soc:gpio0:grgpio0                                                                                                                                                                                                                                                                                                              ; grgpio                            ; gaisler      ;
;    |noelvsys:\gen_soc:noelv0|                                                                                                           ; 28120.9 (0.7)        ; 30659.4 (0.7)                    ; 3589.9 (0.0)                                      ; 1051.4 (0.0)                     ; 0.0 (0.0)            ; 39867 (1)           ; 20910 (1)                 ; 0 (0)         ; 340480            ; 97    ; 10         ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0                                                                                                                                                                                                                                                                                                                   ; noelvsys                          ; gaisler      ;
;       |ahbctrl:ac0|                                                                                                                     ; 431.3 (431.3)        ; 484.1 (484.1)                    ; 55.6 (55.6)                                       ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 852 (852)           ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbctrl:ac0                                                                                                                                                                                                                                                                                                       ; ahbctrl                           ; grlib        ;
;       |ahbtrace_mmb:ahbtrace0|                                                                                                          ; 425.5 (425.5)        ; 467.3 (467.3)                    ; 48.0 (48.0)                                       ; 6.2 (6.2)                        ; 0.0 (0.0)            ; 681 (681)           ; 325 (325)                 ; 0 (0)         ; 28672             ; 14    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0                                                                                                                                                                                                                                                                                            ; ahbtrace_mmb                      ; gaisler      ;
;          |syncram64:\mem128:ram0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0                                                                                                                                                                                                                                                                     ; syncram64                         ; techmap      ;
;             |syncram:\nopar:nos64:x0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0|syncram:\nopar:nos64:x0                                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;                |altera_syncram:\alt:x0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                   |altera_syncram_dp:u0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                      |altsyncram:u0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                         |altsyncram_hdp3:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated                                                                                                                                                    ; altsyncram_hdp3                   ; work         ;
;             |syncram:\nopar:nos64:x1|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0|syncram:\nopar:nos64:x1                                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;                |altera_syncram:\alt:x0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0                                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                   |altera_syncram_dp:u0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                      |altsyncram:u0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                         |altsyncram_hdp3:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated                                                                                                                                                    ; altsyncram_hdp3                   ; work         ;
;          |syncram64:\mem32:0:ram0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0                                                                                                                                                                                                                                                                    ; syncram64                         ; techmap      ;
;             |syncram:\nopar:nos64:x0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0|syncram:\nopar:nos64:x0                                                                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                |altera_syncram:\alt:x0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                   |altera_syncram_dp:u0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                      |altsyncram:u0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                         |altsyncram_hdp3:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated                                                                                                                                                   ; altsyncram_hdp3                   ; work         ;
;             |syncram:\nopar:nos64:x1|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0|syncram:\nopar:nos64:x1                                                                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                |altera_syncram:\alt:x0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0                                                                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                   |altera_syncram_dp:u0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                      |altsyncram:u0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                         |altsyncram_hdp3:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated                                                                                                                                                   ; altsyncram_hdp3                   ; work         ;
;          |syncram64:\mem32:1:ram0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0                                                                                                                                                                                                                                                                    ; syncram64                         ; techmap      ;
;             |syncram:\nopar:nos64:x0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0|syncram:\nopar:nos64:x0                                                                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                |altera_syncram:\alt:x0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0                                                                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                   |altera_syncram_dp:u0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                      |altsyncram:u0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                         |altsyncram_hdp3:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated                                                                                                                                                   ; altsyncram_hdp3                   ; work         ;
;             |syncram:\nopar:nos64:x1|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0|syncram:\nopar:nos64:x1                                                                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                |altera_syncram:\alt:x0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0                                                                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                   |altera_syncram_dp:u0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                      |altsyncram:u0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                         |altsyncram_hdp3:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated                                                                                                                                                   ; altsyncram_hdp3                   ; work         ;
;          |syncram:\mem64:ram0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram:\mem64:ram0                                                                                                                                                                                                                                                                        ; syncram                           ; techmap      ;
;             |altera_syncram:\alt:x0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram:\mem64:ram0|altera_syncram:\alt:x0                                                                                                                                                                                                                                                 ; altera_syncram                    ; techmap      ;
;                |altera_syncram_dp:u0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram:\mem64:ram0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                                                            ; altera_syncram_dp                 ; techmap      ;
;                   |altsyncram:u0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram:\mem64:ram0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;                      |altsyncram_hdp3:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram:\mem64:ram0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated                                                                                                                                                                               ; altsyncram_hdp3                   ; work         ;
;       |apbctrl:\no_dual_apb_gen:ap0|                                                                                                    ; 93.0 (0.0)           ; 116.6 (0.0)                      ; 23.9 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 173 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0                                                                                                                                                                                                                                                                                      ; apbctrl                           ; grlib        ;
;          |apbctrlx:apbx|                                                                                                                ; 93.0 (93.0)          ; 116.6 (116.6)                    ; 23.9 (23.9)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 173 (173)           ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx                                                                                                                                                                                                                                                                        ; apbctrlx                          ; grlib        ;
;       |apbuart:uart0|                                                                                                                   ; 182.1 (182.1)        ; 205.8 (205.8)                    ; 24.2 (24.2)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 239 (239)           ; 279 (279)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|apbuart:uart0                                                                                                                                                                                                                                                                                                     ; apbuart                           ; gaisler      ;
;       |clint_ahb:clint0|                                                                                                                ; 188.5 (188.5)        ; 223.4 (223.4)                    ; 39.8 (39.8)                                       ; 4.9 (4.9)                        ; 0.0 (0.0)            ; 250 (250)           ; 342 (342)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|clint_ahb:clint0                                                                                                                                                                                                                                                                                                  ; clint_ahb                         ; gaisler      ;
;       |gptimer:gpt0|                                                                                                                    ; 140.5 (140.5)        ; 157.8 (157.8)                    ; 18.1 (18.1)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 229 (229)           ; 211 (211)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|gptimer:gpt0                                                                                                                                                                                                                                                                                                      ; gptimer                           ; gaisler      ;
;       |grplic_ahb:grplic0|                                                                                                              ; 299.6 (272.8)        ; 378.9 (348.9)                    ; 86.6 (83.3)                                       ; 7.3 (7.1)                        ; 0.0 (0.0)            ; 440 (377)           ; 477 (470)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0                                                                                                                                                                                                                                                                                                ; grplic_ahb                        ; gaisler      ;
;          |plic_encoder:\encoders:0:encoder|                                                                                             ; 7.0 (7.0)            ; 7.3 (7.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|plic_encoder:\encoders:0:encoder                                                                                                                                                                                                                                                               ; plic_encoder                      ; gaisler      ;
;          |plic_encoder:\encoders:1:encoder|                                                                                             ; 4.8 (4.8)            ; 6.9 (6.9)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|plic_encoder:\encoders:1:encoder                                                                                                                                                                                                                                                               ; plic_encoder                      ; gaisler      ;
;          |plic_encoder:\encoders:2:encoder|                                                                                             ; 4.5 (4.5)            ; 5.6 (5.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|plic_encoder:\encoders:2:encoder                                                                                                                                                                                                                                                               ; plic_encoder                      ; gaisler      ;
;          |plic_encoder:\encoders:3:encoder|                                                                                             ; 2.2 (2.2)            ; 2.9 (2.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|plic_encoder:\encoders:3:encoder                                                                                                                                                                                                                                                               ; plic_encoder                      ; gaisler      ;
;          |plic_gateway:\gateways:1:gateway|                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|plic_gateway:\gateways:1:gateway                                                                                                                                                                                                                                                               ; plic_gateway                      ; gaisler      ;
;          |plic_gateway:\gateways:2:gateway|                                                                                             ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|plic_gateway:\gateways:2:gateway                                                                                                                                                                                                                                                               ; plic_gateway                      ; gaisler      ;
;          |plic_gateway:\gateways:3:gateway|                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|plic_gateway:\gateways:3:gateway                                                                                                                                                                                                                                                               ; plic_gateway                      ; gaisler      ;
;          |plic_target:\targets:0:target|                                                                                                ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|plic_target:\targets:0:target                                                                                                                                                                                                                                                                  ; plic_target                       ; gaisler      ;
;          |plic_target:\targets:1:target|                                                                                                ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|plic_target:\targets:1:target                                                                                                                                                                                                                                                                  ; plic_target                       ; gaisler      ;
;       |noelvcpu:\cpuloop:0:core|                                                                                                        ; 25878.8 (0.0)        ; 28069.9 (0.0)                    ; 3200.1 (0.0)                                      ; 1009.0 (0.0)                     ; 0.0 (0.0)            ; 36414 (0)           ; 18577 (0)                 ; 0 (0)         ; 311808            ; 83    ; 10         ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core                                                                                                                                                                                                                                                                                          ; noelvcpu                          ; gaisler      ;
;          |cpucorenv:u0|                                                                                                                 ; 25878.8 (1.3)        ; 28069.9 (1.9)                    ; 3200.1 (0.7)                                      ; 1009.0 (0.0)                     ; 0.0 (0.0)            ; 36414 (3)           ; 18577 (1)                 ; 0 (0)         ; 311808            ; 83    ; 10         ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0                                                                                                                                                                                                                                                                             ; cpucorenv                         ; gaisler      ;
;             |bhtnv:bht0|                                                                                                                ; 2929.6 (2929.6)      ; 3174.6 (3174.6)                  ; 256.5 (256.5)                                     ; 11.5 (11.5)                      ; 0.0 (0.0)            ; 4170 (4170)         ; 991 (991)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0                                                                                                                                                                                                                                                                  ; bhtnv                             ; gaisler      ;
;             |btbnv:btb0|                                                                                                                ; 276.5 (276.5)        ; 634.4 (634.4)                    ; 358.3 (358.3)                                     ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 277 (277)           ; 1255 (1255)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0                                                                                                                                                                                                                                                                  ; btbnv                             ; gaisler      ;
;             |cachememnv:cmem1|                                                                                                          ; 440.1 (19.7)         ; 461.3 (19.7)                     ; 22.2 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 820 (44)            ; 871 (0)                   ; 0 (0)         ; 283136            ; 60    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1                                                                                                                                                                                                                                                            ; cachememnv                        ; gaisler      ;
;                |syncram:\dtagconf0:dtagloop:0:dtagsmem|                                                                                 ; 10.5 (10.5)          ; 11.0 (11.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 21 (21)                   ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:0:dtagsmem                                                                                                                                                                                                                     ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:0:dtagsmem|altera_syncram:\alt:x0                                                                                                                                                                                              ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:0:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                         ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:0:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                           ; altsyncram                        ; work         ;
;                            |altsyncram_bdp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:0:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_bdp3:auto_generated                                                                                                                            ; altsyncram_bdp3                   ; work         ;
;                |syncram:\dtagconf0:dtagloop:1:dtagsmem|                                                                                 ; 10.8 (10.8)          ; 11.1 (11.1)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 21 (21)                   ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:1:dtagsmem                                                                                                                                                                                                                     ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:1:dtagsmem|altera_syncram:\alt:x0                                                                                                                                                                                              ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:1:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                         ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:1:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                           ; altsyncram                        ; work         ;
;                            |altsyncram_bdp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:1:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_bdp3:auto_generated                                                                                                                            ; altsyncram_bdp3                   ; work         ;
;                |syncram:\dtagconf0:dtagloop:2:dtagsmem|                                                                                 ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 21 (21)                   ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:2:dtagsmem                                                                                                                                                                                                                     ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:2:dtagsmem|altera_syncram:\alt:x0                                                                                                                                                                                              ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:2:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                         ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:2:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                           ; altsyncram                        ; work         ;
;                            |altsyncram_bdp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:2:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_bdp3:auto_generated                                                                                                                            ; altsyncram_bdp3                   ; work         ;
;                |syncram:\dtagconf0:dtagloop:3:dtagsmem|                                                                                 ; 10.7 (10.7)          ; 11.2 (11.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 21 (21)                   ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:3:dtagsmem                                                                                                                                                                                                                     ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:3:dtagsmem|altera_syncram:\alt:x0                                                                                                                                                                                              ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:3:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                         ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:3:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                           ; altsyncram                        ; work         ;
;                            |altsyncram_bdp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2560              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:3:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_bdp3:auto_generated                                                                                                                            ; altsyncram_bdp3                   ; work         ;
;                |syncram:\idataloop:0:idatamemh|                                                                                         ; 16.0 (16.0)          ; 16.7 (16.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:0:idatamemh                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:0:idatamemh|altera_syncram:\alt:x0                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:0:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:0:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                   ; altsyncram                        ; work         ;
;                            |altsyncram_ldp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:0:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated                                                                                                                                    ; altsyncram_ldp3                   ; work         ;
;                |syncram:\idataloop:0:idatameml|                                                                                         ; 16.5 (16.5)          ; 16.8 (16.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 33 (33)                   ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:0:idatameml                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:0:idatameml|altera_syncram:\alt:x0                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:0:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:0:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                   ; altsyncram                        ; work         ;
;                            |altsyncram_ldp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:0:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated                                                                                                                                    ; altsyncram_ldp3                   ; work         ;
;                |syncram:\idataloop:1:idatamemh|                                                                                         ; 16.2 (16.2)          ; 16.7 (16.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:1:idatamemh                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:1:idatamemh|altera_syncram:\alt:x0                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:1:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:1:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                   ; altsyncram                        ; work         ;
;                            |altsyncram_ldp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:1:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated                                                                                                                                    ; altsyncram_ldp3                   ; work         ;
;                |syncram:\idataloop:1:idatameml|                                                                                         ; 16.3 (16.3)          ; 16.8 (16.8)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 33 (33)                   ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:1:idatameml                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:1:idatameml|altera_syncram:\alt:x0                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:1:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:1:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                   ; altsyncram                        ; work         ;
;                            |altsyncram_ldp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:1:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated                                                                                                                                    ; altsyncram_ldp3                   ; work         ;
;                |syncram:\idataloop:2:idatamemh|                                                                                         ; 16.2 (16.2)          ; 16.3 (16.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:2:idatamemh                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:2:idatamemh|altera_syncram:\alt:x0                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:2:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:2:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                   ; altsyncram                        ; work         ;
;                            |altsyncram_ldp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:2:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated                                                                                                                                    ; altsyncram_ldp3                   ; work         ;
;                |syncram:\idataloop:2:idatameml|                                                                                         ; 16.2 (16.2)          ; 16.2 (16.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 33 (33)                   ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:2:idatameml                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:2:idatameml|altera_syncram:\alt:x0                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:2:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:2:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                   ; altsyncram                        ; work         ;
;                            |altsyncram_ldp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:2:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated                                                                                                                                    ; altsyncram_ldp3                   ; work         ;
;                |syncram:\idataloop:3:idatamemh|                                                                                         ; 16.0 (16.0)          ; 16.3 (16.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:3:idatamemh                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:3:idatamemh|altera_syncram:\alt:x0                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:3:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:3:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                   ; altsyncram                        ; work         ;
;                            |altsyncram_ldp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:3:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated                                                                                                                                    ; altsyncram_ldp3                   ; work         ;
;                |syncram:\idataloop:3:idatameml|                                                                                         ; 16.3 (16.3)          ; 16.7 (16.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 33 (33)                   ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:3:idatameml                                                                                                                                                                                                                             ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:3:idatameml|altera_syncram:\alt:x0                                                                                                                                                                                                      ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:3:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                 ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:3:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                   ; altsyncram                        ; work         ;
;                            |altsyncram_ldp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:3:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated                                                                                                                                    ; altsyncram_ldp3                   ; work         ;
;                |syncram:\itagloop:0:itagmem|                                                                                            ; 11.4 (11.4)          ; 11.4 (11.4)                      ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 21 (21)             ; 22 (22)                   ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:0:itagmem                                                                                                                                                                                                                                ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:0:itagmem|altera_syncram:\alt:x0                                                                                                                                                                                                         ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:0:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                    ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:0:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                      ; altsyncram                        ; work         ;
;                            |altsyncram_ddp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:0:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ddp3:auto_generated                                                                                                                                       ; altsyncram_ddp3                   ; work         ;
;                |syncram:\itagloop:1:itagmem|                                                                                            ; 10.9 (10.9)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 21 (21)             ; 22 (22)                   ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:1:itagmem                                                                                                                                                                                                                                ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:1:itagmem|altera_syncram:\alt:x0                                                                                                                                                                                                         ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:1:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                    ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:1:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                      ; altsyncram                        ; work         ;
;                            |altsyncram_ddp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:1:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ddp3:auto_generated                                                                                                                                       ; altsyncram_ddp3                   ; work         ;
;                |syncram:\itagloop:2:itagmem|                                                                                            ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 21 (21)             ; 22 (22)                   ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:2:itagmem                                                                                                                                                                                                                                ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:2:itagmem|altera_syncram:\alt:x0                                                                                                                                                                                                         ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:2:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                    ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:2:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                      ; altsyncram                        ; work         ;
;                            |altsyncram_ddp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:2:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ddp3:auto_generated                                                                                                                                       ; altsyncram_ddp3                   ; work         ;
;                |syncram:\itagloop:3:itagmem|                                                                                            ; 11.3 (11.3)          ; 11.8 (11.8)                      ; 0.8 (0.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 21 (21)             ; 23 (23)                   ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:3:itagmem                                                                                                                                                                                                                                ; syncram                           ; techmap      ;
;                   |altera_syncram:\alt:x0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:3:itagmem|altera_syncram:\alt:x0                                                                                                                                                                                                         ; altera_syncram                    ; techmap      ;
;                      |altera_syncram_dp:u0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:3:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                                                    ; altera_syncram_dp                 ; techmap      ;
;                         |altsyncram:u0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:3:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                                                      ; altsyncram                        ; work         ;
;                            |altsyncram_ddp3:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 2     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:3:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ddp3:auto_generated                                                                                                                                       ; altsyncram_ddp3                   ; work         ;
;                |syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|                                                                              ; 21.0 (13.6)          ; 25.9 (13.7)                      ; 5.0 (0.2)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 58 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem                                                                                                                                                                                                                  ; syncram_2p                        ; techmap      ;
;                   |memrwcol:rwcol0|                                                                                                     ; 7.4 (7.4)            ; 12.2 (12.2)                      ; 4.8 (4.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|memrwcol:rwcol0                                                                                                                                                                                                  ; memrwcol                          ; techmap      ;
;                |syncram_2p:\dtagconf0:dtagloop:1:dtagcmem|                                                                              ; 14.9 (12.7)          ; 20.0 (13.6)                      ; 5.1 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 40 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:1:dtagcmem                                                                                                                                                                                                                  ; syncram_2p                        ; techmap      ;
;                   |memrwcol:rwcol0|                                                                                                     ; 2.2 (2.2)            ; 6.3 (6.3)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:1:dtagcmem|memrwcol:rwcol0                                                                                                                                                                                                  ; memrwcol                          ; techmap      ;
;                |syncram_2p:\dtagconf0:dtagloop:2:dtagcmem|                                                                              ; 15.1 (12.8)          ; 20.3 (13.5)                      ; 5.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 40 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:2:dtagcmem                                                                                                                                                                                                                  ; syncram_2p                        ; techmap      ;
;                   |memrwcol:rwcol0|                                                                                                     ; 2.3 (2.3)            ; 6.8 (6.8)                        ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:2:dtagcmem|memrwcol:rwcol0                                                                                                                                                                                                  ; memrwcol                          ; techmap      ;
;                |syncram_2p:\dtagconf0:dtagloop:3:dtagcmem|                                                                              ; 18.8 (13.2)          ; 19.9 (13.2)                      ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 40 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:3:dtagcmem                                                                                                                                                                                                                  ; syncram_2p                        ; techmap      ;
;                   |memrwcol:rwcol0|                                                                                                     ; 5.3 (5.3)            ; 6.7 (6.7)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:3:dtagcmem|memrwcol:rwcol0                                                                                                                                                                                                  ; memrwcol                          ; techmap      ;
;                |syncrambw:\ddusebw:ddataloop:0:ddatamemh|                                                                               ; 16.7 (0.0)           ; 17.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 32 (0)                    ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh                                                                                                                                                                                                                   ; syncrambw                         ; techmap      ;
;                   |syncram:\nosbw:rx:0:x0|                                                                                              ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:0:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:1:x0|                                                                                              ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:1:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:2:x0|                                                                                              ; 4.2 (4.2)            ; 4.7 (4.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:2:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:3:x0|                                                                                              ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:3:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                |syncrambw:\ddusebw:ddataloop:0:ddatameml|                                                                               ; 16.3 (0.0)           ; 16.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 33 (0)                    ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml                                                                                                                                                                                                                   ; syncrambw                         ; techmap      ;
;                   |syncram:\nosbw:rx:0:x0|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:0:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:1:x0|                                                                                              ; 4.1 (4.1)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:1:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:2:x0|                                                                                              ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:2:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:3:x0|                                                                                              ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:3:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                |syncrambw:\ddusebw:ddataloop:1:ddatamemh|                                                                               ; 16.2 (0.0)           ; 16.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 32 (0)                    ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh                                                                                                                                                                                                                   ; syncrambw                         ; techmap      ;
;                   |syncram:\nosbw:rx:0:x0|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:0:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:1:x0|                                                                                              ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:1:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:2:x0|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:2:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:3:x0|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:3:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                |syncrambw:\ddusebw:ddataloop:1:ddatameml|                                                                               ; 16.4 (0.0)           ; 16.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 33 (0)                    ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml                                                                                                                                                                                                                   ; syncrambw                         ; techmap      ;
;                   |syncram:\nosbw:rx:0:x0|                                                                                              ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:0:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:1:x0|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:1:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:2:x0|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:2:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:3:x0|                                                                                              ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:3:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                |syncrambw:\ddusebw:ddataloop:2:ddatamemh|                                                                               ; 16.3 (0.0)           ; 17.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 32 (0)                    ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh                                                                                                                                                                                                                   ; syncrambw                         ; techmap      ;
;                   |syncram:\nosbw:rx:0:x0|                                                                                              ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:0:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:1:x0|                                                                                              ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:1:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:2:x0|                                                                                              ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:2:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:3:x0|                                                                                              ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:3:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                |syncrambw:\ddusebw:ddataloop:2:ddatameml|                                                                               ; 16.4 (0.0)           ; 16.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 33 (0)                    ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml                                                                                                                                                                                                                   ; syncrambw                         ; techmap      ;
;                   |syncram:\nosbw:rx:0:x0|                                                                                              ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:0:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:1:x0|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:1:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:2:x0|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:2:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:3:x0|                                                                                              ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:3:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                |syncrambw:\ddusebw:ddataloop:3:ddatamemh|                                                                               ; 16.2 (0.0)           ; 16.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 32 (0)                    ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh                                                                                                                                                                                                                   ; syncrambw                         ; techmap      ;
;                   |syncram:\nosbw:rx:0:x0|                                                                                              ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:0:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:1:x0|                                                                                              ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:1:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:2:x0|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:2:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:3:x0|                                                                                              ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:3:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                |syncrambw:\ddusebw:ddataloop:3:ddatameml|                                                                               ; 16.3 (0.0)           ; 17.1 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 33 (0)                    ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml                                                                                                                                                                                                                   ; syncrambw                         ; techmap      ;
;                   |syncram:\nosbw:rx:0:x0|                                                                                              ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:0:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:1:x0|                                                                                              ; 4.0 (4.0)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:1:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:2:x0|                                                                                              ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:2:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;                   |syncram:\nosbw:rx:3:x0|                                                                                              ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:3:x0                                                                                                                                                                                            ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0                                                                                                                                                                     ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                  ; altsyncram                        ; work         ;
;                               |altsyncram_rap3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated                                                                                                   ; altsyncram_rap3                   ; work         ;
;             |cctrlnv:mmu0|                                                                                                              ; 4342.4 (4342.4)      ; 5077.8 (5077.8)                  ; 842.6 (842.6)                                     ; 107.2 (107.2)                    ; 0.0 (0.0)            ; 5787 (5787)         ; 4948 (4948)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0                                                                                                                                                                                                                                                                ; cctrlnv                           ; gaisler      ;
;             |div64:\mgen:div0|                                                                                                          ; 711.1 (711.1)        ; 726.8 (726.8)                    ; 24.7 (24.7)                                       ; 9.0 (9.0)                        ; 0.0 (0.0)            ; 984 (984)           ; 435 (435)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0                                                                                                                                                                                                                                                            ; div64                             ; gaisler      ;
;             |iunv:iu0|                                                                                                                  ; 11155.6 (11155.6)    ; 11976.2 (11976.2)                ; 1354.9 (1354.9)                                   ; 534.3 (534.3)                    ; 0.0 (0.0)            ; 15699 (15699)       ; 8272 (8272)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0                                                                                                                                                                                                                                                                    ; iunv                              ; gaisler      ;
;             |mul64:\mgen:mul0|                                                                                                          ; 182.5 (32.2)         ; 177.7 (30.7)                     ; 1.6 (1.5)                                         ; 6.4 (2.9)                        ; 0.0 (0.0)            ; 347 (67)            ; 132 (3)                   ; 0 (0)         ; 0                 ; 0     ; 9          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0                                                                                                                                                                                                                                                            ; mul64                             ; gaisler      ;
;                |techmult:m0|                                                                                                            ; 150.3 (0.0)          ; 147.0 (0.0)                      ; 0.2 (0.0)                                         ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 280 (0)             ; 129 (0)                   ; 0 (0)         ; 0                 ; 0     ; 9          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0                                                                                                                                                                                                                                                ; techmult                          ; techmap      ;
;                   |gen_mult_pipe:\pipe2:arch0:dwm|                                                                                      ; 150.3 (150.3)        ; 147.0 (147.0)                    ; 0.2 (0.2)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 280 (280)           ; 129 (129)                 ; 0 (0)         ; 0                 ; 0     ; 9          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0|gen_mult_pipe:\pipe2:arch0:dwm                                                                                                                                                                                                                 ; gen_mult_pipe                     ; techmap      ;
;             |nanofpunv:\fpu_gen:nano|                                                                                                   ; 5458.0 (5458.0)      ; 5417.5 (5417.5)                  ; 278.9 (278.9)                                     ; 319.4 (319.4)                    ; 0.0 (0.0)            ; 7969 (7969)         ; 1043 (1043)               ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano                                                                                                                                                                                                                                                     ; nanofpunv                         ; gaisler      ;
;             |rasnv:ras0|                                                                                                                ; 167.1 (167.1)        ; 182.8 (182.8)                    ; 16.2 (16.2)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 58 (58)             ; 349 (349)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0                                                                                                                                                                                                                                                                  ; rasnv                             ; gaisler      ;
;             |regfile64nv:\fpu_regs:rf1|                                                                                                 ; 19.3 (0.0)           ; 21.3 (0.0)                       ; 3.3 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:\fpu_regs:rf1                                                                                                                                                                                                                                                   ; regfile64nv                       ; gaisler      ;
;                |syncram_2p:x4|                                                                                                          ; 19.3 (0.0)           ; 21.3 (0.0)                       ; 3.3 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:\fpu_regs:rf1|syncram_2p:x4                                                                                                                                                                                                                                     ; syncram_2p                        ; techmap      ;
;                   |memrwcol:rwcol0|                                                                                                     ; 19.3 (19.3)          ; 21.3 (21.3)                      ; 3.3 (3.3)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:\fpu_regs:rf1|syncram_2p:x4|memrwcol:rwcol0                                                                                                                                                                                                                     ; memrwcol                          ; techmap      ;
;             |regfile64nv:rf0|                                                                                                           ; 195.2 (150.0)        ; 217.4 (169.7)                    ; 40.3 (29.5)                                       ; 18.1 (9.8)                       ; 0.0 (0.0)            ; 300 (300)           ; 216 (67)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0                                                                                                                                                                                                                                                             ; regfile64nv                       ; gaisler      ;
;                |syncram_2p:x6|                                                                                                          ; 20.7 (0.0)           ; 18.4 (0.0)                       ; 0.5 (0.0)                                         ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x6                                                                                                                                                                                                                                               ; syncram_2p                        ; techmap      ;
;                   |memrwcol:rwcol0|                                                                                                     ; 20.7 (20.7)          ; 18.4 (18.4)                      ; 0.5 (0.5)                                         ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x6|memrwcol:rwcol0                                                                                                                                                                                                                               ; memrwcol                          ; techmap      ;
;                |syncram_2p:x7|                                                                                                          ; 24.6 (0.0)           ; 29.3 (0.0)                       ; 10.3 (0.0)                                        ; 5.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7                                                                                                                                                                                                                                               ; syncram_2p                        ; techmap      ;
;                   |memrwcol:rwcol0|                                                                                                     ; 24.6 (24.6)          ; 29.3 (29.3)                      ; 10.3 (10.3)                                       ; 5.6 (5.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|syncram_2p:x7|memrwcol:rwcol0                                                                                                                                                                                                                               ; memrwcol                          ; techmap      ;
;             |tbufmemnv:\tbmem_gen:tbmem0|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 28672             ; 23    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0                                                                                                                                                                                                                                                 ; tbufmemnv                         ; gaisler      ;
;                |syncram64:\mem64:0:ram0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 23    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0                                                                                                                                                                                                                         ; syncram64                         ; techmap      ;
;                   |syncram:\nopar:nos64:x0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 12    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0|syncram:\nopar:nos64:x0                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 12    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 12    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 12    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 12    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                   |syncram:\nopar:nos64:x1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 11    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0|syncram:\nopar:nos64:x1                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 11    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 11    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 11    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 11    ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                |syncram64:\mem64:1:ram0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0                                                                                                                                                                                                                         ; syncram64                         ; techmap      ;
;                   |syncram:\nopar:nos64:x0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0|syncram:\nopar:nos64:x0                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                   |syncram:\nopar:nos64:x1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0|syncram:\nopar:nos64:x1                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                |syncram64:\mem64:2:ram0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0                                                                                                                                                                                                                         ; syncram64                         ; techmap      ;
;                   |syncram:\nopar:nos64:x0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0|syncram:\nopar:nos64:x0                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                   |syncram:\nopar:nos64:x1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0|syncram:\nopar:nos64:x1                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                |syncram64:\mem64:3:ram0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0                                                                                                                                                                                                                         ; syncram64                         ; techmap      ;
;                   |syncram:\nopar:nos64:x0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0|syncram:\nopar:nos64:x0                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                   |syncram:\nopar:nos64:x1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0|syncram:\nopar:nos64:x1                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                |syncram64:\mem64:4:ram0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0                                                                                                                                                                                                                         ; syncram64                         ; techmap      ;
;                   |syncram:\nopar:nos64:x0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0|syncram:\nopar:nos64:x0                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                   |syncram:\nopar:nos64:x1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0|syncram:\nopar:nos64:x1                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                |syncram64:\mem64:5:ram0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0                                                                                                                                                                                                                         ; syncram64                         ; techmap      ;
;                   |syncram:\nopar:nos64:x0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0|syncram:\nopar:nos64:x0                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                   |syncram:\nopar:nos64:x1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0|syncram:\nopar:nos64:x1                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                |syncram64:\mem64:6:ram0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0                                                                                                                                                                                                                         ; syncram64                         ; techmap      ;
;                   |syncram:\nopar:nos64:x0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0|syncram:\nopar:nos64:x0                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;                   |syncram:\nopar:nos64:x1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0|syncram:\nopar:nos64:x1                                                                                                                                                                                                 ; syncram                           ; techmap      ;
;                      |altera_syncram:\alt:x0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0                                                                                                                                                                          ; altera_syncram                    ; techmap      ;
;                         |altera_syncram_dp:u0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0                                                                                                                                                     ; altera_syncram_dp                 ; techmap      ;
;                            |altsyncram:u0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0                                                                                                                                       ; altsyncram                        ; work         ;
;                               |altsyncram_fdp3:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated                                                                                                        ; altsyncram_fdp3                   ; work         ;
;       |rvdm:dm0|                                                                                                                        ; 481.0 (0.0)          ; 554.9 (0.0)                      ; 93.6 (0.0)                                        ; 19.7 (0.0)                       ; 0.0 (0.0)            ; 588 (0)             ; 548 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|rvdm:dm0                                                                                                                                                                                                                                                                                                          ; rvdm                              ; gaisler      ;
;          |rvdmx:x0|                                                                                                                     ; 481.0 (412.6)        ; 554.9 (435.7)                    ; 93.6 (41.6)                                       ; 19.7 (18.6)                      ; 0.0 (0.0)            ; 588 (555)           ; 548 (286)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0                                                                                                                                                                                                                                                                                                 ; rvdmx                             ; gaisler      ;
;             |progbuf:\pbgen:x:0:pb0|                                                                                                    ; 68.3 (68.3)          ; 119.2 (119.2)                    ; 52.0 (52.0)                                       ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 33 (33)             ; 262 (262)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0                                                                                                                                                                                                                                                                          ; progbuf                           ; gaisler      ;
;    |rstgen:rst0|                                                                                                                        ; 0.5 (0.5)            ; 3.0 (3.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|rstgen:rst0                                                                                                                                                                                                                                                                                                                                ; rstgen                            ; gaisler      ;
;    |sld_hub:auto_hub|                                                                                                                   ; 58.0 (0.5)           ; 73.5 (0.5)                       ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (1)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 57.5 (0.0)           ; 73.0 (0.0)                       ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 101 (0)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 57.5 (0.0)           ; 73.0 (0.0)                       ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 101 (0)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 57.5 (0.8)           ; 73.0 (2.5)                       ; 15.5 (1.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 101 (1)             ; 90 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 56.7 (0.0)           ; 70.5 (0.0)                       ; 13.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 56.7 (38.2)          ; 70.5 (47.3)                      ; 13.8 (9.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (66)            ; 85 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 8.2 (8.2)            ; 10.7 (10.7)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.2 (10.2)          ; 12.5 (12.5)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |noelvmp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Led[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Led[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Led[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Led[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK2_50 ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50 ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Led[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Led[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Led[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Led[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[8]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[9]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[10]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[11]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[12]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[13]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[14]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[15]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[16]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[17]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[18]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[19]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[20]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[21]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[22]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[23]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[24]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[25]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[26]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[27]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[28]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[29]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[30]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[31]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[32]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[33]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_1[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[0]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50 ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[34]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[35]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[0]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[1]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[3]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[2]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[4]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[5]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[6]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                             ;
+--------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                          ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------+-------------------+---------+
; FPGA_CLK2_50                                                 ;                   ;         ;
; FPGA_CLK3_50                                                 ;                   ;         ;
; SW[0]                                                        ;                   ;         ;
; SW[1]                                                        ;                   ;         ;
; SW[2]                                                        ;                   ;         ;
; GPIO_0[7]                                                    ;                   ;         ;
; GPIO_0[8]                                                    ;                   ;         ;
; GPIO_0[9]                                                    ;                   ;         ;
; GPIO_0[10]                                                   ;                   ;         ;
; GPIO_0[11]                                                   ;                   ;         ;
; GPIO_0[12]                                                   ;                   ;         ;
; GPIO_0[13]                                                   ;                   ;         ;
; GPIO_0[14]                                                   ;                   ;         ;
; GPIO_0[15]                                                   ;                   ;         ;
; GPIO_0[16]                                                   ;                   ;         ;
; GPIO_0[17]                                                   ;                   ;         ;
; GPIO_0[18]                                                   ;                   ;         ;
; GPIO_0[19]                                                   ;                   ;         ;
; GPIO_0[20]                                                   ;                   ;         ;
; GPIO_0[21]                                                   ;                   ;         ;
; GPIO_0[22]                                                   ;                   ;         ;
; GPIO_0[23]                                                   ;                   ;         ;
; GPIO_0[24]                                                   ;                   ;         ;
; GPIO_0[25]                                                   ;                   ;         ;
; GPIO_0[26]                                                   ;                   ;         ;
; GPIO_0[27]                                                   ;                   ;         ;
; GPIO_0[28]                                                   ;                   ;         ;
; GPIO_0[29]                                                   ;                   ;         ;
; GPIO_0[30]                                                   ;                   ;         ;
; GPIO_0[31]                                                   ;                   ;         ;
; GPIO_0[32]                                                   ;                   ;         ;
; GPIO_0[33]                                                   ;                   ;         ;
; KEY[0]                                                       ;                   ;         ;
;      - Led[5]~reg0                                           ; 0                 ; 0       ;
;      - rstgen:rst0|rstoutl                                   ; 0                 ; 0       ;
;      - \p_led:v_cnt[23]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[24]                                      ; 0                 ; 0       ;
;      - rstgen:rst0|r[4]                                      ; 0                 ; 0       ;
;      - rstgen:rst0|r[3]                                      ; 0                 ; 0       ;
;      - rstgen:rst0|r[2]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[22]                                      ; 0                 ; 0       ;
;      - rstgen:rst0|r[1]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[21]                                      ; 0                 ; 0       ;
;      - rstgen:rst0|r[0]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[20]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[19]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[18]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[17]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[16]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[15]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[14]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[13]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[12]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[11]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[10]                                      ; 0                 ; 0       ;
;      - \p_led:v_cnt[9]                                       ; 0                 ; 0       ;
;      - \p_led:v_cnt[8]                                       ; 0                 ; 0       ;
;      - \p_led:v_cnt[7]                                       ; 0                 ; 0       ;
;      - \p_led:v_cnt[6]                                       ; 0                 ; 0       ;
;      - \p_led:v_cnt[5]                                       ; 0                 ; 0       ;
;      - \p_led:v_cnt[4]                                       ; 0                 ; 0       ;
;      - \p_led:v_cnt[3]                                       ; 0                 ; 0       ;
;      - \p_led:v_cnt[2]                                       ; 0                 ; 0       ;
;      - \p_led:v_cnt[1]                                       ; 0                 ; 0       ;
;      - \p_led:v_cnt[0]                                       ; 0                 ; 0       ;
;      - Led[7]~output                                         ; 0                 ; 0       ;
; SW[3]                                                        ;                   ;         ;
;      - dsutx_int~0                                           ; 0                 ; 0       ;
;      - dsurtsn_int~0                                         ; 0                 ; 0       ;
;      - u1i.ctsn~0                                            ; 0                 ; 0       ;
;      - dui.rxd~0                                             ; 0                 ; 0       ;
;      - u1i.rxd~0                                             ; 0                 ; 0       ;
; FPGA_CLK1_50                                                 ;                   ;         ;
; GPIO_0[34]                                                   ;                   ;         ;
;      - u1i.ctsn~0                                            ; 0                 ; 0       ;
; GPIO_0[35]                                                   ;                   ;         ;
;      - dui.rxd~0                                             ; 0                 ; 0       ;
;      - u1i.rxd~0                                             ; 0                 ; 0       ;
; GPIO_0[0]                                                    ;                   ;         ;
;      - grgpio:\gen_soc:gpio0:grgpio0|r.din1[0]               ; 0                 ; 0       ;
; GPIO_0[1]                                                    ;                   ;         ;
;      - grgpio:\gen_soc:gpio0:grgpio0|r.din1[1]               ; 1                 ; 0       ;
; GPIO_0[3]                                                    ;                   ;         ;
;      - grgpio:\gen_soc:gpio0:grgpio0|r.din1[3]               ; 1                 ; 0       ;
; GPIO_0[2]                                                    ;                   ;         ;
;      - grgpio:\gen_soc:gpio0:grgpio0|r.din1[2]               ; 1                 ; 0       ;
; GPIO_0[4]                                                    ;                   ;         ;
;      - grgpio:\gen_soc:gpio0:grgpio0|r.din1[4]               ; 1                 ; 0       ;
; GPIO_0[5]                                                    ;                   ;         ;
;      - grgpio:\gen_soc:gpio0:grgpio0|r.din1[5]~feeder        ; 0                 ; 0       ;
; GPIO_0[6]                                                    ;                   ;         ;
;      - grgpio:\gen_soc:gpio0:grgpio0|r.din1[6]~feeder        ; 1                 ; 0       ;
; KEY[1]                                                       ;                   ;         ;
;      - noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.dsubr[0] ; 0                 ; 0       ;
+--------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                  ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; KEY[0]                                                                                                                                                                                                                                                                                                                                                     ; PIN_AH17                  ; 33      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|\comb:tpv2.datashft[32]~0                                                                                                                                                                                                                                                                  ; MLABCELL_X3_Y4_N36        ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[0]~0                                                                                                                                                                                                                                                                             ; LABCELL_X2_Y4_N45         ; 36      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[2]~2                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y4_N30        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.datashft[19]~0                                                                                                                                                                                                                                                                        ; MLABCELL_X3_Y4_N15        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[0]~31                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y9_N15        ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[10]~35                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y9_N39        ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[11]~11                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y9_N36        ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[12]~27                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y8_N30       ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[13]~23                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y8_N15       ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[14]~32                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y8_N33       ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[15]~7                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y8_N42       ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[1]~20                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y9_N0         ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[2]~36                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y9_N12        ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[3]~18                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y9_N3         ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[4]~29                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y9_N57        ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[5]~25                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y9_N54        ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[6]~33                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y9_N42        ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[7]~15                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y9_N18        ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[8]~30                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y9_N24        ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbram:\gen_soc:ahbram1|write[9]~21                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y9_N27        ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[1]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X7_Y7_N3          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.addr[31]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X7_Y7_N0          ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.data[23]~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X8_Y7_N12        ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.len[4]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X7_Y7_N24         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.state.addr1                                                                                                                                                                                                                                                                                                    ; FF_X7_Y7_N50              ; 50      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|r.state.read1                                                                                                                                                                                                                                                                                                    ; FF_X8_Y7_N44              ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom:dcom0|regs~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y4_N30        ; 97      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.brate[16]~4                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y5_N30        ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.brate[9]~1                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y5_N57        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rhold[0]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y6_N0          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rshift[0]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X9_Y6_N54         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.rxclk[0]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y7_N21         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.scaler[1]~7                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y5_N18        ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.thold[0]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X10_Y7_N48        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.txclk[2]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y7_N33         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y7_N45        ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|uartop~2                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y4_N36        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3             ; 212     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3             ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clkm                                                                                                                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y4_N1 ; 21479   ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; grgpio:\gen_soc:gpio0:grgpio0|r.dir[3]~1                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y3_N27       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; grgpio:\gen_soc:gpio0:grgpio0|r.dout[0]~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y3_N30       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|msti.hready~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y8_N57       ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|r.defmst~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y9_N9         ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|ctrl~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y8_N39       ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.aindex[0]~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y12_N15       ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.aindex[0]~1                                                                                                                                                                                                                                                                                              ; LABCELL_X7_Y12_N12        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.delaycnt[3]~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y9_N12        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.hrdata[13]~6                                                                                                                                                                                                                                                                                             ; LABCELL_X12_Y12_N21       ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.tbreg1.read~0                                                                                                                                                                                                                                                                                            ; LABCELL_X7_Y11_N51        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.tbreg2.write~0                                                                                                                                                                                                                                                                                           ; LABCELL_X7_Y11_N48        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|r.timer[14]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X7_Y11_N6         ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|rf.smask[6]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y11_N12       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|tbi.write[0]~7                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y11_N36       ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|tbi.write[1]~5                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y12_N36       ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|tbi.write[2]~3                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y12_N24       ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|tbi.write[3]~1                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y12_N51       ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|tbi.write[5]~9                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y12_N39       ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|tbi.write[6]~11                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y12_N30       ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|tbi.write[7]~13                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y12_N33       ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|v~171                                                                                                                                                                                                                                                                                                      ; LABCELL_X7_Y11_N39        ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].cfgsel                                                                                                                                                                                                                                                                          ; FF_X13_Y6_N29             ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].haddr[8]~0                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y8_N36        ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbctrl:\no_dual_apb_gen:ap0|apbctrlx:apbx|r.p[0].pwdata[29]~0                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y6_N3         ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.brate[10]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y3_N45        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.irqcnt[0]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X9_Y1_N15         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rfifoirqen~0                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y3_N45       ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[0][0]~14                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y1_N15        ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[0][0]~15                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y1_N12        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[1][0]~10                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y1_N3         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[1][0]~11                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y1_N0         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[2][5]~16                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y1_N33        ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[2][5]~17                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y1_N30        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[3][5]~12                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y1_N57        ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[3][5]~13                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y1_N54        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[4][0]~6                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y1_N39        ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[4][0]~7                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y1_N36        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[5][1]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y1_N51        ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[5][1]~3                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y1_N48        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[6][1]~8                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y1_N21        ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[6][1]~9                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y1_N18        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[7][1]~4                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y1_N45        ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rhold[7][1]~5                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y1_N42        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rraddr[0]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y1_N54        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rshift[5]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y2_N3         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rwaddr[2]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y1_N6         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.rxclk[2]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y1_N54        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.scaler[8]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y3_N27        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.thold[0][0]~5                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y4_N54         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.thold[1][5]~7                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y4_N0          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.thold[2][1]~4                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y4_N39         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.thold[3][3]~6                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y4_N51         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.thold[4][0]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y4_N45         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.thold[5][0]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y4_N48         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.thold[6][2]~2                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y4_N6          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.thold[7][0]~3                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y4_N36         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.tick                                                                                                                                                                                                                                                                                                              ; FF_X12_Y3_N26             ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.traddr[1]~1                                                                                                                                                                                                                                                                                                       ; MLABCELL_X8_Y2_N6         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.tshift[7]~0                                                                                                                                                                                                                                                                                                       ; MLABCELL_X8_Y2_N27        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.twaddr[0]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X9_Y4_N21         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|apbuart:uart0|r.txclk[2]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y2_N6         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|Equal4~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y8_N24        ; 70      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hrdata[33]~0                                                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y8_N9        ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hsize[1]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y8_N33        ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.hwdata[49]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y8_N45        ; 70      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[31]~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y8_N39        ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[31]~2                                                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y10_N57      ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[34]~3                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y8_N54        ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtime[34]~4                                                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y10_N54      ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][14]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y8_N15        ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|clint_ahb:clint0|r.mtimecmp[0][32]~1                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y8_N18        ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.reload[4]~0                                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y2_N9        ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.scaler[4]~2                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y2_N42        ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].chain~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y4_N57       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].reload[25]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y5_N18        ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[1].value[26]~3                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y4_N18        ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].reload[23]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y2_N42        ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].restart~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X15_Y4_N54       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|gptimer:gpt0|r.timers[2].value[8]~4                                                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y4_N6        ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.enable[0][31]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y5_N12        ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.enable[1][8]~1                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y5_N9         ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.enable[2][7]~2                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y5_N51        ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.enable[3][18]~3                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y5_N30        ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.hrdata[5]~3                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y6_N12        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.hrdata[5]~8                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y5_N42        ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.hsize[0]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y8_N24        ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.hwdata[16]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y5_N9         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[10][2]~8                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y2_N36        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[11][1]~10                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y3_N0         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[12][2]~11                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y2_N54        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[13][0]~13                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y3_N21        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[14][1]~12                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y2_N0         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[15][2]~14                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y3_N27       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[16][1]~15                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y2_N0         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[17][2]~23                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y3_N0         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[18][2]~19                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y2_N21        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[19][2]~27                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y3_N54        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[1][2]~1                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y4_N30        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[20][2]~17                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y2_N45        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[21][1]~25                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y3_N42        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[22][2]~21                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y2_N3         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[23][1]~29                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y3_N3        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[24][0]~16                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y1_N36       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[25][1]~24                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y3_N57       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[26][1]~20                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y2_N12        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[27][2]~28                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y3_N39       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[28][2]~18                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y2_N24        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[29][2]~26                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y3_N27        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[2][2]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y2_N15        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[30][1]~22                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y2_N33        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[31][1]~30                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y3_N24       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[3][2]~2                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y4_N33        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[4][0]~3                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y2_N45        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[5][0]~5                                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y3_N33       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[6][0]~4                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y2_N48        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[7][0]~6                                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y3_N0        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[8][1]~7                                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y1_N18       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.priorities[9][2]~9                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y3_N30        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.threshold[0][0]~1                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y4_N36       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.threshold[1][0]~2                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y4_N54       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.threshold[2][2]~3                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y4_N3        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|grplic_ahb:grplic0|r.threshold[3][2]~4                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y4_N0        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|\comb:v.pht_rdata_hold[63]~6                                                                                                                                                                                                                                                     ; LABCELL_X22_Y72_N57       ; 66      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|comb~0                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y72_N51       ; 113     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[0][4]~64                                                                                                                                                                                                                                                              ; LABCELL_X2_Y75_N12        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[100][4]~34                                                                                                                                                                                                                                                            ; LABCELL_X9_Y74_N9         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[101][4]~38                                                                                                                                                                                                                                                            ; LABCELL_X9_Y79_N21        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[102][4]~50                                                                                                                                                                                                                                                            ; LABCELL_X2_Y75_N0         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[103][4]~54                                                                                                                                                                                                                                                            ; LABCELL_X13_Y79_N42       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[104][4]~12                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y80_N27      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[105][4]~13                                                                                                                                                                                                                                                            ; MLABCELL_X21_Y75_N51      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[106][4]~28                                                                                                                                                                                                                                                            ; LABCELL_X9_Y80_N21        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[107][4]~29                                                                                                                                                                                                                                                            ; LABCELL_X9_Y74_N48        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[108][4]~35                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y76_N54       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[109][4]~39                                                                                                                                                                                                                                                            ; LABCELL_X16_Y78_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[10][4]~84                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y76_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[110][4]~51                                                                                                                                                                                                                                                            ; LABCELL_X1_Y75_N15        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[111][4]~55                                                                                                                                                                                                                                                            ; LABCELL_X10_Y79_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[112][4]~10                                                                                                                                                                                                                                                            ; LABCELL_X12_Y77_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[113][4]~11                                                                                                                                                                                                                                                            ; LABCELL_X12_Y79_N54       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[114][4]~26                                                                                                                                                                                                                                                            ; LABCELL_X13_Y77_N12       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[115][4]~27                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y77_N36       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[116][4]~42                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y79_N54       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[117][4]~46                                                                                                                                                                                                                                                            ; LABCELL_X2_Y73_N12        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[118][4]~58                                                                                                                                                                                                                                                            ; LABCELL_X9_Y79_N39        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[119][4]~62                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y75_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[11][4]~85                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y76_N12       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[120][4]~14                                                                                                                                                                                                                                                            ; LABCELL_X10_Y80_N30       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[121][4]~15                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y75_N45       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[122][4]~30                                                                                                                                                                                                                                                            ; LABCELL_X4_Y79_N21        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[123][4]~31                                                                                                                                                                                                                                                            ; LABCELL_X9_Y80_N27        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[124][4]~43                                                                                                                                                                                                                                                            ; LABCELL_X4_Y77_N54        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[125][4]~47                                                                                                                                                                                                                                                            ; LABCELL_X7_Y79_N21        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[126][4]~59                                                                                                                                                                                                                                                            ; LABCELL_X16_Y76_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[127][4]~63                                                                                                                                                                                                                                                            ; LABCELL_X12_Y75_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[12][4]~97                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y73_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[13][4]~101                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y73_N27       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[14][4]~113                                                                                                                                                                                                                                                            ; LABCELL_X9_Y78_N54        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[15][4]~117                                                                                                                                                                                                                                                            ; LABCELL_X11_Y79_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[16][4]~66                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y74_N3        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[17][4]~67                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y75_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[18][4]~82                                                                                                                                                                                                                                                             ; LABCELL_X9_Y79_N12        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[19][4]~83                                                                                                                                                                                                                                                             ; LABCELL_X16_Y76_N45       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[1][4]~65                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y75_N30       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[20][4]~104                                                                                                                                                                                                                                                            ; LABCELL_X9_Y73_N36        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[21][4]~108                                                                                                                                                                                                                                                            ; LABCELL_X4_Y74_N45        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[22][4]~120                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y75_N18       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[23][4]~124                                                                                                                                                                                                                                                            ; LABCELL_X4_Y78_N57        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[24][4]~70                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y74_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[25][4]~71                                                                                                                                                                                                                                                             ; LABCELL_X7_Y74_N33        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[26][4]~86                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y76_N27       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[27][4]~87                                                                                                                                                                                                                                                             ; LABCELL_X7_Y76_N57        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[28][4]~105                                                                                                                                                                                                                                                            ; LABCELL_X4_Y78_N27        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[29][4]~109                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y73_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[2][4]~80                                                                                                                                                                                                                                                              ; LABCELL_X7_Y74_N30        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[30][4]~121                                                                                                                                                                                                                                                            ; LABCELL_X7_Y80_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[31][4]~125                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y76_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[32][4]~72                                                                                                                                                                                                                                                             ; LABCELL_X13_Y77_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[33][4]~73                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y74_N0        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[34][4]~88                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y76_N3        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[35][4]~89                                                                                                                                                                                                                                                             ; LABCELL_X13_Y78_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[36][4]~98                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y74_N48       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[37][4]~102                                                                                                                                                                                                                                                            ; LABCELL_X2_Y73_N39        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[38][4]~114                                                                                                                                                                                                                                                            ; LABCELL_X9_Y78_N18        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[39][4]~118                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y76_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[3][4]~81                                                                                                                                                                                                                                                              ; LABCELL_X16_Y76_N42       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[40][4]~76                                                                                                                                                                                                                                                             ; LABCELL_X2_Y75_N9         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[41][4]~77                                                                                                                                                                                                                                                             ; LABCELL_X11_Y73_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[42][4]~92                                                                                                                                                                                                                                                             ; LABCELL_X30_Y76_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[43][4]~93                                                                                                                                                                                                                                                             ; LABCELL_X10_Y78_N42       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[44][4]~99                                                                                                                                                                                                                                                             ; LABCELL_X7_Y73_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[45][4]~103                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y77_N42       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[46][4]~115                                                                                                                                                                                                                                                            ; LABCELL_X9_Y78_N15        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[47][4]~119                                                                                                                                                                                                                                                            ; LABCELL_X12_Y78_N0        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[48][4]~74                                                                                                                                                                                                                                                             ; LABCELL_X2_Y74_N39        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[49][4]~75                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y74_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[4][4]~96                                                                                                                                                                                                                                                              ; LABCELL_X17_Y71_N0        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[50][4]~90                                                                                                                                                                                                                                                             ; LABCELL_X23_Y76_N3        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[51][4]~91                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y76_N36       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[52][4]~106                                                                                                                                                                                                                                                            ; LABCELL_X2_Y74_N6         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[53][4]~110                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y74_N45       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[54][4]~122                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y80_N0        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[55][4]~126                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y77_N3        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[56][4]~78                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y74_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[57][4]~79                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y75_N30       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[58][4]~94                                                                                                                                                                                                                                                             ; LABCELL_X7_Y76_N6         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[59][4]~95                                                                                                                                                                                                                                                             ; LABCELL_X7_Y76_N9         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[5][4]~100                                                                                                                                                                                                                                                             ; LABCELL_X2_Y73_N33        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[60][4]~107                                                                                                                                                                                                                                                            ; LABCELL_X2_Y76_N57        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[61][4]~111                                                                                                                                                                                                                                                            ; LABCELL_X4_Y73_N15        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[62][4]~123                                                                                                                                                                                                                                                            ; LABCELL_X12_Y78_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[63][4]~127                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y78_N6       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[64][4]~0                                                                                                                                                                                                                                                              ; LABCELL_X13_Y76_N18       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[65][4]~1                                                                                                                                                                                                                                                              ; LABCELL_X11_Y79_N51       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[66][4]~16                                                                                                                                                                                                                                                             ; LABCELL_X13_Y74_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[67][4]~17                                                                                                                                                                                                                                                             ; LABCELL_X19_Y77_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[68][4]~32                                                                                                                                                                                                                                                             ; LABCELL_X1_Y74_N24        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[69][4]~36                                                                                                                                                                                                                                                             ; LABCELL_X9_Y79_N51        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[6][4]~112                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y80_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[70][4]~48                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y75_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[71][4]~52                                                                                                                                                                                                                                                             ; LABCELL_X13_Y74_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[72][4]~4                                                                                                                                                                                                                                                              ; LABCELL_X12_Y77_N12       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[73][4]~5                                                                                                                                                                                                                                                              ; LABCELL_X19_Y77_N36       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[74][4]~20                                                                                                                                                                                                                                                             ; LABCELL_X2_Y76_N3         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[75][4]~21                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y79_N30       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[76][4]~33                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y76_N12       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[77][4]~37                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y79_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[78][4]~49                                                                                                                                                                                                                                                             ; LABCELL_X2_Y79_N18        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[79][4]~53                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y77_N6        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[7][4]~116                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y75_N39      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[80][4]~2                                                                                                                                                                                                                                                              ; LABCELL_X12_Y79_N12       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[81][4]~3                                                                                                                                                                                                                                                              ; LABCELL_X13_Y77_N45       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[82][4]~18                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y77_N12       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[83][4]~19                                                                                                                                                                                                                                                             ; LABCELL_X10_Y79_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[84][4]~40                                                                                                                                                                                                                                                             ; LABCELL_X1_Y79_N18        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[85][4]~44                                                                                                                                                                                                                                                             ; LABCELL_X1_Y74_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[86][4]~56                                                                                                                                                                                                                                                             ; LABCELL_X2_Y74_N12        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[87][4]~60                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y79_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[88][4]~6                                                                                                                                                                                                                                                              ; LABCELL_X10_Y80_N48       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[89][4]~7                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y75_N30      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[8][4]~68                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y74_N9        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[90][4]~22                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y78_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[91][4]~23                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y76_N27       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[92][4]~41                                                                                                                                                                                                                                                             ; LABCELL_X1_Y79_N39        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[93][4]~45                                                                                                                                                                                                                                                             ; LABCELL_X1_Y77_N12        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[94][4]~57                                                                                                                                                                                                                                                             ; LABCELL_X7_Y77_N24        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[95][4]~61                                                                                                                                                                                                                                                             ; LABCELL_X4_Y79_N57        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[96][4]~8                                                                                                                                                                                                                                                              ; LABCELL_X16_Y76_N30       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[97][4]~9                                                                                                                                                                                                                                                              ; LABCELL_X12_Y78_N6        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[98][4]~24                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y77_N0        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[99][4]~25                                                                                                                                                                                                                                                             ; LABCELL_X19_Y77_N0        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.bhttable[9][4]~69                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y74_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.rindex_bhist_reg[6]~0                                                                                                                                                                                                                                                          ; LABCELL_X31_Y34_N24       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.rindex_reg[6]~0                                                                                                                                                                                                                                                                ; LABCELL_X12_Y72_N42       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r.taken[0]~0                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y76_N33       ; 263     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|bhtnv:bht0|r~7                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y70_N45       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.datatable[12][38]~1                                                                                                                                                                                                                                                            ; LABCELL_X30_Y44_N36       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.datatable[13][5]~5                                                                                                                                                                                                                                                             ; LABCELL_X30_Y44_N39       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.datatable[14][4]~2                                                                                                                                                                                                                                                             ; LABCELL_X30_Y44_N54       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.datatable[1][18]~6                                                                                                                                                                                                                                                             ; LABCELL_X35_Y47_N0        ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.datatable[6][16]~3                                                                                                                                                                                                                                                             ; LABCELL_X30_Y44_N57       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.datatable[8][9]~0                                                                                                                                                                                                                                                              ; LABCELL_X33_Y47_N0        ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.datatable[9][38]~4                                                                                                                                                                                                                                                             ; LABCELL_X33_Y47_N54       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.tagtable[0][0]~2                                                                                                                                                                                                                                                               ; LABCELL_X33_Y46_N51       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.tagtable[10][31]~0                                                                                                                                                                                                                                                             ; LABCELL_X30_Y43_N30       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.tagtable[11][31]~4                                                                                                                                                                                                                                                             ; LABCELL_X30_Y43_N15       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.tagtable[15][5]~5                                                                                                                                                                                                                                                              ; LABCELL_X30_Y44_N30       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.tagtable[2][1]~3                                                                                                                                                                                                                                                               ; LABCELL_X35_Y43_N0        ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.tagtable[3][15]~8                                                                                                                                                                                                                                                              ; LABCELL_X35_Y46_N21       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.tagtable[4][31]~1                                                                                                                                                                                                                                                              ; LABCELL_X30_Y43_N12       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.tagtable[5][33]~6                                                                                                                                                                                                                                                              ; LABCELL_X30_Y43_N54       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.tagtable[7][32]~7                                                                                                                                                                                                                                                              ; LABCELL_X30_Y43_N51       ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|btbnv:btb0|r.wdata[15]~0                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y39_N9        ; 77      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dtswrv[0]~0                                                                                                                                                                                                                                                                ; LABCELL_X2_Y37_N0         ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dtswrv[1]~1                                                                                                                                                                                                                                                                ; LABCELL_X2_Y37_N30        ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dtswrv[2]~2                                                                                                                                                                                                                                                                ; LABCELL_X1_Y36_N45        ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dtswrv[3]~3                                                                                                                                                                                                                                                                ; LABCELL_X4_Y37_N9         ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[0][0]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y27_N48       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[0][1]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y25_N24       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[0][2]                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y27_N45       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[0][3]                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y27_N21       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[0][4]                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y25_N21       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[0][5]                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y25_N0        ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[0][6]                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y20_N18       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[0][7]                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y25_N15       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[1][0]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y28_N42       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[1][1]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y24_N42       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[1][2]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y28_N15       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[1][3]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y27_N6        ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[1][4]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y26_N54       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[1][5]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y28_N24       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[1][6]                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y20_N48       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[1][7]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y27_N51       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[2][0]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y27_N36       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[2][1]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y25_N6        ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[2][2]                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y23_N33       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[2][3]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y27_N0        ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[2][4]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y26_N27       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[2][5]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y27_N45       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[2][6]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y23_N12       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[2][7]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y25_N0        ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[3][0]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y28_N39       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[3][1]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y25_N57       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[3][2]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y28_N54       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[3][3]                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y27_N24       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[3][4]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y26_N6        ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[3][5]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y26_N12       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[3][6]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y27_N30       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|dwrv[3][7]                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y25_N36       ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|idatawrv[0][0]                                                                                                                                                                                                                                                             ; LABCELL_X17_Y30_N39       ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|idatawrv[1][0]                                                                                                                                                                                                                                                             ; LABCELL_X17_Y30_N21       ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|idatawrv[2][0]                                                                                                                                                                                                                                                             ; LABCELL_X17_Y30_N18       ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|idatawrv[3][0]                                                                                                                                                                                                                                                             ; LABCELL_X17_Y30_N54       ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|itagwrv[0]~0                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y34_N6       ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|itagwrv[1]~1                                                                                                                                                                                                                                                               ; LABCELL_X22_Y34_N3        ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|itagwrv[2]~2                                                                                                                                                                                                                                                               ; LABCELL_X22_Y34_N39       ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|itagwrv[3]~3                                                                                                                                                                                                                                                               ; LABCELL_X22_Y34_N57       ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|Selector685~0                                                                                                                                                                                                                                                                  ; MLABCELL_X3_Y37_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|Selector686~0                                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y37_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|Selector687~1                                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y36_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|Selector688~1                                                                                                                                                                                                                                                                  ; LABCELL_X7_Y36_N3         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|WideOr22~0                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y31_N48       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|WideOr51~0                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y36_N21       ; 130     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|\comb:v.ahb_hsize[0]~0                                                                                                                                                                                                                                                         ; LABCELL_X18_Y33_N42       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|\comb:v.d2data[63]~0                                                                                                                                                                                                                                                           ; LABCELL_X19_Y20_N36       ; 56      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|\comb:v.d2stbuf[0].addr[31]~0                                                                                                                                                                                                                                                  ; LABCELL_X17_Y32_N39       ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|\comb:v.i2paddr[31]~0                                                                                                                                                                                                                                                          ; LABCELL_X18_Y45_N3        ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|\comb:v.i2pc[39]~0                                                                                                                                                                                                                                                             ; LABCELL_X10_Y36_N33       ; 125     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|comb~72                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y36_N21       ; 70      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|crami.dtaguindex[6]~0                                                                                                                                                                                                                                                          ; MLABCELL_X6_Y37_N15       ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|crami.dtaguwrite[0]~1                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y37_N39       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|crami.dtaguwrite[1]~2                                                                                                                                                                                                                                                          ; MLABCELL_X6_Y37_N39       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|crami.dtaguwrite[2]~3                                                                                                                                                                                                                                                          ; MLABCELL_X6_Y36_N9        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|crami.dtaguwrite[3]~4                                                                                                                                                                                                                                                          ; LABCELL_X7_Y36_N12        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[127]~8                                                                                                                                                                                                                                                            ; LABCELL_X13_Y22_N54       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[140]~2                                                                                                                                                                                                                                                            ; LABCELL_X16_Y23_N57       ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[174]~7                                                                                                                                                                                                                                                            ; LABCELL_X12_Y21_N3        ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[211]~0                                                                                                                                                                                                                                                            ; LABCELL_X16_Y24_N9        ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[226]~5                                                                                                                                                                                                                                                            ; LABCELL_X16_Y24_N54       ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[28]~1                                                                                                                                                                                                                                                             ; LABCELL_X16_Y24_N57       ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[55]~6                                                                                                                                                                                                                                                             ; LABCELL_X13_Y22_N21       ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb3_rdbuf[73]~3                                                                                                                                                                                                                                                             ; LABCELL_X16_Y24_N45       ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[29]~3                                                                                                                                                                                                                                                              ; LABCELL_X19_Y35_N6        ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_hwdata[45]~0                                                                                                                                                                                                                                                             ; LABCELL_X23_Y17_N30       ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.addr[31]~0                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y34_N9        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.amo.d2type[3]~0                                                                                                                                                                                                                                                              ; LABCELL_X19_Y20_N33       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.cctrl.dcs[1]~3                                                                                                                                                                                                                                                               ; LABCELL_X13_Y32_N36       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.cctrl.dfrz~2                                                                                                                                                                                                                                                                 ; LABCELL_X4_Y32_N54        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[12]~3                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y20_N0        ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2data[32]~2                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y20_N42       ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2stbuf[0].data[44]~0                                                                                                                                                                                                                                                        ; LABCELL_X16_Y30_N57       ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2stbuf[1].addr[31]~0                                                                                                                                                                                                                                                        ; LABCELL_X16_Y30_N30       ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2stbuf[2].size[1]~0                                                                                                                                                                                                                                                         ; LABCELL_X16_Y30_N6        ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2stbuf[3].size[1]~0                                                                                                                                                                                                                                                         ; LABCELL_X16_Y30_N54       ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2stbw[1]~1                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y33_N18       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[15]~0                                                                                                                                                                                                                                                                ; LABCELL_X11_Y32_N15       ; 53      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2vaddr[9]~3                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y31_N57       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2validv[2]~0                                                                                                                                                                                                                                                                ; LABCELL_X1_Y39_N33        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[0][4]~64                                                                                                                                                                                                                                                                ; LABCELL_X1_Y50_N54        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[100][1]~6                                                                                                                                                                                                                                                               ; LABCELL_X2_Y45_N21        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[101][1]~22                                                                                                                                                                                                                                                              ; LABCELL_X7_Y46_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[102][0]~38                                                                                                                                                                                                                                                              ; LABCELL_X10_Y47_N9        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[103][2]~54                                                                                                                                                                                                                                                              ; LABCELL_X9_Y50_N48        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[104][0]~10                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y51_N12       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[105][2]~26                                                                                                                                                                                                                                                              ; LABCELL_X9_Y48_N18        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[106][4]~42                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y49_N27       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[107][4]~58                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y47_N24       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[108][4]~14                                                                                                                                                                                                                                                              ; LABCELL_X4_Y44_N9         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[109][1]~30                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y48_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[10][1]~74                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y49_N45       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[110][2]~46                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y47_N27       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[111][2]~62                                                                                                                                                                                                                                                              ; LABCELL_X9_Y50_N51        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[112][1]~3                                                                                                                                                                                                                                                               ; LABCELL_X2_Y44_N57        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[113][4]~19                                                                                                                                                                                                                                                              ; LABCELL_X9_Y48_N21        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[114][2]~35                                                                                                                                                                                                                                                              ; LABCELL_X4_Y47_N21        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[115][0]~51                                                                                                                                                                                                                                                              ; LABCELL_X9_Y49_N57        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[116][2]~7                                                                                                                                                                                                                                                               ; LABCELL_X2_Y44_N18        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[117][2]~23                                                                                                                                                                                                                                                              ; LABCELL_X2_Y44_N27        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[118][4]~39                                                                                                                                                                                                                                                              ; LABCELL_X10_Y47_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[119][4]~55                                                                                                                                                                                                                                                              ; LABCELL_X9_Y49_N54        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[11][2]~75                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y50_N24       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[120][0]~11                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y51_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[121][2]~27                                                                                                                                                                                                                                                              ; LABCELL_X9_Y48_N45        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[122][2]~43                                                                                                                                                                                                                                                              ; LABCELL_X10_Y49_N42       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[123][2]~59                                                                                                                                                                                                                                                              ; LABCELL_X9_Y49_N24        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[124][2]~15                                                                                                                                                                                                                                                              ; LABCELL_X4_Y45_N54        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[125][2]~31                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y46_N51       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[126][4]~47                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y46_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[127][3]~63                                                                                                                                                                                                                                                              ; LABCELL_X10_Y49_N18       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[12][3]~76                                                                                                                                                                                                                                                               ; LABCELL_X1_Y50_N27        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[13][0]~77                                                                                                                                                                                                                                                               ; LABCELL_X7_Y47_N3         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[14][1]~78                                                                                                                                                                                                                                                               ; LABCELL_X7_Y49_N45        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[15][2]~79                                                                                                                                                                                                                                                               ; LABCELL_X7_Y46_N27        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[16][0]~80                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y46_N54       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[17][1]~81                                                                                                                                                                                                                                                               ; LABCELL_X9_Y48_N33        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[18][1]~82                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y51_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[19][3]~83                                                                                                                                                                                                                                                               ; LABCELL_X2_Y46_N9         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[1][3]~65                                                                                                                                                                                                                                                                ; MLABCELL_X6_Y48_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[20][2]~84                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y46_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[21][4]~85                                                                                                                                                                                                                                                               ; LABCELL_X2_Y47_N30        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[22][2]~86                                                                                                                                                                                                                                                               ; LABCELL_X1_Y47_N15        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[23][2]~87                                                                                                                                                                                                                                                               ; LABCELL_X2_Y46_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[24][2]~88                                                                                                                                                                                                                                                               ; LABCELL_X2_Y46_N27        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[25][3]~89                                                                                                                                                                                                                                                               ; LABCELL_X2_Y47_N39        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[26][2]~90                                                                                                                                                                                                                                                               ; LABCELL_X1_Y47_N24        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[27][2]~91                                                                                                                                                                                                                                                               ; LABCELL_X4_Y46_N0         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[28][3]~92                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y46_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[29][3]~93                                                                                                                                                                                                                                                               ; LABCELL_X1_Y48_N12        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[2][2]~66                                                                                                                                                                                                                                                                ; MLABCELL_X6_Y49_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[30][3]~94                                                                                                                                                                                                                                                               ; LABCELL_X1_Y48_N48        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[31][2]~95                                                                                                                                                                                                                                                               ; LABCELL_X2_Y46_N45        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[32][0]~96                                                                                                                                                                                                                                                               ; LABCELL_X12_Y50_N30       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[33][1]~100                                                                                                                                                                                                                                                              ; LABCELL_X4_Y46_N21        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[34][0]~104                                                                                                                                                                                                                                                              ; LABCELL_X2_Y51_N48        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[35][2]~108                                                                                                                                                                                                                                                              ; LABCELL_X4_Y50_N51        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[36][2]~97                                                                                                                                                                                                                                                               ; LABCELL_X12_Y50_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[37][1]~101                                                                                                                                                                                                                                                              ; LABCELL_X4_Y46_N45        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[38][1]~105                                                                                                                                                                                                                                                              ; LABCELL_X2_Y51_N45        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[39][1]~109                                                                                                                                                                                                                                                              ; LABCELL_X4_Y50_N45        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[3][2]~67                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y49_N0        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[40][1]~98                                                                                                                                                                                                                                                               ; LABCELL_X12_Y50_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[41][1]~102                                                                                                                                                                                                                                                              ; LABCELL_X4_Y46_N54        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[42][1]~106                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y49_N42       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[43][1]~110                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y50_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[44][1]~99                                                                                                                                                                                                                                                               ; LABCELL_X12_Y50_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[45][0]~103                                                                                                                                                                                                                                                              ; LABCELL_X4_Y46_N15        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[46][4]~107                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y49_N54       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[47][4]~111                                                                                                                                                                                                                                                              ; LABCELL_X7_Y48_N21        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[48][3]~112                                                                                                                                                                                                                                                              ; LABCELL_X2_Y45_N6         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[49][2]~116                                                                                                                                                                                                                                                              ; LABCELL_X1_Y49_N24        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[4][2]~68                                                                                                                                                                                                                                                                ; LABCELL_X1_Y50_N48        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[50][2]~120                                                                                                                                                                                                                                                              ; LABCELL_X1_Y45_N9         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[51][1]~124                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y48_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[52][2]~113                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y45_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[53][3]~117                                                                                                                                                                                                                                                              ; LABCELL_X2_Y49_N15        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[54][2]~121                                                                                                                                                                                                                                                              ; LABCELL_X1_Y45_N6         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[55][4]~125                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y48_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[56][4]~114                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y45_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[57][1]~118                                                                                                                                                                                                                                                              ; LABCELL_X2_Y49_N30        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[58][1]~122                                                                                                                                                                                                                                                              ; LABCELL_X1_Y45_N15        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[59][2]~126                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y48_N42       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[5][2]~69                                                                                                                                                                                                                                                                ; LABCELL_X7_Y46_N6         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[60][3]~115                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y45_N36       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[61][4]~119                                                                                                                                                                                                                                                              ; LABCELL_X2_Y49_N45        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[62][4]~123                                                                                                                                                                                                                                                              ; LABCELL_X1_Y45_N57        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[63][4]~127                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y48_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[64][4]~0                                                                                                                                                                                                                                                                ; LABCELL_X4_Y44_N6         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[65][4]~16                                                                                                                                                                                                                                                               ; LABCELL_X7_Y47_N21        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[66][3]~32                                                                                                                                                                                                                                                               ; LABCELL_X4_Y47_N18        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[67][4]~48                                                                                                                                                                                                                                                               ; LABCELL_X10_Y49_N27       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[68][0]~4                                                                                                                                                                                                                                                                ; LABCELL_X2_Y45_N51        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[69][3]~20                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y48_N51       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[6][4]~70                                                                                                                                                                                                                                                                ; LABCELL_X1_Y50_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[70][2]~36                                                                                                                                                                                                                                                               ; LABCELL_X10_Y47_N54       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[71][2]~52                                                                                                                                                                                                                                                               ; LABCELL_X10_Y49_N24       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[72][2]~8                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y46_N9        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[73][3]~24                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y48_N30       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[74][3]~40                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y49_N30       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[75][3]~56                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y47_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[76][3]~12                                                                                                                                                                                                                                                               ; LABCELL_X4_Y45_N57        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[77][3]~28                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y48_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[78][2]~44                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y46_N54       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[79][2]~60                                                                                                                                                                                                                                                               ; LABCELL_X10_Y49_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[7][3]~71                                                                                                                                                                                                                                                                ; MLABCELL_X6_Y49_N9        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[80][4]~1                                                                                                                                                                                                                                                                ; LABCELL_X2_Y44_N0         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[81][1]~17                                                                                                                                                                                                                                                               ; LABCELL_X7_Y47_N12        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[82][3]~33                                                                                                                                                                                                                                                               ; LABCELL_X4_Y47_N39        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[83][2]~49                                                                                                                                                                                                                                                               ; LABCELL_X9_Y49_N27        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[84][0]~5                                                                                                                                                                                                                                                                ; LABCELL_X2_Y45_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[85][4]~21                                                                                                                                                                                                                                                               ; LABCELL_X1_Y46_N54        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[86][0]~37                                                                                                                                                                                                                                                               ; LABCELL_X10_Y47_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[87][4]~53                                                                                                                                                                                                                                                               ; LABCELL_X10_Y49_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[88][3]~9                                                                                                                                                                                                                                                                ; MLABCELL_X6_Y51_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[89][3]~25                                                                                                                                                                                                                                                               ; LABCELL_X9_Y48_N27        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[8][3]~72                                                                                                                                                                                                                                                                ; LABCELL_X1_Y50_N51        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[90][3]~41                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y49_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[91][1]~57                                                                                                                                                                                                                                                               ; LABCELL_X7_Y47_N30        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[92][0]~13                                                                                                                                                                                                                                                               ; LABCELL_X4_Y45_N15        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[93][4]~29                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y48_N54       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[94][0]~45                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y46_N48       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[95][3]~61                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y47_N54       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[96][0]~2                                                                                                                                                                                                                                                                ; LABCELL_X4_Y44_N3         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[97][1]~18                                                                                                                                                                                                                                                               ; LABCELL_X7_Y47_N33        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[98][1]~34                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y47_N9        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[99][1]~50                                                                                                                                                                                                                                                               ; LABCELL_X9_Y49_N12        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dlru[9][1]~73                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y50_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[27]~1                                                                                                                                                                                                                                                              ; LABCELL_X11_Y28_N27       ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval64[27]~3                                                                                                                                                                                                                                                              ; LABCELL_X11_Y28_N54       ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval[19]~12                                                                                                                                                                                                                                                               ; LABCELL_X13_Y28_N24       ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval[19]~8                                                                                                                                                                                                                                                                ; LABCELL_X11_Y29_N39       ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dregval[28]~16                                                                                                                                                                                                                                                               ; LABCELL_X13_Y28_N3        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[0].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X13_Y42_N24       ; 81      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[1].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X17_Y43_N18       ; 84      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[2].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X13_Y42_N15       ; 83      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[3].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X13_Y42_N27       ; 81      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[4].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X13_Y42_N9        ; 83      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[5].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X13_Y42_N33       ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[6].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X13_Y42_N30       ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.dtlb[7].ctx[7]~1                                                                                                                                                                                                                                                             ; LABCELL_X13_Y42_N48       ; 84      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.flushctr[6]~4                                                                                                                                                                                                                                                                ; LABCELL_X9_Y36_N36        ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.holdn                                                                                                                                                                                                                                                                        ; FF_X19_Y36_N38            ; 601     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1pc[7]~1                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y38_N12       ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1rep                                                                                                                                                                                                                                                                        ; FF_X23_Y36_N17            ; 240     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i1su~0                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y38_N12       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2hitv[1]~2                                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y39_N18       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2tlbid[2]~4                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y46_N33       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.i2validv[0]~0                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y39_N15       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[0][4]~80                                                                                                                                                                                                                                                                ; LABCELL_X4_Y53_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[100][1]~22                                                                                                                                                                                                                                                              ; LABCELL_X7_Y54_N9         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[101][1]~38                                                                                                                                                                                                                                                              ; LABCELL_X7_Y53_N51        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[102][1]~54                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y51_N6        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[103][1]~70                                                                                                                                                                                                                                                              ; LABCELL_X13_Y51_N3        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[104][1]~26                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y52_N42       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[105][1]~42                                                                                                                                                                                                                                                              ; LABCELL_X13_Y53_N9        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[106][3]~58                                                                                                                                                                                                                                                              ; LABCELL_X11_Y54_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[107][0]~74                                                                                                                                                                                                                                                              ; LABCELL_X10_Y52_N27       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[108][3]~30                                                                                                                                                                                                                                                              ; LABCELL_X11_Y51_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[109][1]~46                                                                                                                                                                                                                                                              ; LABCELL_X12_Y53_N18       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[10][4]~90                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y54_N9        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[110][0]~62                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y52_N15      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[111][3]~78                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y52_N27      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[112][4]~19                                                                                                                                                                                                                                                              ; LABCELL_X12_Y51_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[113][3]~35                                                                                                                                                                                                                                                              ; LABCELL_X10_Y53_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[114][2]~51                                                                                                                                                                                                                                                              ; LABCELL_X7_Y50_N33        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[115][1]~67                                                                                                                                                                                                                                                              ; LABCELL_X13_Y54_N45       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[116][3]~23                                                                                                                                                                                                                                                              ; LABCELL_X7_Y52_N57        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[117][2]~39                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y53_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[118][2]~55                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y51_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[119][2]~71                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y51_N33      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[11][4]~91                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y55_N48       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[120][2]~27                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y52_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[121][4]~43                                                                                                                                                                                                                                                              ; LABCELL_X12_Y53_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[122][1]~59                                                                                                                                                                                                                                                              ; LABCELL_X12_Y54_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[123][0]~75                                                                                                                                                                                                                                                              ; LABCELL_X10_Y52_N12       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[124][0]~31                                                                                                                                                                                                                                                              ; LABCELL_X11_Y51_N51       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[125][3]~47                                                                                                                                                                                                                                                              ; LABCELL_X12_Y53_N27       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[126][2]~63                                                                                                                                                                                                                                                              ; LABCELL_X13_Y51_N30       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[127][1]~79                                                                                                                                                                                                                                                              ; LABCELL_X12_Y52_N45       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[12][4]~92                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y53_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[13][4]~93                                                                                                                                                                                                                                                               ; LABCELL_X11_Y52_N48       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[14][4]~94                                                                                                                                                                                                                                                               ; LABCELL_X9_Y54_N30        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[15][4]~95                                                                                                                                                                                                                                                               ; LABCELL_X7_Y53_N21        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[16][1]~112                                                                                                                                                                                                                                                              ; LABCELL_X7_Y54_N39        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[17][2]~113                                                                                                                                                                                                                                                              ; LABCELL_X9_Y54_N9         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[18][1]~114                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y55_N9        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[19][1]~115                                                                                                                                                                                                                                                              ; LABCELL_X7_Y54_N0         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[1][4]~81                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y52_N0        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[20][3]~116                                                                                                                                                                                                                                                              ; LABCELL_X7_Y54_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[21][3]~117                                                                                                                                                                                                                                                              ; LABCELL_X9_Y54_N48        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[22][2]~118                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y55_N3        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[23][3]~119                                                                                                                                                                                                                                                              ; LABCELL_X7_Y54_N24        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[24][3]~120                                                                                                                                                                                                                                                              ; LABCELL_X7_Y54_N45        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[25][3]~121                                                                                                                                                                                                                                                              ; LABCELL_X9_Y54_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[26][3]~122                                                                                                                                                                                                                                                              ; LABCELL_X11_Y54_N6        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[27][2]~123                                                                                                                                                                                                                                                              ; LABCELL_X7_Y54_N27        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[28][0]~124                                                                                                                                                                                                                                                              ; LABCELL_X7_Y54_N36        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[29][1]~125                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y54_N3        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[2][4]~82                                                                                                                                                                                                                                                                ; LABCELL_X10_Y55_N51       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[30][4]~126                                                                                                                                                                                                                                                              ; LABCELL_X9_Y54_N3         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[31][4]~127                                                                                                                                                                                                                                                              ; LABCELL_X7_Y54_N54        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[32][4]~0                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y54_N51       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[33][2]~4                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y52_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[34][4]~8                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y54_N36       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[35][4]~12                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y54_N51       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[36][4]~1                                                                                                                                                                                                                                                                ; LABCELL_X2_Y54_N33        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[37][2]~5                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y54_N18       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[38][0]~9                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y54_N27       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[39][4]~13                                                                                                                                                                                                                                                               ; LABCELL_X11_Y55_N24       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[3][4]~83                                                                                                                                                                                                                                                                ; LABCELL_X7_Y53_N45        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[40][2]~2                                                                                                                                                                                                                                                                ; LABCELL_X2_Y54_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[41][1]~6                                                                                                                                                                                                                                                                ; LABCELL_X4_Y52_N9         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[42][0]~10                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y54_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[43][2]~14                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y55_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[44][2]~3                                                                                                                                                                                                                                                                ; LABCELL_X2_Y54_N27        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[45][4]~7                                                                                                                                                                                                                                                                ; LABCELL_X4_Y52_N3         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[46][4]~11                                                                                                                                                                                                                                                               ; LABCELL_X4_Y54_N42        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[47][3]~15                                                                                                                                                                                                                                                               ; LABCELL_X9_Y53_N57        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[48][3]~96                                                                                                                                                                                                                                                               ; LABCELL_X4_Y52_N12        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[49][0]~100                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y54_N30       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[4][4]~84                                                                                                                                                                                                                                                                ; LABCELL_X4_Y55_N48        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[50][2]~104                                                                                                                                                                                                                                                              ; LABCELL_X7_Y52_N36        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[51][2]~108                                                                                                                                                                                                                                                              ; LABCELL_X4_Y54_N9         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[52][1]~97                                                                                                                                                                                                                                                               ; LABCELL_X4_Y53_N48        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[53][4]~101                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y54_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[54][2]~105                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y55_N36       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[55][4]~109                                                                                                                                                                                                                                                              ; LABCELL_X2_Y53_N39        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[56][4]~98                                                                                                                                                                                                                                                               ; LABCELL_X4_Y53_N51        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[57][1]~102                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y54_N0        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[58][3]~106                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y52_N6        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[59][2]~110                                                                                                                                                                                                                                                              ; LABCELL_X2_Y53_N33        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[5][4]~85                                                                                                                                                                                                                                                                ; LABCELL_X10_Y55_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[60][2]~99                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y53_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[61][2]~103                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y54_N51       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[62][2]~107                                                                                                                                                                                                                                                              ; LABCELL_X7_Y52_N15        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[63][3]~111                                                                                                                                                                                                                                                              ; LABCELL_X2_Y53_N3         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[64][1]~16                                                                                                                                                                                                                                                               ; LABCELL_X12_Y51_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[65][1]~32                                                                                                                                                                                                                                                               ; LABCELL_X10_Y53_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[66][4]~48                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y50_N9        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[67][4]~64                                                                                                                                                                                                                                                               ; LABCELL_X13_Y52_N36       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[68][1]~20                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y52_N30       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[69][2]~36                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y53_N9        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[6][4]~86                                                                                                                                                                                                                                                                ; LABCELL_X10_Y55_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[70][0]~52                                                                                                                                                                                                                                                               ; LABCELL_X9_Y53_N3         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[71][0]~68                                                                                                                                                                                                                                                               ; LABCELL_X13_Y52_N9        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[72][4]~24                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y52_N9        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[73][4]~40                                                                                                                                                                                                                                                               ; LABCELL_X12_Y53_N21       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[74][3]~56                                                                                                                                                                                                                                                               ; LABCELL_X12_Y54_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[75][0]~72                                                                                                                                                                                                                                                               ; LABCELL_X10_Y52_N3        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[76][3]~28                                                                                                                                                                                                                                                               ; LABCELL_X12_Y51_N18       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[77][0]~44                                                                                                                                                                                                                                                               ; LABCELL_X12_Y53_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[78][0]~60                                                                                                                                                                                                                                                               ; LABCELL_X13_Y51_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[79][0]~76                                                                                                                                                                                                                                                               ; LABCELL_X13_Y52_N3        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[7][0]~87                                                                                                                                                                                                                                                                ; LABCELL_X11_Y55_N54       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[80][2]~17                                                                                                                                                                                                                                                               ; LABCELL_X9_Y51_N36        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[81][0]~33                                                                                                                                                                                                                                                               ; LABCELL_X9_Y53_N48        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[82][4]~49                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y50_N12       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[83][2]~65                                                                                                                                                                                                                                                               ; LABCELL_X9_Y51_N12        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[84][0]~21                                                                                                                                                                                                                                                               ; LABCELL_X7_Y52_N39        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[85][3]~37                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y53_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[86][3]~53                                                                                                                                                                                                                                                               ; LABCELL_X9_Y51_N24        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[87][3]~69                                                                                                                                                                                                                                                               ; LABCELL_X9_Y51_N21        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[88][3]~25                                                                                                                                                                                                                                                               ; LABCELL_X9_Y51_N3         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[89][3]~41                                                                                                                                                                                                                                                               ; LABCELL_X13_Y53_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[8][4]~88                                                                                                                                                                                                                                                                ; LABCELL_X4_Y55_N51        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[90][3]~57                                                                                                                                                                                                                                                               ; LABCELL_X12_Y54_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[91][0]~73                                                                                                                                                                                                                                                               ; LABCELL_X10_Y52_N57       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[92][1]~29                                                                                                                                                                                                                                                               ; LABCELL_X11_Y51_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[93][1]~45                                                                                                                                                                                                                                                               ; LABCELL_X11_Y53_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[94][1]~61                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y52_N9       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[95][0]~77                                                                                                                                                                                                                                                               ; LABCELL_X9_Y51_N57        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[96][0]~18                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y50_N27       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[97][1]~34                                                                                                                                                                                                                                                               ; LABCELL_X10_Y53_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[98][1]~50                                                                                                                                                                                                                                                               ; LABCELL_X7_Y50_N45        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[99][1]~66                                                                                                                                                                                                                                                               ; LABCELL_X13_Y54_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ilru[9][3]~89                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y55_N12       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.iramaddr[4]~2                                                                                                                                                                                                                                                                ; LABCELL_X17_Y31_N9        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufpaddr[20]~0                                                                                                                                                                                                                                                            ; LABCELL_X17_Y31_N3        ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufpaddr[20]~1                                                                                                                                                                                                                                                            ; LABCELL_X17_Y31_N6        ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irdbufvaddr[25]~1                                                                                                                                                                                                                                                            ; LABCELL_X17_Y31_N18       ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.irephitv[0]~0                                                                                                                                                                                                                                                                ; LABCELL_X31_Y37_N51       ; 296     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[0].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X7_Y43_N36        ; 86      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[1].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X17_Y42_N45       ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[2].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X7_Y43_N3         ; 76      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[3].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X7_Y43_N45        ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[4].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X17_Y42_N27       ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[5].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X17_Y42_N42       ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[6].ctx[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X17_Y42_N24       ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.itlb[7].ctx[7]~1                                                                                                                                                                                                                                                             ; LABCELL_X7_Y43_N0         ; 77      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.ctx[2]~1                                                                                                                                                                                                                                                              ; LABCELL_X1_Y38_N54        ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.mask[1]                                                                                                                                                                                                                                                               ; FF_X11_Y36_N26            ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.newent.vaddr[24]~0                                                                                                                                                                                                                                                           ; LABCELL_X19_Y38_N30       ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regfladdr[14]~1                                                                                                                                                                                                                                                              ; LABCELL_X4_Y32_N39        ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.regflmask[23]~0                                                                                                                                                                                                                                                              ; LABCELL_X4_Y32_N9         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_mmuwalk                                                                                                                                                                                                                                                                 ; FF_X19_Y37_N50            ; 162     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_rdasi2                                                                                                                                                                                                                                                                  ; FF_X16_Y29_N44            ; 72      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_wptectag1                                                                                                                                                                                                                                                               ; FF_X18_Y34_N56            ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_wrasi                                                                                                                                                                                                                                                                   ; FF_X16_Y34_N41            ; 341     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s1offs[3]~0                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y36_N36        ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|v~104                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y38_N3        ; 58      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|v~62                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y38_N51       ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|\comb:start                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y6_N48       ; 267     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.ctrl[1]~0                                                                                                                                                                                                                                                                ; LABCELL_X40_Y7_N18        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.dividend[55]~0                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y6_N39       ; 80      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[104]~11                                                                                                                                                                                                                                                          ; LABCELL_X45_Y3_N18        ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[117]~10                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y4_N18       ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[27]~8                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y8_N42       ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[46]~7                                                                                                                                                                                                                                                            ; LABCELL_X48_Y7_N6         ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[4]~9                                                                                                                                                                                                                                                             ; LABCELL_X50_Y4_N12        ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[76]~1                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y6_N21       ; 220     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.divisor[86]~4                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y1_N12       ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.quotient[35]~0                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y5_N57       ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.ready~0                                                                                                                                                                                                                                                                  ; LABCELL_X48_Y31_N39       ; 2378    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.result[45]~0                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y6_N18       ; 65      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:de_jump~0                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y33_N18       ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:de_swap~1                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y29_N33       ; 357     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[0][63]~0                                                                                                                                                                                                                                                    ; LABCELL_X75_Y8_N57        ; 104     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[10][63]~0                                                                                                                                                                                                                                                   ; LABCELL_X53_Y9_N24        ; 95      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[11][63]~0                                                                                                                                                                                                                                                   ; LABCELL_X75_Y8_N27        ; 103     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[12][63]~0                                                                                                                                                                                                                                                   ; LABCELL_X70_Y8_N45        ; 100     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[13][63]~0                                                                                                                                                                                                                                                   ; MLABCELL_X78_Y11_N36      ; 93      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[14][63]~0                                                                                                                                                                                                                                                   ; MLABCELL_X78_Y11_N30      ; 92      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[15][63]~0                                                                                                                                                                                                                                                   ; LABCELL_X53_Y9_N48        ; 97      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[1][63]~0                                                                                                                                                                                                                                                    ; MLABCELL_X78_Y11_N6       ; 99      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[2][63]~0                                                                                                                                                                                                                                                    ; MLABCELL_X78_Y11_N33      ; 97      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[3][63]~0                                                                                                                                                                                                                                                    ; MLABCELL_X59_Y7_N54       ; 102     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[4][63]~0                                                                                                                                                                                                                                                    ; LABCELL_X70_Y8_N12        ; 97      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[5][63]~0                                                                                                                                                                                                                                                    ; LABCELL_X73_Y9_N0         ; 95      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[6][63]~0                                                                                                                                                                                                                                                    ; LABCELL_X64_Y7_N6         ; 87      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[7][63]~0                                                                                                                                                                                                                                                    ; LABCELL_X60_Y5_N57        ; 98      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[8][63]~0                                                                                                                                                                                                                                                    ; LABCELL_X75_Y8_N15        ; 90      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.hpmcounter[9][63]~0                                                                                                                                                                                                                                                    ; LABCELL_X60_Y5_N0         ; 98      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.mcycle[63]~0                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y5_N6        ; 91      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.mepc[63]~0                                                                                                                                                                                                                                                             ; LABCELL_X46_Y10_N30       ; 202     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.csr.sepc[63]~0                                                                                                                                                                                                                                                             ; LABCELL_X46_Y10_N21       ; 198     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.m.ctrl[0].cause[62]~0                                                                                                                                                                                                                                                      ; LABCELL_X42_Y25_N18       ; 68      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|\comb:v.wb.ctrl[1].branch.naddr[39]~0                                                                                                                                                                                                                                              ; MLABCELL_X47_Y35_N0       ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|a_alu_forwarding~2                                                                                                                                                                                                                                                                 ; MLABCELL_X59_Y29_N48      ; 128     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|comb~1                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y11_N42      ; 84      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|comb~11                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y34_N54       ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|comb~6                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y23_N30       ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|jump_unit~0                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y31_N12       ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[0].tval[38]~0                                                                                                                                                                                                                                                             ; LABCELL_X33_Y30_N30       ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].fusel[3]~0                                                                                                                                                                                                                                                             ; LABCELL_X35_Y28_N45       ; 559     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dcsr.cause[1]~1                                                                                                                                                                                                                                                              ; LABCELL_X63_Y12_N12       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dcsr.prv[0]~0                                                                                                                                                                                                                                                                ; MLABCELL_X59_Y7_N24       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dcsr.stepie~0                                                                                                                                                                                                                                                                ; MLABCELL_X59_Y7_N33       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dfeaturesen.laluen~0                                                                                                                                                                                                                                                         ; LABCELL_X53_Y10_N33       ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dscratch0[5]~0                                                                                                                                                                                                                                                               ; LABCELL_X63_Y9_N27        ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.dscratch1[9]~0                                                                                                                                                                                                                                                               ; LABCELL_X63_Y9_N24        ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.frm[5]~0                                                                                                                                                                                                                                                                     ; MLABCELL_X59_Y5_N33       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[0][10]~2                                                                                                                                                                                                                                                          ; MLABCELL_X78_Y9_N24       ; 103     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[10][12]~15                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y9_N57       ; 94      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[11][57]~19                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y9_N0        ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[12][40]~5                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y9_N33       ; 99      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[13][32]~12                                                                                                                                                                                                                                                        ; LABCELL_X81_Y11_N6        ; 92      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[14][1]~16                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y9_N12       ; 91      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[15][4]~21                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y9_N54       ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[1][60]~7                                                                                                                                                                                                                                                          ; LABCELL_X85_Y9_N48        ; 98      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[2][54]~13                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y9_N27       ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[3][14]~17                                                                                                                                                                                                                                                         ; LABCELL_X79_Y9_N21        ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[4][25]~3                                                                                                                                                                                                                                                          ; LABCELL_X80_Y8_N3         ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[5][14]~8                                                                                                                                                                                                                                                          ; MLABCELL_X78_Y9_N42       ; 94      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[6][14]~14                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y9_N15       ; 86      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[7][21]~18                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y8_N57       ; 97      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[8][36]~4                                                                                                                                                                                                                                                          ; LABCELL_X77_Y8_N24        ; 89      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.hpmcounter[9][3]~9                                                                                                                                                                                                                                                           ; LABCELL_X79_Y9_N39        ; 97      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcause[55]~1                                                                                                                                                                                                                                                                 ; LABCELL_X66_Y8_N27        ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcounteren[9]~0                                                                                                                                                                                                                                                              ; LABCELL_X63_Y9_N9         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcountinhibit[23]~0                                                                                                                                                                                                                                                          ; LABCELL_X61_Y9_N54        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mcycle[16]~0                                                                                                                                                                                                                                                                 ; MLABCELL_X59_Y5_N9        ; 90      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.medeleg[48]~0                                                                                                                                                                                                                                                                ; LABCELL_X63_Y9_N12        ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mepc[46]~0                                                                                                                                                                                                                                                                   ; LABCELL_X64_Y7_N24        ; 71      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mideleg[3]~0                                                                                                                                                                                                                                                                 ; LABCELL_X63_Y9_N51        ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.minstret[40]~0                                                                                                                                                                                                                                                               ; LABCELL_X51_Y12_N18       ; 71      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mip[46]~0                                                                                                                                                                                                                                                                    ; LABCELL_X56_Y9_N0         ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mscratch[27]~0                                                                                                                                                                                                                                                               ; MLABCELL_X59_Y6_N18       ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mstatus.sum~0                                                                                                                                                                                                                                                                ; MLABCELL_X59_Y6_N48       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mstatus.tsr~0                                                                                                                                                                                                                                                                ; LABCELL_X53_Y9_N15        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtval[26]~0                                                                                                                                                                                                                                                                  ; LABCELL_X64_Y7_N57        ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.mtvec[59]~0                                                                                                                                                                                                                                                                  ; LABCELL_X63_Y9_N39        ; 76      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.satp[62]~1                                                                                                                                                                                                                                                                   ; LABCELL_X61_Y9_N48        ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.scause[61]~0                                                                                                                                                                                                                                                                 ; LABCELL_X64_Y9_N18        ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.scounteren[18]~0                                                                                                                                                                                                                                                             ; LABCELL_X63_Y9_N6         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.sepc[15]~0                                                                                                                                                                                                                                                                   ; LABCELL_X64_Y9_N21        ; 67      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.sscratch[37]~0                                                                                                                                                                                                                                                               ; LABCELL_X64_Y7_N12        ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stval[49]~0                                                                                                                                                                                                                                                                  ; LABCELL_X64_Y7_N54        ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.stvec[59]~0                                                                                                                                                                                                                                                                  ; LABCELL_X63_Y9_N36        ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[0][37]~1                                                                                                                                                                                                                                                         ; LABCELL_X68_Y11_N57       ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.csr.tcsr.tdata2[1][9]~2                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y11_N51      ; 103     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.inst.d[2]~0                                                                                                                                                                                                                                                               ; LABCELL_X23_Y23_N51       ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.ipc[0][30]~0                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y32_N54      ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.set[0]~0                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y27_N0        ; 260     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.valid[1]~0                                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y25_N6       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.dm.addr[14]~0                                                                                                                                                                                                                                                                    ; LABCELL_X60_Y11_N42       ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.dm.addr[14]~1                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y11_N18       ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.dm.tbufaddr[5]~0                                                                                                                                                                                                                                                                 ; MLABCELL_X59_Y12_N24      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.dm.tbufcnt[2]~0                                                                                                                                                                                                                                                                  ; MLABCELL_X78_Y12_N54      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].op2[39]~11                                                                                                                                                                                                                                                             ; LABCELL_X43_Y29_N54       ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.csr.ctrl[1]~0                                                                                                                                                                                                                                                                  ; MLABCELL_X65_Y13_N24      ; 77      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.csr.v[41]~2                                                                                                                                                                                                                                                                    ; LABCELL_X66_Y9_N57        ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.naddr[23]~0                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y26_N36      ; 868     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.stdata[37]~7                                                                                                                                                                                                                                                                   ; LABCELL_X62_Y29_N42       ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.f.pc[32]~0                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y34_N33       ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.m.trig.action[1]~1                                                                                                                                                                                                                                                               ; LABCELL_X67_Y16_N21       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[0].valid                                                                                                                                                                                                                                                                  ; FF_X46_Y12_N47            ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.ctrl[1].tval[39]~6                                                                                                                                                                                                                                                             ; MLABCELL_X47_Y12_N57      ; 71      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|rfi.wdata1[63]~0                                                                                                                                                                                                                                                                   ; LABCELL_X60_Y11_N48       ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r~1728                                                                                                                                                                                                                                                                             ; LABCELL_X60_Y8_N15        ; 563     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r~1729                                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y22_N3       ; 117     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r~2155                                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y26_N3       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r~2781                                                                                                                                                                                                                                                                             ; LABCELL_X70_Y12_N57       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r~2787                                                                                                                                                                                                                                                                             ; LABCELL_X68_Y13_N42       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r~2789                                                                                                                                                                                                                                                                             ; LABCELL_X71_Y13_N3        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|tbi.write[0]                                                                                                                                                                                                                                                                       ; LABCELL_X60_Y15_N30       ; 30      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acc[22]~0                                                                                                                                                                                                                                                         ; LABCELL_X46_Y55_N3        ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acclo[23]~0                                                                                                                                                                                                                                                       ; LABCELL_X46_Y50_N39       ; 73      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.acclo[23]~1                                                                                                                                                                                                                                                       ; LABCELL_X43_Y55_N6        ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.divrem1[0]~0                                                                                                                                                                                                                                                      ; LABCELL_X46_Y52_N12       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.divrem2[0]~0                                                                                                                                                                                                                                                      ; LABCELL_X46_Y52_N15       ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj2[10]~0                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y56_N39      ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj2[10]~1                                                                                                                                                                                                                                                     ; LABCELL_X35_Y56_N39       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.expadj2[10]~2                                                                                                                                                                                                                                                     ; LABCELL_X35_Y54_N12       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.flop[4]~1                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y46_N48      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[13]~2                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y55_N42      ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.muli1[13]~3                                                                                                                                                                                                                                                       ; LABCELL_X40_Y55_N6        ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.exp[11]~2                                                                                                                                                                                                                                                     ; LABCELL_X43_Y53_N33       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op1.w[58]~2                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y49_N12      ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[10]~12                                                                                                                                                                                                                                                    ; LABCELL_X42_Y54_N3        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.exp[1]~11                                                                                                                                                                                                                                                     ; LABCELL_X42_Y54_N0        ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[10]~14                                                                                                                                                                                                                                                   ; LABCELL_X37_Y52_N30       ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[10]~15                                                                                                                                                                                                                                                   ; LABCELL_X37_Y52_N45       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.mant[29]~11                                                                                                                                                                                                                                                   ; LABCELL_X37_Y52_N0        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op2.w[36]~6                                                                                                                                                                                                                                                       ; LABCELL_X37_Y52_N54       ; 83      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.mant[17]~0                                                                                                                                                                                                                                                    ; LABCELL_X23_Y56_N6        ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.op3.w[17]~0                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y44_N54      ; 140     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.rddp                                                                                                                                                                                                                                                              ; FF_X43_Y45_N2             ; 276     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.rs2[2]~0                                                                                                                                                                                                                                                          ; LABCELL_X43_Y46_N39       ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s.nf_idle                                                                                                                                                                                                                                                         ; FF_X43_Y46_N8             ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.s3[4]~0                                                                                                                                                                                                                                                           ; LABCELL_X40_Y46_N42       ; 84      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.sqrtctr[2]~0                                                                                                                                                                                                                                                      ; LABCELL_X40_Y45_N21       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|comb~0                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y29_N33       ; 268     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[0][25]~3                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y30_N30       ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[6][13]~4                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y29_N45       ; 258     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.stack[7][14]~6                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y37_N54       ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rasnv:ras0|r.valid[4]~1                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y25_N36       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr1[4]~0                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y25_N3       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr3[0]~0                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y25_N45      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|regfile64nv:rf0|r.raddr4[4]~0                                                                                                                                                                                                                                                               ; LABCELL_X33_Y25_N3        ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rst                                                                                                                                                                                                                                                                                         ; FF_X33_Y12_N2             ; 1868    ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[0][20]~2                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y12_N39       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[0][32]~6                                                                                                                                                                                                                                                                               ; LABCELL_X33_Y15_N6        ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[1][33]~7                                                                                                                                                                                                                                                                               ; LABCELL_X33_Y15_N3        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[1][5]~3                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y14_N18       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[2][1]~4                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y12_N9        ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[2][52]~8                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y14_N24       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[3][25]~5                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y12_N42       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|progbuf:\pbgen:x:0:pb0|r[3][42]~9                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y12_N12       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.cmd.aarpostinc~0                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y11_N9        ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.control.dmactive                                                                                                                                                                                                                                                                                              ; FF_X43_Y11_N8             ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.control.hartsel[6]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y11_N27       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[0][20]~7                                                                                                                                                                                                                                                                                                 ; MLABCELL_X59_Y13_N48      ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[0][20]~9                                                                                                                                                                                                                                                                                                 ; LABCELL_X60_Y14_N24       ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[0][3]~11                                                                                                                                                                                                                                                                                                 ; LABCELL_X62_Y15_N39       ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[1][7]~15                                                                                                                                                                                                                                                                                                 ; LABCELL_X62_Y15_N45       ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[1][7]~16                                                                                                                                                                                                                                                                                                 ; LABCELL_X61_Y15_N9        ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[2][12]~17                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y10_N51       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.data[3][1]~18                                                                                                                                                                                                                                                                                                 ; LABCELL_X50_Y10_N36       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.dsubr[0]~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y12_N24      ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.hrdata[4]~6                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y12_N0        ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.hrdata[4]~9                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y11_N21       ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.hsize[1]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y8_N30        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.hwdata[20]~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y12_N39       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y11_N12       ; 124     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r~216                                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y12_N42       ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rstgen:rst0|rstoutl                                                                                                                                                                                                                                                                                                                                        ; FF_X70_Y2_N14             ; 10822   ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; rstgen:rst0|rstoutl                                                                                                                                                                                                                                                                                                                                        ; FF_X70_Y2_N14             ; 136     ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X2_Y2_N32              ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~4                      ; LABCELL_X2_Y1_N27         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X2_Y2_N45         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; MLABCELL_X3_Y2_N6         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; LABCELL_X2_Y2_N9          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; LABCELL_X4_Y2_N48         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; LABCELL_X2_Y1_N33         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X2_Y2_N51         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1      ; LABCELL_X1_Y3_N48         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; MLABCELL_X3_Y3_N24        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y2_N41              ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y2_N35              ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y2_N44              ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X2_Y1_N6          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y1_N50              ; 22      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; MLABCELL_X3_Y2_N36        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                 ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; clkgen:clkgen0|clkgen_altera_mf:\cyc5:v|altera_pll:sdclk_pll|altpll:\nosd:altpll0|altpll_e1r:auto_generated|fb_clkin ; FRACTIONALPLL_X0_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; clkm                                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y4_N1 ; 21479   ; Global Clock         ; GCLK0            ; --                        ;
; rstgen:rst0|rstoutl                                                                                                  ; FF_X70_Y2_N14             ; 136     ; Global Clock         ; GCLK2            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                  ;
+--------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                   ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------+---------+
; rstgen:rst0|rstoutl                                                                                    ; 10821   ;
; ~GND                                                                                                   ; 4154    ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|div64:\mgen:div0|r.ready~0              ; 2378    ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|rst                                     ; 1868    ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[1].branch.naddr[23]~0 ; 868     ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.holdn                    ; 601     ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r~1728                         ; 563     ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].fusel[3]~0         ; 559     ;
+--------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X26_Y6_N0, M10K_X26_Y7_N0, M10K_X38_Y6_N0, M10K_X41_Y6_N0                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:10:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X14_Y9_N0, M10K_X26_Y11_N0, M10K_X38_Y10_N0, M10K_X38_Y11_N0                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:11:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X41_Y14_N0, M10K_X38_Y15_N0, M10K_X41_Y13_N0, M10K_X26_Y17_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:12:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X14_Y3_N0, M10K_X26_Y4_N0, M10K_X38_Y4_N0, M10K_X38_Y3_N0                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:13:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X5_Y3_N0, M10K_X5_Y8_N0, M10K_X5_Y6_N0, M10K_X14_Y5_N0                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:14:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X14_Y7_N0, M10K_X38_Y9_N0, M10K_X26_Y14_N0, M10K_X26_Y15_N0                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:15:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X38_Y1_N0, M10K_X38_Y8_N0, M10K_X41_Y5_N0, M10K_X26_Y10_N0                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X49_Y10_N0, M10K_X49_Y8_N0, M10K_X41_Y2_N0, M10K_X26_Y2_N0                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X26_Y9_N0, M10K_X26_Y13_N0, M10K_X38_Y12_N0, M10K_X38_Y13_N0                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X41_Y15_N0, M10K_X38_Y16_N0, M10K_X41_Y12_N0, M10K_X26_Y16_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:4:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X14_Y2_N0, M10K_X14_Y4_N0, M10K_X38_Y5_N0, M10K_X38_Y2_N0                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:5:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X5_Y2_N0, M10K_X5_Y5_N0, M10K_X5_Y4_N0, M10K_X14_Y6_N0                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:6:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X5_Y7_N0, M10K_X41_Y9_N0, M10K_X14_Y8_N0, M10K_X26_Y8_N0                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:7:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X26_Y1_N0, M10K_X38_Y14_N0, M10K_X41_Y10_N0, M10K_X26_Y12_N0                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:8:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X26_Y5_N0, M10K_X26_Y3_N0, M10K_X38_Y7_N0, M10K_X41_Y7_N0                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; ahbram:\gen_soc:ahbram1|syncrambw:aram|syncram:\nosbw:rx:9:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_gdp3:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None ; M10K_X41_Y11_N0, M10K_X41_Y8_N0, M10K_X41_Y3_N0, M10K_X41_Y4_N0                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated|ALTSYNCRAM                                                  ; AUTO ; True Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0     ; None ; M10K_X14_Y13_N0, M10K_X14_Y16_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem128:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated|ALTSYNCRAM                                                  ; AUTO ; True Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0     ; None ; M10K_X14_Y15_N0, M10K_X14_Y17_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated|ALTSYNCRAM                                                 ; AUTO ; True Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0     ; None ; M10K_X14_Y14_N0, M10K_X14_Y10_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:0:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated|ALTSYNCRAM                                                 ; AUTO ; True Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0     ; None ; M10K_X5_Y11_N0, M10K_X5_Y12_N0                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated|ALTSYNCRAM                                                 ; AUTO ; True Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0     ; None ; M10K_X5_Y9_N0, M10K_X5_Y10_N0                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram64:\mem32:1:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated|ALTSYNCRAM                                                 ; AUTO ; True Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0     ; None ; M10K_X5_Y13_N0, M10K_X5_Y14_N0                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|ahbtrace_mmb:ahbtrace0|syncram:\mem64:ram0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_hdp3:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; True Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0     ; None ; M10K_X14_Y11_N0, M10K_X14_Y12_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:0:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_bdp3:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port ; Single Clock ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 2560  ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 1           ; 0     ; None ; M10K_X5_Y34_N0                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:1:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_bdp3:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port ; Single Clock ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 2560  ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 1           ; 0     ; None ; M10K_X5_Y35_N0                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:2:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_bdp3:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port ; Single Clock ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 2560  ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 1           ; 0     ; None ; M10K_X5_Y36_N0                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\dtagconf0:dtagloop:3:dtagsmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_bdp3:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port ; Single Clock ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 2560  ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 1           ; 0     ; None ; M10K_X5_Y37_N0                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:0:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated|ALTSYNCRAM                                  ; AUTO ; True Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 4           ; 0     ; None ; M10K_X38_Y26_N0, M10K_X38_Y27_N0, M10K_X41_Y30_N0, M10K_X38_Y34_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:0:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated|ALTSYNCRAM                                  ; AUTO ; True Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 3           ; 0     ; None ; M10K_X38_Y26_N0, M10K_X38_Y27_N0, M10K_X41_Y30_N0                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:1:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated|ALTSYNCRAM                                  ; AUTO ; True Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 4           ; 0     ; None ; M10K_X38_Y32_N0, M10K_X38_Y30_N0, M10K_X41_Y31_N0, M10K_X41_Y32_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:1:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated|ALTSYNCRAM                                  ; AUTO ; True Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 3           ; 0     ; None ; M10K_X38_Y32_N0, M10K_X38_Y30_N0, M10K_X41_Y31_N0                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:2:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated|ALTSYNCRAM                                  ; AUTO ; True Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 4           ; 0     ; None ; M10K_X38_Y28_N0, M10K_X38_Y31_N0, M10K_X38_Y33_N0, M10K_X38_Y35_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:2:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated|ALTSYNCRAM                                  ; AUTO ; True Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 3           ; 0     ; None ; M10K_X38_Y28_N0, M10K_X38_Y31_N0, M10K_X38_Y33_N0                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:3:idatamemh|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated|ALTSYNCRAM                                  ; AUTO ; True Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 4           ; 0     ; None ; M10K_X26_Y31_N0, M10K_X38_Y29_N0, M10K_X41_Y33_N0, M10K_X41_Y29_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\idataloop:3:idatameml|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ldp3:auto_generated|ALTSYNCRAM                                  ; AUTO ; True Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 3           ; 0     ; None ; M10K_X26_Y31_N0, M10K_X38_Y29_N0, M10K_X41_Y33_N0                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:0:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ddp3:auto_generated|ALTSYNCRAM                                     ; AUTO ; True Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 2           ; 0     ; None ; M10K_X26_Y33_N0, M10K_X26_Y34_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:1:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ddp3:auto_generated|ALTSYNCRAM                                     ; AUTO ; True Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 2           ; 0     ; None ; M10K_X38_Y37_N0, M10K_X41_Y34_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:2:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ddp3:auto_generated|ALTSYNCRAM                                     ; AUTO ; True Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 2           ; 0     ; None ; M10K_X26_Y35_N0, M10K_X26_Y36_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:3:itagmem|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_ddp3:auto_generated|ALTSYNCRAM                                     ; AUTO ; True Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 2           ; 0     ; None ; M10K_X38_Y36_N0, M10K_X41_Y35_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y25_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y25_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y20_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y18_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y33_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y21_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y31_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:0:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y27_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y18_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y28_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y19_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X38_Y18_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y32_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y24_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y32_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:1:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y29_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y26_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y27_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y19_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y21_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y29_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y23_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y23_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:2:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y24_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y22_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y26_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y20_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatamemh|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X38_Y21_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:0:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y30_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:1:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y22_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:2:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y30_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncrambw:\ddusebw:ddataloop:3:ddatameml|syncram:\nosbw:rx:3:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_rap3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y28_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 12          ; 0     ; None ; M10K_X69_Y17_N0, M10K_X58_Y14_N0, M10K_X69_Y11_N0, M10K_X76_Y17_N0, M10K_X69_Y14_N0, M10K_X76_Y19_N0, M10K_X58_Y16_N0, M10K_X58_Y13_N0, M10K_X69_Y19_N0, M10K_X76_Y15_N0, M10K_X69_Y15_N0, M10K_X58_Y11_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:0:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 12          ; 0     ; None ; M10K_X69_Y20_N0, M10K_X76_Y18_N0, M10K_X69_Y18_N0, M10K_X69_Y13_N0, M10K_X58_Y11_N0, M10K_X69_Y16_N0, M10K_X76_Y14_N0, M10K_X76_Y11_N0, M10K_X69_Y12_N0, M10K_X76_Y12_N0, M10K_X76_Y13_N0, M10K_X76_Y20_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 12          ; 0     ; None ; M10K_X69_Y17_N0, M10K_X58_Y14_N0, M10K_X69_Y11_N0, M10K_X76_Y17_N0, M10K_X69_Y14_N0, M10K_X76_Y19_N0, M10K_X58_Y16_N0, M10K_X58_Y13_N0, M10K_X69_Y19_N0, M10K_X76_Y15_N0, M10K_X69_Y15_N0, M10K_X58_Y11_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:1:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 13          ; 0     ; None ; M10K_X69_Y20_N0, M10K_X76_Y18_N0, M10K_X69_Y18_N0, M10K_X69_Y13_N0, M10K_X69_Y17_N0, M10K_X58_Y11_N0, M10K_X69_Y16_N0, M10K_X76_Y14_N0, M10K_X76_Y11_N0, M10K_X69_Y12_N0, M10K_X76_Y12_N0, M10K_X76_Y13_N0, M10K_X76_Y20_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 12          ; 0     ; None ; M10K_X69_Y17_N0, M10K_X58_Y14_N0, M10K_X69_Y11_N0, M10K_X76_Y17_N0, M10K_X69_Y14_N0, M10K_X76_Y19_N0, M10K_X58_Y16_N0, M10K_X58_Y13_N0, M10K_X69_Y19_N0, M10K_X76_Y15_N0, M10K_X69_Y15_N0, M10K_X58_Y11_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:2:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 13          ; 0     ; None ; M10K_X69_Y20_N0, M10K_X76_Y18_N0, M10K_X69_Y18_N0, M10K_X69_Y13_N0, M10K_X69_Y17_N0, M10K_X58_Y11_N0, M10K_X69_Y16_N0, M10K_X76_Y14_N0, M10K_X76_Y11_N0, M10K_X69_Y12_N0, M10K_X76_Y12_N0, M10K_X76_Y13_N0, M10K_X76_Y20_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 12          ; 0     ; None ; M10K_X69_Y17_N0, M10K_X58_Y14_N0, M10K_X69_Y11_N0, M10K_X76_Y17_N0, M10K_X69_Y14_N0, M10K_X76_Y19_N0, M10K_X58_Y16_N0, M10K_X58_Y13_N0, M10K_X69_Y19_N0, M10K_X76_Y15_N0, M10K_X69_Y15_N0, M10K_X58_Y11_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:3:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 13          ; 0     ; None ; M10K_X69_Y20_N0, M10K_X76_Y18_N0, M10K_X69_Y18_N0, M10K_X69_Y13_N0, M10K_X69_Y17_N0, M10K_X58_Y11_N0, M10K_X69_Y16_N0, M10K_X76_Y14_N0, M10K_X76_Y11_N0, M10K_X69_Y12_N0, M10K_X76_Y12_N0, M10K_X76_Y13_N0, M10K_X76_Y20_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 12          ; 0     ; None ; M10K_X69_Y17_N0, M10K_X58_Y14_N0, M10K_X69_Y11_N0, M10K_X76_Y17_N0, M10K_X69_Y14_N0, M10K_X76_Y19_N0, M10K_X58_Y16_N0, M10K_X58_Y13_N0, M10K_X69_Y19_N0, M10K_X76_Y15_N0, M10K_X69_Y15_N0, M10K_X58_Y11_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:4:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 12          ; 0     ; None ; M10K_X69_Y20_N0, M10K_X76_Y18_N0, M10K_X69_Y18_N0, M10K_X69_Y13_N0, M10K_X58_Y11_N0, M10K_X69_Y16_N0, M10K_X76_Y14_N0, M10K_X76_Y11_N0, M10K_X69_Y12_N0, M10K_X76_Y12_N0, M10K_X76_Y13_N0, M10K_X76_Y20_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 12          ; 0     ; None ; M10K_X69_Y17_N0, M10K_X58_Y14_N0, M10K_X69_Y11_N0, M10K_X76_Y17_N0, M10K_X69_Y14_N0, M10K_X76_Y19_N0, M10K_X58_Y16_N0, M10K_X58_Y13_N0, M10K_X69_Y19_N0, M10K_X76_Y15_N0, M10K_X69_Y15_N0, M10K_X58_Y11_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:5:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 12          ; 0     ; None ; M10K_X69_Y20_N0, M10K_X76_Y18_N0, M10K_X69_Y18_N0, M10K_X69_Y13_N0, M10K_X58_Y11_N0, M10K_X69_Y16_N0, M10K_X76_Y14_N0, M10K_X76_Y11_N0, M10K_X69_Y12_N0, M10K_X76_Y12_N0, M10K_X76_Y13_N0, M10K_X76_Y20_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0|syncram:\nopar:nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 12          ; 0     ; None ; M10K_X69_Y17_N0, M10K_X58_Y14_N0, M10K_X69_Y11_N0, M10K_X76_Y17_N0, M10K_X69_Y14_N0, M10K_X76_Y19_N0, M10K_X58_Y16_N0, M10K_X58_Y13_N0, M10K_X69_Y19_N0, M10K_X76_Y15_N0, M10K_X69_Y15_N0, M10K_X58_Y11_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|tbufmemnv:\tbmem_gen:tbmem0|syncram64:\mem64:6:ram0|syncram:\nopar:nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_fdp3:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 13          ; 0     ; None ; M10K_X69_Y20_N0, M10K_X76_Y18_N0, M10K_X69_Y18_N0, M10K_X69_Y13_N0, M10K_X69_Y17_N0, M10K_X58_Y11_N0, M10K_X69_Y16_N0, M10K_X76_Y14_N0, M10K_X76_Y11_N0, M10K_X69_Y12_N0, M10K_X76_Y12_N0, M10K_X76_Y13_N0, M10K_X76_Y20_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Fitter DSP Block Usage Summary                         ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 2           ;
; Independent 27x27                        ; 8           ;
; Total number of DSP blocks               ; 10          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 1           ;
; Fixed Point Unsigned Multiplier          ; 5           ;
; Fixed Point Mixed Sign Multiplier        ; 4           ;
; Fixed Point Dedicated Output Adder Chain ; 1           ;
+------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                      ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|Mult0~mac                                                          ; Two Independent 18x18 ; DSP_X32_Y51_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0|gen_mult_pipe:\pipe2:arch0:dwm|Mult0~72                       ; Independent 27x27     ; DSP_X32_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0|gen_mult_pipe:\pipe2:arch0:dwm|Mult0~757                      ; Independent 27x27     ; DSP_X32_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0|gen_mult_pipe:\pipe2:arch0:dwm|Mult0~1654                     ; Independent 27x27     ; DSP_X32_Y18_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0|gen_mult_pipe:\pipe2:arch0:dwm|Mult0~mult_h_mult_h_mult_hlmac ; Independent 27x27     ; DSP_X54_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0|gen_mult_pipe:\pipe2:arch0:dwm|Mult0~2301                     ; Two Independent 18x18 ; DSP_X32_Y10_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0|gen_mult_pipe:\pipe2:arch0:dwm|Mult0~2642                     ; Independent 27x27     ; DSP_X32_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0|gen_mult_pipe:\pipe2:arch0:dwm|Mult0~2987                     ; Independent 27x27     ; DSP_X54_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0|gen_mult_pipe:\pipe2:arch0:dwm|Mult0~3476                     ; Independent 27x27     ; DSP_X32_Y14_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|mul64:\mgen:mul0|techmult:m0|gen_mult_pipe:\pipe2:arch0:dwm|Mult0~3817                     ; Independent 27x27     ; DSP_X54_Y14_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+--------------------------------------------------------------------------+
; Routing Usage Summary                                                    ;
+---------------------------------------------+----------------------------+
; Routing Resource Type                       ; Usage                      ;
+---------------------------------------------+----------------------------+
; Block interconnects                         ; 112,559 / 289,320 ( 39 % ) ;
; C12 interconnects                           ; 4,353 / 13,420 ( 32 % )    ;
; C2 interconnects                            ; 42,350 / 119,108 ( 36 % )  ;
; C4 interconnects                            ; 24,743 / 56,300 ( 44 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )             ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )             ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )             ;
; Direct links                                ; 5,905 / 289,320 ( 2 % )    ;
; Global clocks                               ; 2 / 16 ( 13 % )            ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )              ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )              ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )              ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )              ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )              ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )             ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )             ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )             ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )             ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )              ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )            ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )            ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )             ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )             ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )             ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )              ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )              ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )              ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )              ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )             ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )             ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )            ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )              ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )             ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )             ;
; Local interconnects                         ; 21,675 / 84,580 ( 26 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )             ;
; R14 interconnects                           ; 4,523 / 12,676 ( 36 % )    ;
; R14/C12 interconnect drivers                ; 8,144 / 20,720 ( 39 % )    ;
; R3 interconnects                            ; 52,142 / 130,992 ( 40 % )  ;
; R6 interconnects                            ; 89,547 / 266,960 ( 34 % )  ;
; Spine clocks                                ; 14 / 360 ( 4 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )         ;
+---------------------------------------------+----------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 89           ; 0            ; 89           ; 0            ; 0            ; 93        ; 89           ; 0            ; 93        ; 93        ; 0            ; 44           ; 0            ; 0            ; 0            ; 0            ; 44           ; 0            ; 0            ; 0            ; 0            ; 44           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 93           ; 4            ; 93           ; 93           ; 0         ; 4            ; 93           ; 0         ; 0         ; 93           ; 49           ; 93           ; 93           ; 93           ; 93           ; 49           ; 93           ; 93           ; 93           ; 93           ; 49           ; 93           ; 93           ; 93           ; 93           ; 93           ; 93           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Led[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Led[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Led[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Led[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Led[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Led[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Led[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Led[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                               ; Destination Clock(s)                                                                          ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------+
; clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 944.7             ;
; altera_reserved_tck                                                                           ; altera_reserved_tck                                                                           ; 171.3             ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|memrwcol:rwcol0|r2.wdata[16]                                                                                                                                                                                                   ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2hitv[0]                                                                                                                                                                                                                                                              ; 1.218             ;
; ahbuart:\gen_soc:dcomgen:dcom0|ahbmst:ahbmst0|r.active                                                                                                                                                                                                                                                                                                   ; noelvsys:\gen_soc:noelv0|ahbctrl:ac0|r.hmasterlock                                                                                                                                                                                                                                                                                                   ; 1.206             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.204             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.203             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.176             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.168             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.163             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.162             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.valid[0]                                                                                                                                                                                                                                                                     ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 1.157             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.buff.valid                                                                                                                                                                                                                                                                   ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 1.126             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.126             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|memrwcol:rwcol0|r2.wdata[14]                                                                                                                                                                                                   ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2hitv[0]                                                                                                                                                                                                                                                              ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.112             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.held                                                                                                                                                                                                                                                                         ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].branch.addr[18]                                                                                                                                                                                                                                                  ; 1.107             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                         ; 1.105             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 1.100             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|memrwcol:rwcol0|r2.wdata[15]                                                                                                                                                                                                   ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2hitv[0]                                                                                                                                                                                                                                                              ; 1.098             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.091             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.079             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.079             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.079             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.079             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.079             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.077             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.076             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.073             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.073             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.073             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.073             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 1.072             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; 1.072             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 1.062             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                         ; 1.053             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.mexc                                                                                                                                                                                                                                                                         ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].branch.addr[18]                                                                                                                                                                                                                                                  ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 1.050             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 1.047             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 1.046             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                         ; 1.037             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                         ; 1.037             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 1.037             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.034             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.031             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|memrwcol:rwcol0|r2.address[6]                                                                                                                                                                                                  ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 1.012             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|memrwcol:rwcol0|r1.address[6]                                                                                                                                                                                                  ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 1.012             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:1:dtagcmem|memrwcol:rwcol0|r2.address[6]                                                                                                                                                                                                  ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 1.011             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:1:dtagcmem|memrwcol:rwcol0|r1.address[6]                                                                                                                                                                                                  ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 1.011             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:2:dtagcmem|memrwcol:rwcol0|r2.address[6]                                                                                                                                                                                                  ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 1.002             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:2:dtagcmem|memrwcol:rwcol0|r1.address[6]                                                                                                                                                                                                  ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 1.002             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.ctrl[0].fusel[6]                                                                                                                                                                                                                                                             ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.993             ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.cmderr[2]                                                                                                                                                                                                                                                                                                   ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.cmderr[1]                                                                                                                                                                                                                                                                                               ; 0.992             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:3:dtagcmem|memrwcol:rwcol0|r1.address[6]                                                                                                                                                                                                  ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.985             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:3:dtagcmem|memrwcol:rwcol0|r2.address[6]                                                                                                                                                                                                  ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.983             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[1][7]                                                                                                                                                                                                                                                                 ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].op2[4]                                                                                                                                                                                                                                                           ; 0.981             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|memrwcol:rwcol0|r2.wdata[8]                                                                                                                                                                                                    ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.974             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram:\itagloop:1:itagmem|preven                                                                                                                                                                                                                                       ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.973             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 0.972             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|memrwcol:rwcol0|r2.wdata[2]                                                                                                                                                                                                    ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2hitv[0]                                                                                                                                                                                                                                                              ; 0.970             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|preven                                                                                                                                                                                                                         ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.970             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:1:dtagcmem|preven                                                                                                                                                                                                                         ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.968             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[13]                                                                                                                                                                                                                                                         ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[0].op2[17]                                                                                                                                                                                                                                                          ; 0.968             ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tnr2.data[32]                                                                                                                                                                                                                                                                            ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tnr2.addrlo[7]                                                                                                                                                                                                                                                                       ; 0.968             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|nanofpunv:\fpu_gen:nano|r.res[9]                                                                                                                                                                                                                                                          ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].op1[9]                                                                                                                                                                                                                                                           ; 0.960             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:2:dtagcmem|preven                                                                                                                                                                                                                         ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.959             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                     ; 0.959             ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.cmderr[0]                                                                                                                                                                                                                                                                                                   ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.cmderr[1]                                                                                                                                                                                                                                                                                               ; 0.954             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|memrwcol:rwcol0|r2.wdata[3]                                                                                                                                                                                                    ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.949             ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.cmderr[1]                                                                                                                                                                                                                                                                                                   ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.cmderr[1]                                                                                                                                                                                                                                                                                               ; 0.945             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.d.set[0]                                                                                                                                                                                                                                                                       ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.a.ctrl[1].branch.addr[18]                                                                                                                                                                                                                                                  ; 0.939             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:3:dtagcmem|preven                                                                                                                                                                                                                         ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.936             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|memrwcol:rwcol0|r2.wdata[20]                                                                                                                                                                                                   ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.d2hitv[0]                                                                                                                                                                                                                                                              ; 0.927             ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.tcnt[1]                                                                                                                                                                                                                                                                                            ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.tcnt[1]                                                                                                                                                                                                                                                                                        ; 0.924             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                       ; 0.922             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:1:dtagcmem|memrwcol:rwcol0|r2.wdata[20]                                                                                                                                                                                                   ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.913             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][41]                                                                                                                                                                                                                                                                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.912             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][41]                                                                                                                                                                                                                                                                  ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.912             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.result[0][43]                                                                                                                                                                                                                                                                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.907             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.data[0][43]                                                                                                                                                                                                                                                                  ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.904             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cachememnv:cmem1|syncram_2p:\dtagconf0:dtagloop:0:dtagcmem|memrwcol:rwcol0|r2.wdata[13]                                                                                                                                                                                                   ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.903             ;
; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.busy                                                                                                                                                                                                                                                                                                        ; noelvsys:\gen_soc:noelv0|rvdm:dm0|rvdmx:x0|r.cmderr[1]                                                                                                                                                                                                                                                                                               ; 0.903             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|rs.s1flush[3]                                                                                                                                                                                                                                                                ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.s.as_pmpfault                                                                                                                                                                                                                                                          ; 0.901             ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[27]                                                                                                                                                                                                                                                                            ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[26]                                                                                                                                                                                                                                                                        ; 0.880             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].op1[7]                                                                                                                                                                                                                                                               ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.e.alui[1].op2[4]                                                                                                                                                                                                                                                           ; 0.879             ;
; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.tcnt[0]                                                                                                                                                                                                                                                                                            ; ahbuart:\gen_soc:dcomgen:dcom0|dcom_uart:dcom_uart0|r.tcnt[1]                                                                                                                                                                                                                                                                                        ; 0.877             ;
; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|iunv:iu0|r.x.spec_ld                                                                                                                                                                                                                                                                      ; noelvsys:\gen_soc:noelv0|noelvcpu:\cpuloop:0:core|cpucorenv:u0|cctrlnv:mmu0|r.ahb_haddr[7]                                                                                                                                                                                                                                                           ; 0.876             ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[23]                                                                                                                                                                                                                                                                            ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[22]                                                                                                                                                                                                                                                                        ; 0.876             ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[15]                                                                                                                                                                                                                                                                            ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[14]                                                                                                                                                                                                                                                                        ; 0.876             ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[21]                                                                                                                                                                                                                                                                            ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[20]                                                                                                                                                                                                                                                                        ; 0.873             ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[26]                                                                                                                                                                                                                                                                            ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[25]                                                                                                                                                                                                                                                                        ; 0.866             ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[22]                                                                                                                                                                                                                                                                            ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[21]                                                                                                                                                                                                                                                                        ; 0.866             ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[20]                                                                                                                                                                                                                                                                            ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[19]                                                                                                                                                                                                                                                                        ; 0.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 0.863             ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[4]                                                                                                                                                                                                                                                                             ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[3]                                                                                                                                                                                                                                                                         ; 0.862             ;
; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[14]                                                                                                                                                                                                                                                                            ; ahbjtag:\gen_soc:ahbjtaggen0:ahbjtag0|jtagcom2:\newcom:jtagcom0|tpr2.addr[13]                                                                                                                                                                                                                                                                        ; 0.861             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "noelvmp"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance clkgen:clkgen0|clkgen_altera_mf:\cyc5:v|altera_pll:sdclk_pll|altpll:\nosd:altpll0|altpll_e1r:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/github/grlib-gpl-2020.2-b4254/designs/noelv-terasic-de10-nano/db/altpll_e1r.tdf Line: 36
    Info: Must be connected
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL clkgen:clkgen0|clkgen_altera_mf:\cyc5:v|altera_pll:sdclk_pll|altpll:\nosd:altpll0|altpll_e1r:auto_generated|generic_pll1~FRACTIONAL_PLL
Info (11178): Promoted 1 clock (1 global)
    Info (11162): clkm~CLKENA0 with 20590 fanout uses global clock CLKCTRL_G0
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): rstgen:rst0|rstoutl~CLKENA0 with 130 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../../boards/terasic-de10-nano/leon3mp.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]} {clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 6 -duty_cycle 50.00 -name {clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk} {clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    3.333 clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.000 clkgen0|\cyc5:v|sdclk_pll|\nosd:altpll0|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type DSP block
    Extra Info (176220): Created 1 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CONVST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_LRCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_DE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:46
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:07:29
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:11:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 32% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 64% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22
Info (170202): The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization.
Info (170194): Fitter routing operations ending: elapsed time is 00:06:06
Info (11888): Total time spent on timing analysis during the Fitter is 269.82 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:04:35
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/github/grlib-gpl-2020.2-b4254/designs/noelv-terasic-de10-nano/output_files/noelvmp.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 7080 megabytes
    Info: Processing ended: Wed Dec 09 22:59:13 2020
    Info: Elapsed time: 00:37:20
    Info: Total CPU time (on all processors): 01:12:55


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/github/grlib-gpl-2020.2-b4254/designs/noelv-terasic-de10-nano/output_files/noelvmp.fit.smsg.


