// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        data_16_val,
        data_17_val,
        data_18_val,
        data_19_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [26:0] data_0_val;
input  [26:0] data_1_val;
input  [26:0] data_2_val;
input  [26:0] data_3_val;
input  [26:0] data_4_val;
input  [26:0] data_5_val;
input  [26:0] data_6_val;
input  [26:0] data_7_val;
input  [26:0] data_8_val;
input  [26:0] data_9_val;
input  [26:0] data_10_val;
input  [26:0] data_11_val;
input  [26:0] data_12_val;
input  [26:0] data_13_val;
input  [26:0] data_14_val;
input  [26:0] data_15_val;
input  [26:0] data_16_val;
input  [26:0] data_17_val;
input  [26:0] data_18_val;
input  [26:0] data_19_val;
output  [32:0] ap_return_0;
output  [32:0] ap_return_1;
output  [32:0] ap_return_2;
output  [32:0] ap_return_3;
output  [32:0] ap_return_4;
output  [32:0] ap_return_5;
output  [32:0] ap_return_6;
output  [32:0] ap_return_7;
output  [32:0] ap_return_8;
output  [32:0] ap_return_9;
output  [32:0] ap_return_10;
output  [32:0] ap_return_11;
output  [32:0] ap_return_12;
output  [32:0] ap_return_13;
output  [32:0] ap_return_14;
output  [32:0] ap_return_15;
output  [32:0] ap_return_16;
output  [32:0] ap_return_17;
output  [32:0] ap_return_18;
output  [32:0] ap_return_19;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [10:0] exp_table_address0;
reg    exp_table_ce0;
wire   [23:0] exp_table_q0;
wire   [10:0] exp_table_address1;
reg    exp_table_ce1;
wire   [23:0] exp_table_q1;
wire   [10:0] exp_table_address2;
reg    exp_table_ce2;
wire   [23:0] exp_table_q2;
wire   [10:0] exp_table_address3;
reg    exp_table_ce3;
wire   [23:0] exp_table_q3;
wire   [10:0] exp_table_address4;
reg    exp_table_ce4;
wire   [23:0] exp_table_q4;
wire   [10:0] exp_table_address5;
reg    exp_table_ce5;
wire   [23:0] exp_table_q5;
wire   [10:0] exp_table_address6;
reg    exp_table_ce6;
wire   [23:0] exp_table_q6;
wire   [10:0] exp_table_address7;
reg    exp_table_ce7;
wire   [23:0] exp_table_q7;
wire   [10:0] exp_table_address8;
reg    exp_table_ce8;
wire   [23:0] exp_table_q8;
wire   [10:0] exp_table_address9;
reg    exp_table_ce9;
wire   [23:0] exp_table_q9;
wire   [10:0] exp_table_address10;
reg    exp_table_ce10;
wire   [23:0] exp_table_q10;
wire   [10:0] exp_table_address11;
reg    exp_table_ce11;
wire   [23:0] exp_table_q11;
wire   [10:0] exp_table_address12;
reg    exp_table_ce12;
wire   [23:0] exp_table_q12;
wire   [10:0] exp_table_address13;
reg    exp_table_ce13;
wire   [23:0] exp_table_q13;
wire   [10:0] exp_table_address14;
reg    exp_table_ce14;
wire   [23:0] exp_table_q14;
wire   [10:0] exp_table_address15;
reg    exp_table_ce15;
wire   [23:0] exp_table_q15;
wire   [10:0] exp_table_address16;
reg    exp_table_ce16;
wire   [23:0] exp_table_q16;
wire   [10:0] exp_table_address17;
reg    exp_table_ce17;
wire   [23:0] exp_table_q17;
wire   [10:0] exp_table_address18;
reg    exp_table_ce18;
wire   [23:0] exp_table_q18;
wire   [10:0] exp_table_address19;
reg    exp_table_ce19;
wire   [23:0] exp_table_q19;
wire   [10:0] invert_table_address0;
reg    invert_table_ce0;
wire   [20:0] invert_table_q0;
wire    ap_block_pp0_stage0_11001;
wire   [10:0] index_17_fu_1293_p3;
reg   [10:0] index_17_reg_4048;
wire   [10:0] index_20_fu_1409_p3;
reg   [10:0] index_20_reg_4053;
wire   [10:0] index_23_fu_1525_p3;
reg   [10:0] index_23_reg_4058;
wire   [10:0] index_26_fu_1641_p3;
reg   [10:0] index_26_reg_4063;
wire   [10:0] index_29_fu_1757_p3;
reg   [10:0] index_29_reg_4068;
wire   [10:0] index_32_fu_1873_p3;
reg   [10:0] index_32_reg_4073;
reg   [10:0] index_32_reg_4073_pp0_iter1_reg;
wire   [10:0] index_35_fu_1989_p3;
reg   [10:0] index_35_reg_4078;
reg   [10:0] index_35_reg_4078_pp0_iter1_reg;
wire   [10:0] index_38_fu_2105_p3;
reg   [10:0] index_38_reg_4083;
reg   [10:0] index_38_reg_4083_pp0_iter1_reg;
wire   [10:0] index_41_fu_2221_p3;
reg   [10:0] index_41_reg_4088;
reg   [10:0] index_41_reg_4088_pp0_iter1_reg;
wire   [10:0] index_44_fu_2337_p3;
reg   [10:0] index_44_reg_4093;
reg   [10:0] index_44_reg_4093_pp0_iter1_reg;
wire   [10:0] index_47_fu_2453_p3;
reg   [10:0] index_47_reg_4098;
reg   [10:0] index_47_reg_4098_pp0_iter1_reg;
reg   [10:0] index_47_reg_4098_pp0_iter2_reg;
wire   [10:0] index_50_fu_2569_p3;
reg   [10:0] index_50_reg_4103;
reg   [10:0] index_50_reg_4103_pp0_iter1_reg;
reg   [10:0] index_50_reg_4103_pp0_iter2_reg;
wire   [10:0] index_53_fu_2685_p3;
reg   [10:0] index_53_reg_4108;
reg   [10:0] index_53_reg_4108_pp0_iter1_reg;
reg   [10:0] index_53_reg_4108_pp0_iter2_reg;
wire   [10:0] index_56_fu_2801_p3;
reg   [10:0] index_56_reg_4113;
reg   [10:0] index_56_reg_4113_pp0_iter1_reg;
reg   [10:0] index_56_reg_4113_pp0_iter2_reg;
wire   [10:0] index_59_fu_2917_p3;
reg   [10:0] index_59_reg_4118;
reg   [10:0] index_59_reg_4118_pp0_iter1_reg;
reg   [10:0] index_59_reg_4118_pp0_iter2_reg;
reg  signed [23:0] exp_table_load_reg_4123;
reg  signed [23:0] exp_table_load_reg_4123_pp0_iter2_reg;
reg  signed [23:0] exp_table_load_reg_4123_pp0_iter3_reg;
reg  signed [23:0] exp_table_load_reg_4123_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_reg_4123_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_1_reg_4128;
reg  signed [23:0] exp_table_load_1_reg_4128_pp0_iter2_reg;
reg  signed [23:0] exp_table_load_1_reg_4128_pp0_iter3_reg;
reg  signed [23:0] exp_table_load_1_reg_4128_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_1_reg_4128_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_2_reg_4133;
reg  signed [23:0] exp_table_load_2_reg_4133_pp0_iter2_reg;
reg  signed [23:0] exp_table_load_2_reg_4133_pp0_iter3_reg;
reg  signed [23:0] exp_table_load_2_reg_4133_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_2_reg_4133_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_3_reg_4138;
reg  signed [23:0] exp_table_load_3_reg_4138_pp0_iter2_reg;
reg  signed [23:0] exp_table_load_3_reg_4138_pp0_iter3_reg;
reg  signed [23:0] exp_table_load_3_reg_4138_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_3_reg_4138_pp0_iter5_reg;
reg   [15:0] tmp_51_reg_4143;
reg  signed [23:0] exp_table_load_4_reg_4148;
reg  signed [23:0] exp_table_load_4_reg_4148_pp0_iter2_reg;
reg  signed [23:0] exp_table_load_4_reg_4148_pp0_iter3_reg;
reg  signed [23:0] exp_table_load_4_reg_4148_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_4_reg_4148_pp0_iter5_reg;
wire   [21:0] trunc_ln338_3_fu_3019_p1;
reg   [21:0] trunc_ln338_3_reg_4153;
reg  signed [23:0] exp_table_load_5_reg_4183;
reg  signed [23:0] exp_table_load_5_reg_4183_pp0_iter3_reg;
reg  signed [23:0] exp_table_load_5_reg_4183_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_5_reg_4183_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_6_reg_4188;
reg  signed [23:0] exp_table_load_6_reg_4188_pp0_iter3_reg;
reg  signed [23:0] exp_table_load_6_reg_4188_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_6_reg_4188_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_7_reg_4193;
reg  signed [23:0] exp_table_load_7_reg_4193_pp0_iter3_reg;
reg  signed [23:0] exp_table_load_7_reg_4193_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_7_reg_4193_pp0_iter5_reg;
reg   [15:0] tmp_69_reg_4198;
reg  signed [23:0] exp_table_load_8_reg_4203;
reg  signed [23:0] exp_table_load_8_reg_4203_pp0_iter3_reg;
reg  signed [23:0] exp_table_load_8_reg_4203_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_8_reg_4203_pp0_iter5_reg;
wire   [21:0] trunc_ln338_7_fu_3149_p1;
reg   [21:0] trunc_ln338_7_reg_4208;
reg  signed [23:0] exp_table_load_9_reg_4213;
reg  signed [23:0] exp_table_load_9_reg_4213_pp0_iter3_reg;
reg  signed [23:0] exp_table_load_9_reg_4213_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_9_reg_4213_pp0_iter5_reg;
wire   [21:0] trunc_ln338_8_fu_3153_p1;
reg   [21:0] trunc_ln338_8_reg_4218;
reg  signed [23:0] exp_table_load_10_reg_4248;
reg  signed [23:0] exp_table_load_10_reg_4248_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_10_reg_4248_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_11_reg_4253;
reg  signed [23:0] exp_table_load_11_reg_4253_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_11_reg_4253_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_12_reg_4258;
reg  signed [23:0] exp_table_load_12_reg_4258_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_12_reg_4258_pp0_iter5_reg;
reg   [15:0] tmp_74_reg_4263;
reg  signed [23:0] exp_table_load_13_reg_4268;
reg  signed [23:0] exp_table_load_13_reg_4268_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_13_reg_4268_pp0_iter5_reg;
wire   [21:0] trunc_ln338_12_fu_3306_p1;
reg   [21:0] trunc_ln338_12_reg_4273;
reg  signed [23:0] exp_table_load_14_reg_4278;
reg  signed [23:0] exp_table_load_14_reg_4278_pp0_iter4_reg;
reg  signed [23:0] exp_table_load_14_reg_4278_pp0_iter5_reg;
wire   [21:0] trunc_ln338_13_fu_3310_p1;
reg   [21:0] trunc_ln338_13_reg_4283;
reg  signed [23:0] exp_table_load_15_reg_4313;
reg  signed [23:0] exp_table_load_15_reg_4313_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_16_reg_4318;
reg  signed [23:0] exp_table_load_16_reg_4318_pp0_iter5_reg;
reg  signed [23:0] exp_table_load_17_reg_4323;
reg  signed [23:0] exp_table_load_17_reg_4323_pp0_iter5_reg;
reg   [15:0] tmp_79_reg_4328;
reg  signed [23:0] exp_table_load_18_reg_4333;
reg  signed [23:0] exp_table_load_18_reg_4333_pp0_iter5_reg;
wire   [21:0] trunc_ln338_17_fu_3463_p1;
reg   [21:0] trunc_ln338_17_reg_4338;
reg  signed [23:0] exp_table_load_19_reg_4343;
reg  signed [23:0] exp_table_load_19_reg_4343_pp0_iter5_reg;
wire   [21:0] trunc_ln338_18_fu_3467_p1;
reg   [21:0] trunc_ln338_18_reg_4348;
wire   [63:0] zext_ln338_fu_696_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln338_1_fu_817_p1;
wire   [63:0] zext_ln338_2_fu_938_p1;
wire   [63:0] zext_ln338_3_fu_1059_p1;
wire   [63:0] zext_ln338_4_fu_1180_p1;
wire   [63:0] zext_ln338_5_fu_3023_p1;
wire   [63:0] zext_ln338_6_fu_3027_p1;
wire   [63:0] zext_ln338_7_fu_3031_p1;
wire   [63:0] zext_ln338_8_fu_3035_p1;
wire   [63:0] zext_ln338_9_fu_3039_p1;
wire   [63:0] zext_ln338_10_fu_3157_p1;
wire   [63:0] zext_ln338_11_fu_3161_p1;
wire   [63:0] zext_ln338_12_fu_3165_p1;
wire   [63:0] zext_ln338_13_fu_3169_p1;
wire   [63:0] zext_ln338_14_fu_3173_p1;
wire   [63:0] zext_ln338_15_fu_3314_p1;
wire   [63:0] zext_ln338_16_fu_3318_p1;
wire   [63:0] zext_ln338_17_fu_3322_p1;
wire   [63:0] zext_ln338_18_fu_3326_p1;
wire   [63:0] zext_ln338_19_fu_3330_p1;
wire   [63:0] zext_ln349_fu_3594_p1;
wire   [20:0] mul_ln352_fu_500_p1;
wire   [44:0] zext_ln352_fu_3599_p1;
wire   [20:0] mul_ln352_1_fu_504_p1;
wire   [20:0] mul_ln352_2_fu_508_p1;
wire   [20:0] mul_ln352_3_fu_512_p1;
wire   [20:0] mul_ln352_4_fu_516_p1;
wire   [20:0] mul_ln352_5_fu_520_p1;
wire   [20:0] mul_ln352_6_fu_524_p1;
wire   [20:0] mul_ln352_7_fu_528_p1;
wire   [20:0] mul_ln352_8_fu_532_p1;
wire   [20:0] mul_ln352_9_fu_536_p1;
wire   [20:0] mul_ln352_10_fu_540_p1;
wire   [20:0] mul_ln352_11_fu_544_p1;
wire   [20:0] mul_ln352_12_fu_548_p1;
wire   [20:0] mul_ln352_13_fu_552_p1;
wire   [20:0] mul_ln352_14_fu_556_p1;
wire   [20:0] mul_ln352_15_fu_560_p1;
wire   [20:0] mul_ln352_16_fu_564_p1;
wire   [20:0] mul_ln352_17_fu_568_p1;
wire   [20:0] mul_ln352_18_fu_572_p1;
wire   [20:0] mul_ln352_19_fu_576_p1;
wire   [13:0] tmp_21_fu_580_p4;
wire   [12:0] trunc_ln332_fu_602_p1;
wire   [19:0] tmp_1_fu_606_p3;
wire  signed [14:0] sext_ln332_fu_590_p1;
wire   [0:0] icmp_ln332_fu_614_p2;
wire   [14:0] add_ln332_fu_620_p2;
wire   [0:0] tmp_fu_594_p3;
wire   [14:0] select_ln332_fu_626_p3;
wire   [14:0] data_round_fu_634_p3;
wire  signed [14:0] index_fu_642_p2;
wire  signed [20:0] sext_ln323_fu_648_p1;
wire   [0:0] tmp_23_fu_652_p3;
wire   [14:0] index_1_fu_660_p3;
wire   [3:0] tmp_25_fu_672_p4;
wire   [0:0] icmp_ln336_fu_682_p2;
wire   [10:0] trunc_ln323_fu_668_p1;
wire   [10:0] index_2_fu_688_p3;
wire   [13:0] tmp_22_fu_701_p4;
wire   [12:0] trunc_ln332_1_fu_723_p1;
wire   [19:0] tmp_3_fu_727_p3;
wire  signed [14:0] sext_ln332_1_fu_711_p1;
wire   [0:0] icmp_ln332_1_fu_735_p2;
wire   [14:0] add_ln332_1_fu_741_p2;
wire   [0:0] tmp_29_fu_715_p3;
wire   [14:0] select_ln332_1_fu_747_p3;
wire   [14:0] data_round_1_fu_755_p3;
wire  signed [14:0] index_3_fu_763_p2;
wire  signed [20:0] sext_ln323_1_fu_769_p1;
wire   [0:0] tmp_31_fu_773_p3;
wire   [14:0] index_4_fu_781_p3;
wire   [3:0] tmp_33_fu_793_p4;
wire   [0:0] icmp_ln336_1_fu_803_p2;
wire   [10:0] trunc_ln323_1_fu_789_p1;
wire   [10:0] index_5_fu_809_p3;
wire   [13:0] tmp_24_fu_822_p4;
wire   [12:0] trunc_ln332_2_fu_844_p1;
wire   [19:0] tmp_5_fu_848_p3;
wire  signed [14:0] sext_ln332_2_fu_832_p1;
wire   [0:0] icmp_ln332_2_fu_856_p2;
wire   [14:0] add_ln332_2_fu_862_p2;
wire   [0:0] tmp_37_fu_836_p3;
wire   [14:0] select_ln332_2_fu_868_p3;
wire   [14:0] data_round_2_fu_876_p3;
wire  signed [14:0] index_6_fu_884_p2;
wire  signed [20:0] sext_ln323_2_fu_890_p1;
wire   [0:0] tmp_39_fu_894_p3;
wire   [14:0] index_7_fu_902_p3;
wire   [3:0] tmp_41_fu_914_p4;
wire   [0:0] icmp_ln336_2_fu_924_p2;
wire   [10:0] trunc_ln323_2_fu_910_p1;
wire   [10:0] index_8_fu_930_p3;
wire   [13:0] tmp_26_fu_943_p4;
wire   [12:0] trunc_ln332_3_fu_965_p1;
wire   [19:0] tmp_7_fu_969_p3;
wire  signed [14:0] sext_ln332_3_fu_953_p1;
wire   [0:0] icmp_ln332_3_fu_977_p2;
wire   [14:0] add_ln332_3_fu_983_p2;
wire   [0:0] tmp_45_fu_957_p3;
wire   [14:0] select_ln332_3_fu_989_p3;
wire   [14:0] data_round_3_fu_997_p3;
wire  signed [14:0] index_9_fu_1005_p2;
wire  signed [20:0] sext_ln323_3_fu_1011_p1;
wire   [0:0] tmp_47_fu_1015_p3;
wire   [14:0] index_10_fu_1023_p3;
wire   [3:0] tmp_49_fu_1035_p4;
wire   [0:0] icmp_ln336_3_fu_1045_p2;
wire   [10:0] trunc_ln323_3_fu_1031_p1;
wire   [10:0] index_11_fu_1051_p3;
wire   [13:0] tmp_28_fu_1064_p4;
wire   [12:0] trunc_ln332_4_fu_1086_p1;
wire   [19:0] tmp_9_fu_1090_p3;
wire  signed [14:0] sext_ln332_4_fu_1074_p1;
wire   [0:0] icmp_ln332_4_fu_1098_p2;
wire   [14:0] add_ln332_4_fu_1104_p2;
wire   [0:0] tmp_53_fu_1078_p3;
wire   [14:0] select_ln332_4_fu_1110_p3;
wire   [14:0] data_round_4_fu_1118_p3;
wire  signed [14:0] index_12_fu_1126_p2;
wire  signed [20:0] sext_ln323_4_fu_1132_p1;
wire   [0:0] tmp_55_fu_1136_p3;
wire   [14:0] index_13_fu_1144_p3;
wire   [3:0] tmp_57_fu_1156_p4;
wire   [0:0] icmp_ln336_4_fu_1166_p2;
wire   [10:0] trunc_ln323_4_fu_1152_p1;
wire   [10:0] index_14_fu_1172_p3;
wire   [13:0] tmp_30_fu_1185_p4;
wire   [12:0] trunc_ln332_5_fu_1207_p1;
wire   [19:0] tmp_s_fu_1211_p3;
wire  signed [14:0] sext_ln332_5_fu_1195_p1;
wire   [0:0] icmp_ln332_5_fu_1219_p2;
wire   [14:0] add_ln332_5_fu_1225_p2;
wire   [0:0] tmp_62_fu_1199_p3;
wire   [14:0] select_ln332_5_fu_1231_p3;
wire   [14:0] data_round_5_fu_1239_p3;
wire  signed [14:0] index_15_fu_1247_p2;
wire  signed [20:0] sext_ln323_5_fu_1253_p1;
wire   [0:0] tmp_63_fu_1257_p3;
wire   [14:0] index_16_fu_1265_p3;
wire   [3:0] tmp_64_fu_1277_p4;
wire   [0:0] icmp_ln336_5_fu_1287_p2;
wire   [10:0] trunc_ln323_5_fu_1273_p1;
wire   [13:0] tmp_32_fu_1301_p4;
wire   [12:0] trunc_ln332_6_fu_1323_p1;
wire   [19:0] tmp_2_fu_1327_p3;
wire  signed [14:0] sext_ln332_6_fu_1311_p1;
wire   [0:0] icmp_ln332_6_fu_1335_p2;
wire   [14:0] add_ln332_6_fu_1341_p2;
wire   [0:0] tmp_66_fu_1315_p3;
wire   [14:0] select_ln332_6_fu_1347_p3;
wire   [14:0] data_round_6_fu_1355_p3;
wire  signed [14:0] index_18_fu_1363_p2;
wire  signed [20:0] sext_ln323_6_fu_1369_p1;
wire   [0:0] tmp_67_fu_1373_p3;
wire   [14:0] index_19_fu_1381_p3;
wire   [3:0] tmp_81_fu_1393_p4;
wire   [0:0] icmp_ln336_6_fu_1403_p2;
wire   [10:0] trunc_ln323_6_fu_1389_p1;
wire   [13:0] tmp_34_fu_1417_p4;
wire   [12:0] trunc_ln332_7_fu_1439_p1;
wire   [19:0] tmp_4_fu_1443_p3;
wire  signed [14:0] sext_ln332_7_fu_1427_p1;
wire   [0:0] icmp_ln332_7_fu_1451_p2;
wire   [14:0] add_ln332_7_fu_1457_p2;
wire   [0:0] tmp_82_fu_1431_p3;
wire   [14:0] select_ln332_7_fu_1463_p3;
wire   [14:0] data_round_7_fu_1471_p3;
wire  signed [14:0] index_21_fu_1479_p2;
wire  signed [20:0] sext_ln323_7_fu_1485_p1;
wire   [0:0] tmp_83_fu_1489_p3;
wire   [14:0] index_22_fu_1497_p3;
wire   [3:0] tmp_84_fu_1509_p4;
wire   [0:0] icmp_ln336_7_fu_1519_p2;
wire   [10:0] trunc_ln323_7_fu_1505_p1;
wire   [13:0] tmp_36_fu_1533_p4;
wire   [12:0] trunc_ln332_8_fu_1555_p1;
wire   [19:0] tmp_6_fu_1559_p3;
wire  signed [14:0] sext_ln332_8_fu_1543_p1;
wire   [0:0] icmp_ln332_8_fu_1567_p2;
wire   [14:0] add_ln332_8_fu_1573_p2;
wire   [0:0] tmp_85_fu_1547_p3;
wire   [14:0] select_ln332_8_fu_1579_p3;
wire   [14:0] data_round_8_fu_1587_p3;
wire  signed [14:0] index_24_fu_1595_p2;
wire  signed [20:0] sext_ln323_8_fu_1601_p1;
wire   [0:0] tmp_86_fu_1605_p3;
wire   [14:0] index_25_fu_1613_p3;
wire   [3:0] tmp_87_fu_1625_p4;
wire   [0:0] icmp_ln336_8_fu_1635_p2;
wire   [10:0] trunc_ln323_8_fu_1621_p1;
wire   [13:0] tmp_38_fu_1649_p4;
wire   [12:0] trunc_ln332_9_fu_1671_p1;
wire   [19:0] tmp_8_fu_1675_p3;
wire  signed [14:0] sext_ln332_9_fu_1659_p1;
wire   [0:0] icmp_ln332_9_fu_1683_p2;
wire   [14:0] add_ln332_9_fu_1689_p2;
wire   [0:0] tmp_88_fu_1663_p3;
wire   [14:0] select_ln332_9_fu_1695_p3;
wire   [14:0] data_round_9_fu_1703_p3;
wire  signed [14:0] index_27_fu_1711_p2;
wire  signed [20:0] sext_ln323_9_fu_1717_p1;
wire   [0:0] tmp_89_fu_1721_p3;
wire   [14:0] index_28_fu_1729_p3;
wire   [3:0] tmp_90_fu_1741_p4;
wire   [0:0] icmp_ln336_9_fu_1751_p2;
wire   [10:0] trunc_ln323_9_fu_1737_p1;
wire   [13:0] tmp_40_fu_1765_p4;
wire   [12:0] trunc_ln332_10_fu_1787_p1;
wire   [19:0] tmp_10_fu_1791_p3;
wire  signed [14:0] sext_ln332_10_fu_1775_p1;
wire   [0:0] icmp_ln332_10_fu_1799_p2;
wire   [14:0] add_ln332_10_fu_1805_p2;
wire   [0:0] tmp_91_fu_1779_p3;
wire   [14:0] select_ln332_10_fu_1811_p3;
wire   [14:0] data_round_10_fu_1819_p3;
wire  signed [14:0] index_30_fu_1827_p2;
wire  signed [20:0] sext_ln323_10_fu_1833_p1;
wire   [0:0] tmp_92_fu_1837_p3;
wire   [14:0] index_31_fu_1845_p3;
wire   [3:0] tmp_93_fu_1857_p4;
wire   [0:0] icmp_ln336_10_fu_1867_p2;
wire   [10:0] trunc_ln323_10_fu_1853_p1;
wire   [13:0] tmp_42_fu_1881_p4;
wire   [12:0] trunc_ln332_11_fu_1903_p1;
wire   [19:0] tmp_11_fu_1907_p3;
wire  signed [14:0] sext_ln332_11_fu_1891_p1;
wire   [0:0] icmp_ln332_11_fu_1915_p2;
wire   [14:0] add_ln332_11_fu_1921_p2;
wire   [0:0] tmp_94_fu_1895_p3;
wire   [14:0] select_ln332_11_fu_1927_p3;
wire   [14:0] data_round_11_fu_1935_p3;
wire  signed [14:0] index_33_fu_1943_p2;
wire  signed [20:0] sext_ln323_11_fu_1949_p1;
wire   [0:0] tmp_95_fu_1953_p3;
wire   [14:0] index_34_fu_1961_p3;
wire   [3:0] tmp_96_fu_1973_p4;
wire   [0:0] icmp_ln336_11_fu_1983_p2;
wire   [10:0] trunc_ln323_11_fu_1969_p1;
wire   [13:0] tmp_44_fu_1997_p4;
wire   [12:0] trunc_ln332_12_fu_2019_p1;
wire   [19:0] tmp_12_fu_2023_p3;
wire  signed [14:0] sext_ln332_12_fu_2007_p1;
wire   [0:0] icmp_ln332_12_fu_2031_p2;
wire   [14:0] add_ln332_12_fu_2037_p2;
wire   [0:0] tmp_97_fu_2011_p3;
wire   [14:0] select_ln332_12_fu_2043_p3;
wire   [14:0] data_round_12_fu_2051_p3;
wire  signed [14:0] index_36_fu_2059_p2;
wire  signed [20:0] sext_ln323_12_fu_2065_p1;
wire   [0:0] tmp_98_fu_2069_p3;
wire   [14:0] index_37_fu_2077_p3;
wire   [3:0] tmp_99_fu_2089_p4;
wire   [0:0] icmp_ln336_12_fu_2099_p2;
wire   [10:0] trunc_ln323_12_fu_2085_p1;
wire   [13:0] tmp_46_fu_2113_p4;
wire   [12:0] trunc_ln332_13_fu_2135_p1;
wire   [19:0] tmp_13_fu_2139_p3;
wire  signed [14:0] sext_ln332_13_fu_2123_p1;
wire   [0:0] icmp_ln332_13_fu_2147_p2;
wire   [14:0] add_ln332_13_fu_2153_p2;
wire   [0:0] tmp_100_fu_2127_p3;
wire   [14:0] select_ln332_13_fu_2159_p3;
wire   [14:0] data_round_13_fu_2167_p3;
wire  signed [14:0] index_39_fu_2175_p2;
wire  signed [20:0] sext_ln323_13_fu_2181_p1;
wire   [0:0] tmp_101_fu_2185_p3;
wire   [14:0] index_40_fu_2193_p3;
wire   [3:0] tmp_102_fu_2205_p4;
wire   [0:0] icmp_ln336_13_fu_2215_p2;
wire   [10:0] trunc_ln323_13_fu_2201_p1;
wire   [13:0] tmp_48_fu_2229_p4;
wire   [12:0] trunc_ln332_14_fu_2251_p1;
wire   [19:0] tmp_14_fu_2255_p3;
wire  signed [14:0] sext_ln332_14_fu_2239_p1;
wire   [0:0] icmp_ln332_14_fu_2263_p2;
wire   [14:0] add_ln332_14_fu_2269_p2;
wire   [0:0] tmp_103_fu_2243_p3;
wire   [14:0] select_ln332_14_fu_2275_p3;
wire   [14:0] data_round_14_fu_2283_p3;
wire  signed [14:0] index_42_fu_2291_p2;
wire  signed [20:0] sext_ln323_14_fu_2297_p1;
wire   [0:0] tmp_104_fu_2301_p3;
wire   [14:0] index_43_fu_2309_p3;
wire   [3:0] tmp_105_fu_2321_p4;
wire   [0:0] icmp_ln336_14_fu_2331_p2;
wire   [10:0] trunc_ln323_14_fu_2317_p1;
wire   [13:0] tmp_50_fu_2345_p4;
wire   [12:0] trunc_ln332_15_fu_2367_p1;
wire   [19:0] tmp_15_fu_2371_p3;
wire  signed [14:0] sext_ln332_15_fu_2355_p1;
wire   [0:0] icmp_ln332_15_fu_2379_p2;
wire   [14:0] add_ln332_15_fu_2385_p2;
wire   [0:0] tmp_106_fu_2359_p3;
wire   [14:0] select_ln332_15_fu_2391_p3;
wire   [14:0] data_round_15_fu_2399_p3;
wire  signed [14:0] index_45_fu_2407_p2;
wire  signed [20:0] sext_ln323_15_fu_2413_p1;
wire   [0:0] tmp_107_fu_2417_p3;
wire   [14:0] index_46_fu_2425_p3;
wire   [3:0] tmp_108_fu_2437_p4;
wire   [0:0] icmp_ln336_15_fu_2447_p2;
wire   [10:0] trunc_ln323_15_fu_2433_p1;
wire   [13:0] tmp_52_fu_2461_p4;
wire   [12:0] trunc_ln332_16_fu_2483_p1;
wire   [19:0] tmp_16_fu_2487_p3;
wire  signed [14:0] sext_ln332_16_fu_2471_p1;
wire   [0:0] icmp_ln332_16_fu_2495_p2;
wire   [14:0] add_ln332_16_fu_2501_p2;
wire   [0:0] tmp_109_fu_2475_p3;
wire   [14:0] select_ln332_16_fu_2507_p3;
wire   [14:0] data_round_16_fu_2515_p3;
wire  signed [14:0] index_48_fu_2523_p2;
wire  signed [20:0] sext_ln323_16_fu_2529_p1;
wire   [0:0] tmp_110_fu_2533_p3;
wire   [14:0] index_49_fu_2541_p3;
wire   [3:0] tmp_111_fu_2553_p4;
wire   [0:0] icmp_ln336_16_fu_2563_p2;
wire   [10:0] trunc_ln323_16_fu_2549_p1;
wire   [13:0] tmp_54_fu_2577_p4;
wire   [12:0] trunc_ln332_17_fu_2599_p1;
wire   [19:0] tmp_17_fu_2603_p3;
wire  signed [14:0] sext_ln332_17_fu_2587_p1;
wire   [0:0] icmp_ln332_17_fu_2611_p2;
wire   [14:0] add_ln332_17_fu_2617_p2;
wire   [0:0] tmp_112_fu_2591_p3;
wire   [14:0] select_ln332_17_fu_2623_p3;
wire   [14:0] data_round_17_fu_2631_p3;
wire  signed [14:0] index_51_fu_2639_p2;
wire  signed [20:0] sext_ln323_17_fu_2645_p1;
wire   [0:0] tmp_113_fu_2649_p3;
wire   [14:0] index_52_fu_2657_p3;
wire   [3:0] tmp_114_fu_2669_p4;
wire   [0:0] icmp_ln336_17_fu_2679_p2;
wire   [10:0] trunc_ln323_17_fu_2665_p1;
wire   [13:0] tmp_56_fu_2693_p4;
wire   [12:0] trunc_ln332_18_fu_2715_p1;
wire   [19:0] tmp_18_fu_2719_p3;
wire  signed [14:0] sext_ln332_18_fu_2703_p1;
wire   [0:0] icmp_ln332_18_fu_2727_p2;
wire   [14:0] add_ln332_18_fu_2733_p2;
wire   [0:0] tmp_115_fu_2707_p3;
wire   [14:0] select_ln332_18_fu_2739_p3;
wire   [14:0] data_round_18_fu_2747_p3;
wire  signed [14:0] index_54_fu_2755_p2;
wire  signed [20:0] sext_ln323_18_fu_2761_p1;
wire   [0:0] tmp_116_fu_2765_p3;
wire   [14:0] index_55_fu_2773_p3;
wire   [3:0] tmp_117_fu_2785_p4;
wire   [0:0] icmp_ln336_18_fu_2795_p2;
wire   [10:0] trunc_ln323_18_fu_2781_p1;
wire   [13:0] tmp_58_fu_2809_p4;
wire   [12:0] trunc_ln332_19_fu_2831_p1;
wire   [19:0] tmp_19_fu_2835_p3;
wire  signed [14:0] sext_ln332_19_fu_2819_p1;
wire   [0:0] icmp_ln332_19_fu_2843_p2;
wire   [14:0] add_ln332_19_fu_2849_p2;
wire   [0:0] tmp_118_fu_2823_p3;
wire   [14:0] select_ln332_19_fu_2855_p3;
wire   [14:0] data_round_19_fu_2863_p3;
wire  signed [14:0] index_57_fu_2871_p2;
wire  signed [20:0] sext_ln323_19_fu_2877_p1;
wire   [0:0] tmp_119_fu_2881_p3;
wire   [14:0] index_58_fu_2889_p3;
wire   [3:0] tmp_120_fu_2901_p4;
wire   [0:0] icmp_ln336_19_fu_2911_p2;
wire   [10:0] trunc_ln323_19_fu_2897_p1;
wire  signed [23:0] tmp_27_fu_2925_p1;
wire   [15:0] tmp_27_fu_2925_p4;
wire  signed [23:0] trunc_ln338_fu_2943_p0;
wire   [21:0] trunc_ln338_fu_2943_p1;
wire   [21:0] and_ln_fu_2935_p3;
wire   [21:0] add_ln338_fu_2947_p2;
wire   [15:0] tmp_35_fu_2953_p4;
wire  signed [23:0] trunc_ln338_1_fu_2971_p0;
wire   [21:0] trunc_ln338_1_fu_2971_p1;
wire   [21:0] and_ln338_1_fu_2963_p3;
wire   [21:0] add_ln338_1_fu_2975_p2;
wire   [15:0] tmp_43_fu_2981_p4;
wire  signed [23:0] trunc_ln338_2_fu_2999_p0;
wire   [21:0] trunc_ln338_2_fu_2999_p1;
wire   [21:0] and_ln338_2_fu_2991_p3;
wire   [21:0] add_ln338_2_fu_3003_p2;
wire  signed [23:0] trunc_ln338_3_fu_3019_p0;
wire   [21:0] and_ln338_3_fu_3043_p3;
wire   [21:0] add_ln338_3_fu_3050_p2;
wire   [15:0] tmp_59_fu_3055_p4;
wire  signed [23:0] trunc_ln338_4_fu_3073_p0;
wire   [21:0] trunc_ln338_4_fu_3073_p1;
wire   [21:0] and_ln338_4_fu_3065_p3;
wire   [21:0] add_ln338_4_fu_3077_p2;
wire   [15:0] tmp_65_fu_3083_p4;
wire  signed [23:0] trunc_ln338_5_fu_3101_p0;
wire   [21:0] trunc_ln338_5_fu_3101_p1;
wire   [21:0] and_ln338_5_fu_3093_p3;
wire   [21:0] add_ln338_5_fu_3105_p2;
wire   [15:0] tmp_68_fu_3111_p4;
wire  signed [23:0] trunc_ln338_6_fu_3129_p0;
wire   [21:0] trunc_ln338_6_fu_3129_p1;
wire   [21:0] and_ln338_6_fu_3121_p3;
wire   [21:0] add_ln338_6_fu_3133_p2;
wire  signed [23:0] trunc_ln338_7_fu_3149_p0;
wire  signed [23:0] trunc_ln338_8_fu_3153_p0;
wire   [21:0] and_ln338_7_fu_3177_p3;
wire   [21:0] add_ln338_7_fu_3184_p2;
wire   [15:0] tmp_70_fu_3189_p4;
wire   [21:0] and_ln338_8_fu_3199_p3;
wire   [21:0] add_ln338_8_fu_3207_p2;
wire   [15:0] tmp_71_fu_3212_p4;
wire  signed [23:0] trunc_ln338_9_fu_3230_p0;
wire   [21:0] trunc_ln338_9_fu_3230_p1;
wire   [21:0] and_ln338_9_fu_3222_p3;
wire   [21:0] add_ln338_9_fu_3234_p2;
wire   [15:0] tmp_72_fu_3240_p4;
wire  signed [23:0] trunc_ln338_10_fu_3258_p0;
wire   [21:0] trunc_ln338_10_fu_3258_p1;
wire   [21:0] and_ln338_s_fu_3250_p3;
wire   [21:0] add_ln338_10_fu_3262_p2;
wire   [15:0] tmp_73_fu_3268_p4;
wire  signed [23:0] trunc_ln338_11_fu_3286_p0;
wire   [21:0] trunc_ln338_11_fu_3286_p1;
wire   [21:0] and_ln338_10_fu_3278_p3;
wire   [21:0] add_ln338_11_fu_3290_p2;
wire  signed [23:0] trunc_ln338_12_fu_3306_p0;
wire  signed [23:0] trunc_ln338_13_fu_3310_p0;
wire   [21:0] and_ln338_11_fu_3334_p3;
wire   [21:0] add_ln338_12_fu_3341_p2;
wire   [15:0] tmp_75_fu_3346_p4;
wire   [21:0] and_ln338_12_fu_3356_p3;
wire   [21:0] add_ln338_13_fu_3364_p2;
wire   [15:0] tmp_76_fu_3369_p4;
wire  signed [23:0] trunc_ln338_14_fu_3387_p0;
wire   [21:0] trunc_ln338_14_fu_3387_p1;
wire   [21:0] and_ln338_13_fu_3379_p3;
wire   [21:0] add_ln338_14_fu_3391_p2;
wire   [15:0] tmp_77_fu_3397_p4;
wire  signed [23:0] trunc_ln338_15_fu_3415_p0;
wire   [21:0] trunc_ln338_15_fu_3415_p1;
wire   [21:0] and_ln338_14_fu_3407_p3;
wire   [21:0] add_ln338_15_fu_3419_p2;
wire   [15:0] tmp_78_fu_3425_p4;
wire  signed [23:0] trunc_ln338_16_fu_3443_p0;
wire   [21:0] trunc_ln338_16_fu_3443_p1;
wire   [21:0] and_ln338_15_fu_3435_p3;
wire   [21:0] add_ln338_16_fu_3447_p2;
wire  signed [23:0] trunc_ln338_17_fu_3463_p0;
wire  signed [23:0] trunc_ln338_18_fu_3467_p0;
wire   [21:0] and_ln338_16_fu_3471_p3;
wire   [21:0] add_ln338_17_fu_3478_p2;
wire   [15:0] tmp_80_fu_3483_p4;
wire   [21:0] and_ln338_17_fu_3493_p3;
wire   [21:0] add_ln338_18_fu_3501_p2;
wire   [9:0] tmp_60_fu_3506_p4;
wire   [5:0] tmp_61_fu_3528_p4;
wire   [9:0] tmp_20_fu_3538_p3;
wire  signed [10:0] sext_ln343_fu_3516_p1;
wire   [0:0] icmp_ln343_fu_3546_p2;
wire   [10:0] add_ln343_fu_3552_p2;
wire   [0:0] tmp_121_fu_3520_p3;
wire   [10:0] select_ln343_fu_3558_p3;
wire   [10:0] exp_res_index_fu_3566_p3;
wire   [0:0] tmp_122_fu_3578_p3;
wire   [9:0] trunc_ln343_fu_3574_p1;
wire   [9:0] exp_res_index_1_fu_3586_p3;
wire   [44:0] mul_ln352_fu_500_p2;
wire   [44:0] mul_ln352_1_fu_504_p2;
wire   [44:0] mul_ln352_2_fu_508_p2;
wire   [44:0] mul_ln352_3_fu_512_p2;
wire   [44:0] mul_ln352_4_fu_516_p2;
wire   [44:0] mul_ln352_5_fu_520_p2;
wire   [44:0] mul_ln352_6_fu_524_p2;
wire   [44:0] mul_ln352_7_fu_528_p2;
wire   [44:0] mul_ln352_8_fu_532_p2;
wire   [44:0] mul_ln352_9_fu_536_p2;
wire   [44:0] mul_ln352_10_fu_540_p2;
wire   [44:0] mul_ln352_11_fu_544_p2;
wire   [44:0] mul_ln352_12_fu_548_p2;
wire   [44:0] mul_ln352_13_fu_552_p2;
wire   [44:0] mul_ln352_14_fu_556_p2;
wire   [44:0] mul_ln352_15_fu_560_p2;
wire   [44:0] mul_ln352_16_fu_564_p2;
wire   [44:0] mul_ln352_17_fu_568_p2;
wire   [44:0] mul_ln352_18_fu_572_p2;
wire   [44:0] mul_ln352_19_fu_576_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
exp_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table_address0),
    .ce0(exp_table_ce0),
    .q0(exp_table_q0),
    .address1(exp_table_address1),
    .ce1(exp_table_ce1),
    .q1(exp_table_q1),
    .address2(exp_table_address2),
    .ce2(exp_table_ce2),
    .q2(exp_table_q2),
    .address3(exp_table_address3),
    .ce3(exp_table_ce3),
    .q3(exp_table_q3),
    .address4(exp_table_address4),
    .ce4(exp_table_ce4),
    .q4(exp_table_q4),
    .address5(exp_table_address5),
    .ce5(exp_table_ce5),
    .q5(exp_table_q5),
    .address6(exp_table_address6),
    .ce6(exp_table_ce6),
    .q6(exp_table_q6),
    .address7(exp_table_address7),
    .ce7(exp_table_ce7),
    .q7(exp_table_q7),
    .address8(exp_table_address8),
    .ce8(exp_table_ce8),
    .q8(exp_table_q8),
    .address9(exp_table_address9),
    .ce9(exp_table_ce9),
    .q9(exp_table_q9),
    .address10(exp_table_address10),
    .ce10(exp_table_ce10),
    .q10(exp_table_q10),
    .address11(exp_table_address11),
    .ce11(exp_table_ce11),
    .q11(exp_table_q11),
    .address12(exp_table_address12),
    .ce12(exp_table_ce12),
    .q12(exp_table_q12),
    .address13(exp_table_address13),
    .ce13(exp_table_ce13),
    .q13(exp_table_q13),
    .address14(exp_table_address14),
    .ce14(exp_table_ce14),
    .q14(exp_table_q14),
    .address15(exp_table_address15),
    .ce15(exp_table_ce15),
    .q15(exp_table_q15),
    .address16(exp_table_address16),
    .ce16(exp_table_ce16),
    .q16(exp_table_q16),
    .address17(exp_table_address17),
    .ce17(exp_table_ce17),
    .q17(exp_table_q17),
    .address18(exp_table_address18),
    .ce18(exp_table_ce18),
    .q18(exp_table_q18),
    .address19(exp_table_address19),
    .ce19(exp_table_ce19),
    .q19(exp_table_q19)
);

myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi #(
    .DataWidth( 21 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
invert_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table_address0),
    .ce0(invert_table_ce0),
    .q0(invert_table_q0)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U90(
    .din0(exp_table_load_reg_4123_pp0_iter5_reg),
    .din1(mul_ln352_fu_500_p1),
    .dout(mul_ln352_fu_500_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U91(
    .din0(exp_table_load_1_reg_4128_pp0_iter5_reg),
    .din1(mul_ln352_1_fu_504_p1),
    .dout(mul_ln352_1_fu_504_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U92(
    .din0(exp_table_load_2_reg_4133_pp0_iter5_reg),
    .din1(mul_ln352_2_fu_508_p1),
    .dout(mul_ln352_2_fu_508_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U93(
    .din0(exp_table_load_3_reg_4138_pp0_iter5_reg),
    .din1(mul_ln352_3_fu_512_p1),
    .dout(mul_ln352_3_fu_512_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U94(
    .din0(exp_table_load_4_reg_4148_pp0_iter5_reg),
    .din1(mul_ln352_4_fu_516_p1),
    .dout(mul_ln352_4_fu_516_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U95(
    .din0(exp_table_load_5_reg_4183_pp0_iter5_reg),
    .din1(mul_ln352_5_fu_520_p1),
    .dout(mul_ln352_5_fu_520_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U96(
    .din0(exp_table_load_6_reg_4188_pp0_iter5_reg),
    .din1(mul_ln352_6_fu_524_p1),
    .dout(mul_ln352_6_fu_524_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U97(
    .din0(exp_table_load_7_reg_4193_pp0_iter5_reg),
    .din1(mul_ln352_7_fu_528_p1),
    .dout(mul_ln352_7_fu_528_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U98(
    .din0(exp_table_load_8_reg_4203_pp0_iter5_reg),
    .din1(mul_ln352_8_fu_532_p1),
    .dout(mul_ln352_8_fu_532_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U99(
    .din0(exp_table_load_9_reg_4213_pp0_iter5_reg),
    .din1(mul_ln352_9_fu_536_p1),
    .dout(mul_ln352_9_fu_536_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U100(
    .din0(exp_table_load_10_reg_4248_pp0_iter5_reg),
    .din1(mul_ln352_10_fu_540_p1),
    .dout(mul_ln352_10_fu_540_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U101(
    .din0(exp_table_load_11_reg_4253_pp0_iter5_reg),
    .din1(mul_ln352_11_fu_544_p1),
    .dout(mul_ln352_11_fu_544_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U102(
    .din0(exp_table_load_12_reg_4258_pp0_iter5_reg),
    .din1(mul_ln352_12_fu_548_p1),
    .dout(mul_ln352_12_fu_548_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U103(
    .din0(exp_table_load_13_reg_4268_pp0_iter5_reg),
    .din1(mul_ln352_13_fu_552_p1),
    .dout(mul_ln352_13_fu_552_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U104(
    .din0(exp_table_load_14_reg_4278_pp0_iter5_reg),
    .din1(mul_ln352_14_fu_556_p1),
    .dout(mul_ln352_14_fu_556_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U105(
    .din0(exp_table_load_15_reg_4313_pp0_iter5_reg),
    .din1(mul_ln352_15_fu_560_p1),
    .dout(mul_ln352_15_fu_560_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U106(
    .din0(exp_table_load_16_reg_4318_pp0_iter5_reg),
    .din1(mul_ln352_16_fu_564_p1),
    .dout(mul_ln352_16_fu_564_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U107(
    .din0(exp_table_load_17_reg_4323_pp0_iter5_reg),
    .din1(mul_ln352_17_fu_568_p1),
    .dout(mul_ln352_17_fu_568_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U108(
    .din0(exp_table_load_18_reg_4333_pp0_iter5_reg),
    .din1(mul_ln352_18_fu_572_p1),
    .dout(mul_ln352_18_fu_572_p2)
);

myproject_mul_24s_21ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 45 ))
mul_24s_21ns_45_1_1_U109(
    .din0(exp_table_load_19_reg_4343_pp0_iter5_reg),
    .din1(mul_ln352_19_fu_576_p1),
    .dout(mul_ln352_19_fu_576_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table_load_10_reg_4248 <= exp_table_q9;
        exp_table_load_11_reg_4253 <= exp_table_q8;
        exp_table_load_12_reg_4258 <= exp_table_q7;
        exp_table_load_13_reg_4268 <= exp_table_q6;
        exp_table_load_14_reg_4278 <= exp_table_q5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exp_table_load_10_reg_4248_pp0_iter4_reg <= exp_table_load_10_reg_4248;
        exp_table_load_10_reg_4248_pp0_iter5_reg <= exp_table_load_10_reg_4248_pp0_iter4_reg;
        exp_table_load_11_reg_4253_pp0_iter4_reg <= exp_table_load_11_reg_4253;
        exp_table_load_11_reg_4253_pp0_iter5_reg <= exp_table_load_11_reg_4253_pp0_iter4_reg;
        exp_table_load_12_reg_4258_pp0_iter4_reg <= exp_table_load_12_reg_4258;
        exp_table_load_12_reg_4258_pp0_iter5_reg <= exp_table_load_12_reg_4258_pp0_iter4_reg;
        exp_table_load_13_reg_4268_pp0_iter4_reg <= exp_table_load_13_reg_4268;
        exp_table_load_13_reg_4268_pp0_iter5_reg <= exp_table_load_13_reg_4268_pp0_iter4_reg;
        exp_table_load_14_reg_4278_pp0_iter4_reg <= exp_table_load_14_reg_4278;
        exp_table_load_14_reg_4278_pp0_iter5_reg <= exp_table_load_14_reg_4278_pp0_iter4_reg;
        exp_table_load_15_reg_4313_pp0_iter5_reg <= exp_table_load_15_reg_4313;
        exp_table_load_16_reg_4318_pp0_iter5_reg <= exp_table_load_16_reg_4318;
        exp_table_load_17_reg_4323_pp0_iter5_reg <= exp_table_load_17_reg_4323;
        exp_table_load_18_reg_4333_pp0_iter5_reg <= exp_table_load_18_reg_4333;
        exp_table_load_19_reg_4343_pp0_iter5_reg <= exp_table_load_19_reg_4343;
        exp_table_load_1_reg_4128_pp0_iter2_reg <= exp_table_load_1_reg_4128;
        exp_table_load_1_reg_4128_pp0_iter3_reg <= exp_table_load_1_reg_4128_pp0_iter2_reg;
        exp_table_load_1_reg_4128_pp0_iter4_reg <= exp_table_load_1_reg_4128_pp0_iter3_reg;
        exp_table_load_1_reg_4128_pp0_iter5_reg <= exp_table_load_1_reg_4128_pp0_iter4_reg;
        exp_table_load_2_reg_4133_pp0_iter2_reg <= exp_table_load_2_reg_4133;
        exp_table_load_2_reg_4133_pp0_iter3_reg <= exp_table_load_2_reg_4133_pp0_iter2_reg;
        exp_table_load_2_reg_4133_pp0_iter4_reg <= exp_table_load_2_reg_4133_pp0_iter3_reg;
        exp_table_load_2_reg_4133_pp0_iter5_reg <= exp_table_load_2_reg_4133_pp0_iter4_reg;
        exp_table_load_3_reg_4138_pp0_iter2_reg <= exp_table_load_3_reg_4138;
        exp_table_load_3_reg_4138_pp0_iter3_reg <= exp_table_load_3_reg_4138_pp0_iter2_reg;
        exp_table_load_3_reg_4138_pp0_iter4_reg <= exp_table_load_3_reg_4138_pp0_iter3_reg;
        exp_table_load_3_reg_4138_pp0_iter5_reg <= exp_table_load_3_reg_4138_pp0_iter4_reg;
        exp_table_load_4_reg_4148_pp0_iter2_reg <= exp_table_load_4_reg_4148;
        exp_table_load_4_reg_4148_pp0_iter3_reg <= exp_table_load_4_reg_4148_pp0_iter2_reg;
        exp_table_load_4_reg_4148_pp0_iter4_reg <= exp_table_load_4_reg_4148_pp0_iter3_reg;
        exp_table_load_4_reg_4148_pp0_iter5_reg <= exp_table_load_4_reg_4148_pp0_iter4_reg;
        exp_table_load_5_reg_4183_pp0_iter3_reg <= exp_table_load_5_reg_4183;
        exp_table_load_5_reg_4183_pp0_iter4_reg <= exp_table_load_5_reg_4183_pp0_iter3_reg;
        exp_table_load_5_reg_4183_pp0_iter5_reg <= exp_table_load_5_reg_4183_pp0_iter4_reg;
        exp_table_load_6_reg_4188_pp0_iter3_reg <= exp_table_load_6_reg_4188;
        exp_table_load_6_reg_4188_pp0_iter4_reg <= exp_table_load_6_reg_4188_pp0_iter3_reg;
        exp_table_load_6_reg_4188_pp0_iter5_reg <= exp_table_load_6_reg_4188_pp0_iter4_reg;
        exp_table_load_7_reg_4193_pp0_iter3_reg <= exp_table_load_7_reg_4193;
        exp_table_load_7_reg_4193_pp0_iter4_reg <= exp_table_load_7_reg_4193_pp0_iter3_reg;
        exp_table_load_7_reg_4193_pp0_iter5_reg <= exp_table_load_7_reg_4193_pp0_iter4_reg;
        exp_table_load_8_reg_4203_pp0_iter3_reg <= exp_table_load_8_reg_4203;
        exp_table_load_8_reg_4203_pp0_iter4_reg <= exp_table_load_8_reg_4203_pp0_iter3_reg;
        exp_table_load_8_reg_4203_pp0_iter5_reg <= exp_table_load_8_reg_4203_pp0_iter4_reg;
        exp_table_load_9_reg_4213_pp0_iter3_reg <= exp_table_load_9_reg_4213;
        exp_table_load_9_reg_4213_pp0_iter4_reg <= exp_table_load_9_reg_4213_pp0_iter3_reg;
        exp_table_load_9_reg_4213_pp0_iter5_reg <= exp_table_load_9_reg_4213_pp0_iter4_reg;
        exp_table_load_reg_4123_pp0_iter2_reg <= exp_table_load_reg_4123;
        exp_table_load_reg_4123_pp0_iter3_reg <= exp_table_load_reg_4123_pp0_iter2_reg;
        exp_table_load_reg_4123_pp0_iter4_reg <= exp_table_load_reg_4123_pp0_iter3_reg;
        exp_table_load_reg_4123_pp0_iter5_reg <= exp_table_load_reg_4123_pp0_iter4_reg;
        index_47_reg_4098_pp0_iter2_reg <= index_47_reg_4098_pp0_iter1_reg;
        index_50_reg_4103_pp0_iter2_reg <= index_50_reg_4103_pp0_iter1_reg;
        index_53_reg_4108_pp0_iter2_reg <= index_53_reg_4108_pp0_iter1_reg;
        index_56_reg_4113_pp0_iter2_reg <= index_56_reg_4113_pp0_iter1_reg;
        index_59_reg_4118_pp0_iter2_reg <= index_59_reg_4118_pp0_iter1_reg;
        tmp_69_reg_4198 <= {{add_ln338_6_fu_3133_p2[21:6]}};
        tmp_74_reg_4263 <= {{add_ln338_11_fu_3290_p2[21:6]}};
        tmp_79_reg_4328 <= {{add_ln338_16_fu_3447_p2[21:6]}};
        trunc_ln338_12_reg_4273 <= trunc_ln338_12_fu_3306_p1;
        trunc_ln338_13_reg_4283 <= trunc_ln338_13_fu_3310_p1;
        trunc_ln338_17_reg_4338 <= trunc_ln338_17_fu_3463_p1;
        trunc_ln338_18_reg_4348 <= trunc_ln338_18_fu_3467_p1;
        trunc_ln338_7_reg_4208 <= trunc_ln338_7_fu_3149_p1;
        trunc_ln338_8_reg_4218 <= trunc_ln338_8_fu_3153_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        exp_table_load_15_reg_4313 <= exp_table_q4;
        exp_table_load_16_reg_4318 <= exp_table_q3;
        exp_table_load_17_reg_4323 <= exp_table_q2;
        exp_table_load_18_reg_4333 <= exp_table_q1;
        exp_table_load_19_reg_4343 <= exp_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_load_1_reg_4128 <= exp_table_q18;
        exp_table_load_2_reg_4133 <= exp_table_q17;
        exp_table_load_3_reg_4138 <= exp_table_q16;
        exp_table_load_4_reg_4148 <= exp_table_q15;
        exp_table_load_reg_4123 <= exp_table_q19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table_load_5_reg_4183 <= exp_table_q14;
        exp_table_load_6_reg_4188 <= exp_table_q13;
        exp_table_load_7_reg_4193 <= exp_table_q12;
        exp_table_load_8_reg_4203 <= exp_table_q11;
        exp_table_load_9_reg_4213 <= exp_table_q10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        index_17_reg_4048 <= index_17_fu_1293_p3;
        index_20_reg_4053 <= index_20_fu_1409_p3;
        index_23_reg_4058 <= index_23_fu_1525_p3;
        index_26_reg_4063 <= index_26_fu_1641_p3;
        index_29_reg_4068 <= index_29_fu_1757_p3;
        index_32_reg_4073 <= index_32_fu_1873_p3;
        index_32_reg_4073_pp0_iter1_reg <= index_32_reg_4073;
        index_35_reg_4078 <= index_35_fu_1989_p3;
        index_35_reg_4078_pp0_iter1_reg <= index_35_reg_4078;
        index_38_reg_4083 <= index_38_fu_2105_p3;
        index_38_reg_4083_pp0_iter1_reg <= index_38_reg_4083;
        index_41_reg_4088 <= index_41_fu_2221_p3;
        index_41_reg_4088_pp0_iter1_reg <= index_41_reg_4088;
        index_44_reg_4093 <= index_44_fu_2337_p3;
        index_44_reg_4093_pp0_iter1_reg <= index_44_reg_4093;
        index_47_reg_4098 <= index_47_fu_2453_p3;
        index_47_reg_4098_pp0_iter1_reg <= index_47_reg_4098;
        index_50_reg_4103 <= index_50_fu_2569_p3;
        index_50_reg_4103_pp0_iter1_reg <= index_50_reg_4103;
        index_53_reg_4108 <= index_53_fu_2685_p3;
        index_53_reg_4108_pp0_iter1_reg <= index_53_reg_4108;
        index_56_reg_4113 <= index_56_fu_2801_p3;
        index_56_reg_4113_pp0_iter1_reg <= index_56_reg_4113;
        index_59_reg_4118 <= index_59_fu_2917_p3;
        index_59_reg_4118_pp0_iter1_reg <= index_59_reg_4118;
        tmp_51_reg_4143 <= {{add_ln338_2_fu_3003_p2[21:6]}};
        trunc_ln338_3_reg_4153 <= trunc_ln338_3_fu_3019_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table_ce0 = 1'b1;
    end else begin
        exp_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table_ce1 = 1'b1;
    end else begin
        exp_table_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_ce10 = 1'b1;
    end else begin
        exp_table_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_ce11 = 1'b1;
    end else begin
        exp_table_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_ce12 = 1'b1;
    end else begin
        exp_table_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_ce13 = 1'b1;
    end else begin
        exp_table_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_ce14 = 1'b1;
    end else begin
        exp_table_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_ce15 = 1'b1;
    end else begin
        exp_table_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_ce16 = 1'b1;
    end else begin
        exp_table_ce16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_ce17 = 1'b1;
    end else begin
        exp_table_ce17 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_ce18 = 1'b1;
    end else begin
        exp_table_ce18 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table_ce19 = 1'b1;
    end else begin
        exp_table_ce19 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table_ce2 = 1'b1;
    end else begin
        exp_table_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table_ce3 = 1'b1;
    end else begin
        exp_table_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table_ce4 = 1'b1;
    end else begin
        exp_table_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table_ce5 = 1'b1;
    end else begin
        exp_table_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table_ce6 = 1'b1;
    end else begin
        exp_table_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table_ce7 = 1'b1;
    end else begin
        exp_table_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table_ce8 = 1'b1;
    end else begin
        exp_table_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table_ce9 = 1'b1;
    end else begin
        exp_table_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        invert_table_ce0 = 1'b1;
    end else begin
        invert_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln332_10_fu_1805_p2 = ($signed(sext_ln332_10_fu_1775_p1) + $signed(15'd1));

assign add_ln332_11_fu_1921_p2 = ($signed(sext_ln332_11_fu_1891_p1) + $signed(15'd1));

assign add_ln332_12_fu_2037_p2 = ($signed(sext_ln332_12_fu_2007_p1) + $signed(15'd1));

assign add_ln332_13_fu_2153_p2 = ($signed(sext_ln332_13_fu_2123_p1) + $signed(15'd1));

assign add_ln332_14_fu_2269_p2 = ($signed(sext_ln332_14_fu_2239_p1) + $signed(15'd1));

assign add_ln332_15_fu_2385_p2 = ($signed(sext_ln332_15_fu_2355_p1) + $signed(15'd1));

assign add_ln332_16_fu_2501_p2 = ($signed(sext_ln332_16_fu_2471_p1) + $signed(15'd1));

assign add_ln332_17_fu_2617_p2 = ($signed(sext_ln332_17_fu_2587_p1) + $signed(15'd1));

assign add_ln332_18_fu_2733_p2 = ($signed(sext_ln332_18_fu_2703_p1) + $signed(15'd1));

assign add_ln332_19_fu_2849_p2 = ($signed(sext_ln332_19_fu_2819_p1) + $signed(15'd1));

assign add_ln332_1_fu_741_p2 = ($signed(sext_ln332_1_fu_711_p1) + $signed(15'd1));

assign add_ln332_2_fu_862_p2 = ($signed(sext_ln332_2_fu_832_p1) + $signed(15'd1));

assign add_ln332_3_fu_983_p2 = ($signed(sext_ln332_3_fu_953_p1) + $signed(15'd1));

assign add_ln332_4_fu_1104_p2 = ($signed(sext_ln332_4_fu_1074_p1) + $signed(15'd1));

assign add_ln332_5_fu_1225_p2 = ($signed(sext_ln332_5_fu_1195_p1) + $signed(15'd1));

assign add_ln332_6_fu_1341_p2 = ($signed(sext_ln332_6_fu_1311_p1) + $signed(15'd1));

assign add_ln332_7_fu_1457_p2 = ($signed(sext_ln332_7_fu_1427_p1) + $signed(15'd1));

assign add_ln332_8_fu_1573_p2 = ($signed(sext_ln332_8_fu_1543_p1) + $signed(15'd1));

assign add_ln332_9_fu_1689_p2 = ($signed(sext_ln332_9_fu_1659_p1) + $signed(15'd1));

assign add_ln332_fu_620_p2 = ($signed(sext_ln332_fu_590_p1) + $signed(15'd1));

assign add_ln338_10_fu_3262_p2 = (trunc_ln338_10_fu_3258_p1 + and_ln338_s_fu_3250_p3);

assign add_ln338_11_fu_3290_p2 = (trunc_ln338_11_fu_3286_p1 + and_ln338_10_fu_3278_p3);

assign add_ln338_12_fu_3341_p2 = (trunc_ln338_12_reg_4273 + and_ln338_11_fu_3334_p3);

assign add_ln338_13_fu_3364_p2 = (trunc_ln338_13_reg_4283 + and_ln338_12_fu_3356_p3);

assign add_ln338_14_fu_3391_p2 = (trunc_ln338_14_fu_3387_p1 + and_ln338_13_fu_3379_p3);

assign add_ln338_15_fu_3419_p2 = (trunc_ln338_15_fu_3415_p1 + and_ln338_14_fu_3407_p3);

assign add_ln338_16_fu_3447_p2 = (trunc_ln338_16_fu_3443_p1 + and_ln338_15_fu_3435_p3);

assign add_ln338_17_fu_3478_p2 = (trunc_ln338_17_reg_4338 + and_ln338_16_fu_3471_p3);

assign add_ln338_18_fu_3501_p2 = (trunc_ln338_18_reg_4348 + and_ln338_17_fu_3493_p3);

assign add_ln338_1_fu_2975_p2 = (trunc_ln338_1_fu_2971_p1 + and_ln338_1_fu_2963_p3);

assign add_ln338_2_fu_3003_p2 = (trunc_ln338_2_fu_2999_p1 + and_ln338_2_fu_2991_p3);

assign add_ln338_3_fu_3050_p2 = (trunc_ln338_3_reg_4153 + and_ln338_3_fu_3043_p3);

assign add_ln338_4_fu_3077_p2 = (trunc_ln338_4_fu_3073_p1 + and_ln338_4_fu_3065_p3);

assign add_ln338_5_fu_3105_p2 = (trunc_ln338_5_fu_3101_p1 + and_ln338_5_fu_3093_p3);

assign add_ln338_6_fu_3133_p2 = (trunc_ln338_6_fu_3129_p1 + and_ln338_6_fu_3121_p3);

assign add_ln338_7_fu_3184_p2 = (trunc_ln338_7_reg_4208 + and_ln338_7_fu_3177_p3);

assign add_ln338_8_fu_3207_p2 = (trunc_ln338_8_reg_4218 + and_ln338_8_fu_3199_p3);

assign add_ln338_9_fu_3234_p2 = (trunc_ln338_9_fu_3230_p1 + and_ln338_9_fu_3222_p3);

assign add_ln338_fu_2947_p2 = (trunc_ln338_fu_2943_p1 + and_ln_fu_2935_p3);

assign add_ln343_fu_3552_p2 = ($signed(sext_ln343_fu_3516_p1) + $signed(11'd1));

assign and_ln338_10_fu_3278_p3 = {{tmp_73_fu_3268_p4}, {6'd0}};

assign and_ln338_11_fu_3334_p3 = {{tmp_74_reg_4263}, {6'd0}};

assign and_ln338_12_fu_3356_p3 = {{tmp_75_fu_3346_p4}, {6'd0}};

assign and_ln338_13_fu_3379_p3 = {{tmp_76_fu_3369_p4}, {6'd0}};

assign and_ln338_14_fu_3407_p3 = {{tmp_77_fu_3397_p4}, {6'd0}};

assign and_ln338_15_fu_3435_p3 = {{tmp_78_fu_3425_p4}, {6'd0}};

assign and_ln338_16_fu_3471_p3 = {{tmp_79_reg_4328}, {6'd0}};

assign and_ln338_17_fu_3493_p3 = {{tmp_80_fu_3483_p4}, {6'd0}};

assign and_ln338_1_fu_2963_p3 = {{tmp_35_fu_2953_p4}, {6'd0}};

assign and_ln338_2_fu_2991_p3 = {{tmp_43_fu_2981_p4}, {6'd0}};

assign and_ln338_3_fu_3043_p3 = {{tmp_51_reg_4143}, {6'd0}};

assign and_ln338_4_fu_3065_p3 = {{tmp_59_fu_3055_p4}, {6'd0}};

assign and_ln338_5_fu_3093_p3 = {{tmp_65_fu_3083_p4}, {6'd0}};

assign and_ln338_6_fu_3121_p3 = {{tmp_68_fu_3111_p4}, {6'd0}};

assign and_ln338_7_fu_3177_p3 = {{tmp_69_reg_4198}, {6'd0}};

assign and_ln338_8_fu_3199_p3 = {{tmp_70_fu_3189_p4}, {6'd0}};

assign and_ln338_9_fu_3222_p3 = {{tmp_71_fu_3212_p4}, {6'd0}};

assign and_ln338_s_fu_3250_p3 = {{tmp_72_fu_3240_p4}, {6'd0}};

assign and_ln_fu_2935_p3 = {{tmp_27_fu_2925_p4}, {6'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = {{mul_ln352_fu_500_p2[44:12]}};

assign ap_return_1 = {{mul_ln352_1_fu_504_p2[44:12]}};

assign ap_return_10 = {{mul_ln352_10_fu_540_p2[44:12]}};

assign ap_return_11 = {{mul_ln352_11_fu_544_p2[44:12]}};

assign ap_return_12 = {{mul_ln352_12_fu_548_p2[44:12]}};

assign ap_return_13 = {{mul_ln352_13_fu_552_p2[44:12]}};

assign ap_return_14 = {{mul_ln352_14_fu_556_p2[44:12]}};

assign ap_return_15 = {{mul_ln352_15_fu_560_p2[44:12]}};

assign ap_return_16 = {{mul_ln352_16_fu_564_p2[44:12]}};

assign ap_return_17 = {{mul_ln352_17_fu_568_p2[44:12]}};

assign ap_return_18 = {{mul_ln352_18_fu_572_p2[44:12]}};

assign ap_return_19 = {{mul_ln352_19_fu_576_p2[44:12]}};

assign ap_return_2 = {{mul_ln352_2_fu_508_p2[44:12]}};

assign ap_return_3 = {{mul_ln352_3_fu_512_p2[44:12]}};

assign ap_return_4 = {{mul_ln352_4_fu_516_p2[44:12]}};

assign ap_return_5 = {{mul_ln352_5_fu_520_p2[44:12]}};

assign ap_return_6 = {{mul_ln352_6_fu_524_p2[44:12]}};

assign ap_return_7 = {{mul_ln352_7_fu_528_p2[44:12]}};

assign ap_return_8 = {{mul_ln352_8_fu_532_p2[44:12]}};

assign ap_return_9 = {{mul_ln352_9_fu_536_p2[44:12]}};

assign data_round_10_fu_1819_p3 = ((tmp_91_fu_1779_p3[0:0] == 1'b1) ? select_ln332_10_fu_1811_p3 : sext_ln332_10_fu_1775_p1);

assign data_round_11_fu_1935_p3 = ((tmp_94_fu_1895_p3[0:0] == 1'b1) ? select_ln332_11_fu_1927_p3 : sext_ln332_11_fu_1891_p1);

assign data_round_12_fu_2051_p3 = ((tmp_97_fu_2011_p3[0:0] == 1'b1) ? select_ln332_12_fu_2043_p3 : sext_ln332_12_fu_2007_p1);

assign data_round_13_fu_2167_p3 = ((tmp_100_fu_2127_p3[0:0] == 1'b1) ? select_ln332_13_fu_2159_p3 : sext_ln332_13_fu_2123_p1);

assign data_round_14_fu_2283_p3 = ((tmp_103_fu_2243_p3[0:0] == 1'b1) ? select_ln332_14_fu_2275_p3 : sext_ln332_14_fu_2239_p1);

assign data_round_15_fu_2399_p3 = ((tmp_106_fu_2359_p3[0:0] == 1'b1) ? select_ln332_15_fu_2391_p3 : sext_ln332_15_fu_2355_p1);

assign data_round_16_fu_2515_p3 = ((tmp_109_fu_2475_p3[0:0] == 1'b1) ? select_ln332_16_fu_2507_p3 : sext_ln332_16_fu_2471_p1);

assign data_round_17_fu_2631_p3 = ((tmp_112_fu_2591_p3[0:0] == 1'b1) ? select_ln332_17_fu_2623_p3 : sext_ln332_17_fu_2587_p1);

assign data_round_18_fu_2747_p3 = ((tmp_115_fu_2707_p3[0:0] == 1'b1) ? select_ln332_18_fu_2739_p3 : sext_ln332_18_fu_2703_p1);

assign data_round_19_fu_2863_p3 = ((tmp_118_fu_2823_p3[0:0] == 1'b1) ? select_ln332_19_fu_2855_p3 : sext_ln332_19_fu_2819_p1);

assign data_round_1_fu_755_p3 = ((tmp_29_fu_715_p3[0:0] == 1'b1) ? select_ln332_1_fu_747_p3 : sext_ln332_1_fu_711_p1);

assign data_round_2_fu_876_p3 = ((tmp_37_fu_836_p3[0:0] == 1'b1) ? select_ln332_2_fu_868_p3 : sext_ln332_2_fu_832_p1);

assign data_round_3_fu_997_p3 = ((tmp_45_fu_957_p3[0:0] == 1'b1) ? select_ln332_3_fu_989_p3 : sext_ln332_3_fu_953_p1);

assign data_round_4_fu_1118_p3 = ((tmp_53_fu_1078_p3[0:0] == 1'b1) ? select_ln332_4_fu_1110_p3 : sext_ln332_4_fu_1074_p1);

assign data_round_5_fu_1239_p3 = ((tmp_62_fu_1199_p3[0:0] == 1'b1) ? select_ln332_5_fu_1231_p3 : sext_ln332_5_fu_1195_p1);

assign data_round_6_fu_1355_p3 = ((tmp_66_fu_1315_p3[0:0] == 1'b1) ? select_ln332_6_fu_1347_p3 : sext_ln332_6_fu_1311_p1);

assign data_round_7_fu_1471_p3 = ((tmp_82_fu_1431_p3[0:0] == 1'b1) ? select_ln332_7_fu_1463_p3 : sext_ln332_7_fu_1427_p1);

assign data_round_8_fu_1587_p3 = ((tmp_85_fu_1547_p3[0:0] == 1'b1) ? select_ln332_8_fu_1579_p3 : sext_ln332_8_fu_1543_p1);

assign data_round_9_fu_1703_p3 = ((tmp_88_fu_1663_p3[0:0] == 1'b1) ? select_ln332_9_fu_1695_p3 : sext_ln332_9_fu_1659_p1);

assign data_round_fu_634_p3 = ((tmp_fu_594_p3[0:0] == 1'b1) ? select_ln332_fu_626_p3 : sext_ln332_fu_590_p1);

assign exp_res_index_1_fu_3586_p3 = ((tmp_122_fu_3578_p3[0:0] == 1'b1) ? 10'd0 : trunc_ln343_fu_3574_p1);

assign exp_res_index_fu_3566_p3 = ((tmp_121_fu_3520_p3[0:0] == 1'b1) ? select_ln343_fu_3558_p3 : sext_ln343_fu_3516_p1);

assign exp_table_address0 = zext_ln338_19_fu_3330_p1;

assign exp_table_address1 = zext_ln338_18_fu_3326_p1;

assign exp_table_address10 = zext_ln338_9_fu_3039_p1;

assign exp_table_address11 = zext_ln338_8_fu_3035_p1;

assign exp_table_address12 = zext_ln338_7_fu_3031_p1;

assign exp_table_address13 = zext_ln338_6_fu_3027_p1;

assign exp_table_address14 = zext_ln338_5_fu_3023_p1;

assign exp_table_address15 = zext_ln338_4_fu_1180_p1;

assign exp_table_address16 = zext_ln338_3_fu_1059_p1;

assign exp_table_address17 = zext_ln338_2_fu_938_p1;

assign exp_table_address18 = zext_ln338_1_fu_817_p1;

assign exp_table_address19 = zext_ln338_fu_696_p1;

assign exp_table_address2 = zext_ln338_17_fu_3322_p1;

assign exp_table_address3 = zext_ln338_16_fu_3318_p1;

assign exp_table_address4 = zext_ln338_15_fu_3314_p1;

assign exp_table_address5 = zext_ln338_14_fu_3173_p1;

assign exp_table_address6 = zext_ln338_13_fu_3169_p1;

assign exp_table_address7 = zext_ln338_12_fu_3165_p1;

assign exp_table_address8 = zext_ln338_11_fu_3161_p1;

assign exp_table_address9 = zext_ln338_10_fu_3157_p1;

assign icmp_ln332_10_fu_1799_p2 = ((tmp_10_fu_1791_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_11_fu_1915_p2 = ((tmp_11_fu_1907_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_12_fu_2031_p2 = ((tmp_12_fu_2023_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_13_fu_2147_p2 = ((tmp_13_fu_2139_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_14_fu_2263_p2 = ((tmp_14_fu_2255_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_15_fu_2379_p2 = ((tmp_15_fu_2371_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_16_fu_2495_p2 = ((tmp_16_fu_2487_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_17_fu_2611_p2 = ((tmp_17_fu_2603_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_18_fu_2727_p2 = ((tmp_18_fu_2719_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_19_fu_2843_p2 = ((tmp_19_fu_2835_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_1_fu_735_p2 = ((tmp_3_fu_727_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_2_fu_856_p2 = ((tmp_5_fu_848_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_3_fu_977_p2 = ((tmp_7_fu_969_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_4_fu_1098_p2 = ((tmp_9_fu_1090_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_5_fu_1219_p2 = ((tmp_s_fu_1211_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_6_fu_1335_p2 = ((tmp_2_fu_1327_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_7_fu_1451_p2 = ((tmp_4_fu_1443_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_8_fu_1567_p2 = ((tmp_6_fu_1559_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_9_fu_1683_p2 = ((tmp_8_fu_1675_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln332_fu_614_p2 = ((tmp_1_fu_606_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_10_fu_1867_p2 = ((tmp_93_fu_1857_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_11_fu_1983_p2 = ((tmp_96_fu_1973_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_12_fu_2099_p2 = ((tmp_99_fu_2089_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_13_fu_2215_p2 = ((tmp_102_fu_2205_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_14_fu_2331_p2 = ((tmp_105_fu_2321_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_15_fu_2447_p2 = ((tmp_108_fu_2437_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_16_fu_2563_p2 = ((tmp_111_fu_2553_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_17_fu_2679_p2 = ((tmp_114_fu_2669_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_18_fu_2795_p2 = ((tmp_117_fu_2785_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_19_fu_2911_p2 = ((tmp_120_fu_2901_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_1_fu_803_p2 = ((tmp_33_fu_793_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_2_fu_924_p2 = ((tmp_41_fu_914_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_3_fu_1045_p2 = ((tmp_49_fu_1035_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_4_fu_1166_p2 = ((tmp_57_fu_1156_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_5_fu_1287_p2 = ((tmp_64_fu_1277_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_6_fu_1403_p2 = ((tmp_81_fu_1393_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_7_fu_1519_p2 = ((tmp_84_fu_1509_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_8_fu_1635_p2 = ((tmp_87_fu_1625_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_9_fu_1751_p2 = ((tmp_90_fu_1741_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_682_p2 = ((tmp_25_fu_672_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln343_fu_3546_p2 = ((tmp_20_fu_3538_p3 == 10'd0) ? 1'b1 : 1'b0);

assign index_10_fu_1023_p3 = ((tmp_47_fu_1015_p3[0:0] == 1'b1) ? 15'd0 : index_9_fu_1005_p2);

assign index_11_fu_1051_p3 = ((icmp_ln336_3_fu_1045_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_3_fu_1031_p1);

assign index_12_fu_1126_p2 = (data_round_4_fu_1118_p3 + 15'd1024);

assign index_13_fu_1144_p3 = ((tmp_55_fu_1136_p3[0:0] == 1'b1) ? 15'd0 : index_12_fu_1126_p2);

assign index_14_fu_1172_p3 = ((icmp_ln336_4_fu_1166_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_4_fu_1152_p1);

assign index_15_fu_1247_p2 = (data_round_5_fu_1239_p3 + 15'd1024);

assign index_16_fu_1265_p3 = ((tmp_63_fu_1257_p3[0:0] == 1'b1) ? 15'd0 : index_15_fu_1247_p2);

assign index_17_fu_1293_p3 = ((icmp_ln336_5_fu_1287_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_5_fu_1273_p1);

assign index_18_fu_1363_p2 = (data_round_6_fu_1355_p3 + 15'd1024);

assign index_19_fu_1381_p3 = ((tmp_67_fu_1373_p3[0:0] == 1'b1) ? 15'd0 : index_18_fu_1363_p2);

assign index_1_fu_660_p3 = ((tmp_23_fu_652_p3[0:0] == 1'b1) ? 15'd0 : index_fu_642_p2);

assign index_20_fu_1409_p3 = ((icmp_ln336_6_fu_1403_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_6_fu_1389_p1);

assign index_21_fu_1479_p2 = (data_round_7_fu_1471_p3 + 15'd1024);

assign index_22_fu_1497_p3 = ((tmp_83_fu_1489_p3[0:0] == 1'b1) ? 15'd0 : index_21_fu_1479_p2);

assign index_23_fu_1525_p3 = ((icmp_ln336_7_fu_1519_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_7_fu_1505_p1);

assign index_24_fu_1595_p2 = (data_round_8_fu_1587_p3 + 15'd1024);

assign index_25_fu_1613_p3 = ((tmp_86_fu_1605_p3[0:0] == 1'b1) ? 15'd0 : index_24_fu_1595_p2);

assign index_26_fu_1641_p3 = ((icmp_ln336_8_fu_1635_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_8_fu_1621_p1);

assign index_27_fu_1711_p2 = (data_round_9_fu_1703_p3 + 15'd1024);

assign index_28_fu_1729_p3 = ((tmp_89_fu_1721_p3[0:0] == 1'b1) ? 15'd0 : index_27_fu_1711_p2);

assign index_29_fu_1757_p3 = ((icmp_ln336_9_fu_1751_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_9_fu_1737_p1);

assign index_2_fu_688_p3 = ((icmp_ln336_fu_682_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_fu_668_p1);

assign index_30_fu_1827_p2 = (data_round_10_fu_1819_p3 + 15'd1024);

assign index_31_fu_1845_p3 = ((tmp_92_fu_1837_p3[0:0] == 1'b1) ? 15'd0 : index_30_fu_1827_p2);

assign index_32_fu_1873_p3 = ((icmp_ln336_10_fu_1867_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_10_fu_1853_p1);

assign index_33_fu_1943_p2 = (data_round_11_fu_1935_p3 + 15'd1024);

assign index_34_fu_1961_p3 = ((tmp_95_fu_1953_p3[0:0] == 1'b1) ? 15'd0 : index_33_fu_1943_p2);

assign index_35_fu_1989_p3 = ((icmp_ln336_11_fu_1983_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_11_fu_1969_p1);

assign index_36_fu_2059_p2 = (data_round_12_fu_2051_p3 + 15'd1024);

assign index_37_fu_2077_p3 = ((tmp_98_fu_2069_p3[0:0] == 1'b1) ? 15'd0 : index_36_fu_2059_p2);

assign index_38_fu_2105_p3 = ((icmp_ln336_12_fu_2099_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_12_fu_2085_p1);

assign index_39_fu_2175_p2 = (data_round_13_fu_2167_p3 + 15'd1024);

assign index_3_fu_763_p2 = (data_round_1_fu_755_p3 + 15'd1024);

assign index_40_fu_2193_p3 = ((tmp_101_fu_2185_p3[0:0] == 1'b1) ? 15'd0 : index_39_fu_2175_p2);

assign index_41_fu_2221_p3 = ((icmp_ln336_13_fu_2215_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_13_fu_2201_p1);

assign index_42_fu_2291_p2 = (data_round_14_fu_2283_p3 + 15'd1024);

assign index_43_fu_2309_p3 = ((tmp_104_fu_2301_p3[0:0] == 1'b1) ? 15'd0 : index_42_fu_2291_p2);

assign index_44_fu_2337_p3 = ((icmp_ln336_14_fu_2331_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_14_fu_2317_p1);

assign index_45_fu_2407_p2 = (data_round_15_fu_2399_p3 + 15'd1024);

assign index_46_fu_2425_p3 = ((tmp_107_fu_2417_p3[0:0] == 1'b1) ? 15'd0 : index_45_fu_2407_p2);

assign index_47_fu_2453_p3 = ((icmp_ln336_15_fu_2447_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_15_fu_2433_p1);

assign index_48_fu_2523_p2 = (data_round_16_fu_2515_p3 + 15'd1024);

assign index_49_fu_2541_p3 = ((tmp_110_fu_2533_p3[0:0] == 1'b1) ? 15'd0 : index_48_fu_2523_p2);

assign index_4_fu_781_p3 = ((tmp_31_fu_773_p3[0:0] == 1'b1) ? 15'd0 : index_3_fu_763_p2);

assign index_50_fu_2569_p3 = ((icmp_ln336_16_fu_2563_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_16_fu_2549_p1);

assign index_51_fu_2639_p2 = (data_round_17_fu_2631_p3 + 15'd1024);

assign index_52_fu_2657_p3 = ((tmp_113_fu_2649_p3[0:0] == 1'b1) ? 15'd0 : index_51_fu_2639_p2);

assign index_53_fu_2685_p3 = ((icmp_ln336_17_fu_2679_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_17_fu_2665_p1);

assign index_54_fu_2755_p2 = (data_round_18_fu_2747_p3 + 15'd1024);

assign index_55_fu_2773_p3 = ((tmp_116_fu_2765_p3[0:0] == 1'b1) ? 15'd0 : index_54_fu_2755_p2);

assign index_56_fu_2801_p3 = ((icmp_ln336_18_fu_2795_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_18_fu_2781_p1);

assign index_57_fu_2871_p2 = (data_round_19_fu_2863_p3 + 15'd1024);

assign index_58_fu_2889_p3 = ((tmp_119_fu_2881_p3[0:0] == 1'b1) ? 15'd0 : index_57_fu_2871_p2);

assign index_59_fu_2917_p3 = ((icmp_ln336_19_fu_2911_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_19_fu_2897_p1);

assign index_5_fu_809_p3 = ((icmp_ln336_1_fu_803_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_1_fu_789_p1);

assign index_6_fu_884_p2 = (data_round_2_fu_876_p3 + 15'd1024);

assign index_7_fu_902_p3 = ((tmp_39_fu_894_p3[0:0] == 1'b1) ? 15'd0 : index_6_fu_884_p2);

assign index_8_fu_930_p3 = ((icmp_ln336_2_fu_924_p2[0:0] == 1'b1) ? 11'd2047 : trunc_ln323_2_fu_910_p1);

assign index_9_fu_1005_p2 = (data_round_3_fu_997_p3 + 15'd1024);

assign index_fu_642_p2 = (data_round_fu_634_p3 + 15'd1024);

assign invert_table_address0 = zext_ln349_fu_3594_p1;

assign mul_ln352_10_fu_540_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_11_fu_544_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_12_fu_548_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_13_fu_552_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_14_fu_556_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_15_fu_560_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_16_fu_564_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_17_fu_568_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_18_fu_572_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_19_fu_576_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_1_fu_504_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_2_fu_508_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_3_fu_512_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_4_fu_516_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_5_fu_520_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_6_fu_524_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_7_fu_528_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_8_fu_532_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_9_fu_536_p1 = zext_ln352_fu_3599_p1;

assign mul_ln352_fu_500_p1 = zext_ln352_fu_3599_p1;

assign select_ln332_10_fu_1811_p3 = ((icmp_ln332_10_fu_1799_p2[0:0] == 1'b1) ? sext_ln332_10_fu_1775_p1 : add_ln332_10_fu_1805_p2);

assign select_ln332_11_fu_1927_p3 = ((icmp_ln332_11_fu_1915_p2[0:0] == 1'b1) ? sext_ln332_11_fu_1891_p1 : add_ln332_11_fu_1921_p2);

assign select_ln332_12_fu_2043_p3 = ((icmp_ln332_12_fu_2031_p2[0:0] == 1'b1) ? sext_ln332_12_fu_2007_p1 : add_ln332_12_fu_2037_p2);

assign select_ln332_13_fu_2159_p3 = ((icmp_ln332_13_fu_2147_p2[0:0] == 1'b1) ? sext_ln332_13_fu_2123_p1 : add_ln332_13_fu_2153_p2);

assign select_ln332_14_fu_2275_p3 = ((icmp_ln332_14_fu_2263_p2[0:0] == 1'b1) ? sext_ln332_14_fu_2239_p1 : add_ln332_14_fu_2269_p2);

assign select_ln332_15_fu_2391_p3 = ((icmp_ln332_15_fu_2379_p2[0:0] == 1'b1) ? sext_ln332_15_fu_2355_p1 : add_ln332_15_fu_2385_p2);

assign select_ln332_16_fu_2507_p3 = ((icmp_ln332_16_fu_2495_p2[0:0] == 1'b1) ? sext_ln332_16_fu_2471_p1 : add_ln332_16_fu_2501_p2);

assign select_ln332_17_fu_2623_p3 = ((icmp_ln332_17_fu_2611_p2[0:0] == 1'b1) ? sext_ln332_17_fu_2587_p1 : add_ln332_17_fu_2617_p2);

assign select_ln332_18_fu_2739_p3 = ((icmp_ln332_18_fu_2727_p2[0:0] == 1'b1) ? sext_ln332_18_fu_2703_p1 : add_ln332_18_fu_2733_p2);

assign select_ln332_19_fu_2855_p3 = ((icmp_ln332_19_fu_2843_p2[0:0] == 1'b1) ? sext_ln332_19_fu_2819_p1 : add_ln332_19_fu_2849_p2);

assign select_ln332_1_fu_747_p3 = ((icmp_ln332_1_fu_735_p2[0:0] == 1'b1) ? sext_ln332_1_fu_711_p1 : add_ln332_1_fu_741_p2);

assign select_ln332_2_fu_868_p3 = ((icmp_ln332_2_fu_856_p2[0:0] == 1'b1) ? sext_ln332_2_fu_832_p1 : add_ln332_2_fu_862_p2);

assign select_ln332_3_fu_989_p3 = ((icmp_ln332_3_fu_977_p2[0:0] == 1'b1) ? sext_ln332_3_fu_953_p1 : add_ln332_3_fu_983_p2);

assign select_ln332_4_fu_1110_p3 = ((icmp_ln332_4_fu_1098_p2[0:0] == 1'b1) ? sext_ln332_4_fu_1074_p1 : add_ln332_4_fu_1104_p2);

assign select_ln332_5_fu_1231_p3 = ((icmp_ln332_5_fu_1219_p2[0:0] == 1'b1) ? sext_ln332_5_fu_1195_p1 : add_ln332_5_fu_1225_p2);

assign select_ln332_6_fu_1347_p3 = ((icmp_ln332_6_fu_1335_p2[0:0] == 1'b1) ? sext_ln332_6_fu_1311_p1 : add_ln332_6_fu_1341_p2);

assign select_ln332_7_fu_1463_p3 = ((icmp_ln332_7_fu_1451_p2[0:0] == 1'b1) ? sext_ln332_7_fu_1427_p1 : add_ln332_7_fu_1457_p2);

assign select_ln332_8_fu_1579_p3 = ((icmp_ln332_8_fu_1567_p2[0:0] == 1'b1) ? sext_ln332_8_fu_1543_p1 : add_ln332_8_fu_1573_p2);

assign select_ln332_9_fu_1695_p3 = ((icmp_ln332_9_fu_1683_p2[0:0] == 1'b1) ? sext_ln332_9_fu_1659_p1 : add_ln332_9_fu_1689_p2);

assign select_ln332_fu_626_p3 = ((icmp_ln332_fu_614_p2[0:0] == 1'b1) ? sext_ln332_fu_590_p1 : add_ln332_fu_620_p2);

assign select_ln343_fu_3558_p3 = ((icmp_ln343_fu_3546_p2[0:0] == 1'b1) ? sext_ln343_fu_3516_p1 : add_ln343_fu_3552_p2);

assign sext_ln323_10_fu_1833_p1 = index_30_fu_1827_p2;

assign sext_ln323_11_fu_1949_p1 = index_33_fu_1943_p2;

assign sext_ln323_12_fu_2065_p1 = index_36_fu_2059_p2;

assign sext_ln323_13_fu_2181_p1 = index_39_fu_2175_p2;

assign sext_ln323_14_fu_2297_p1 = index_42_fu_2291_p2;

assign sext_ln323_15_fu_2413_p1 = index_45_fu_2407_p2;

assign sext_ln323_16_fu_2529_p1 = index_48_fu_2523_p2;

assign sext_ln323_17_fu_2645_p1 = index_51_fu_2639_p2;

assign sext_ln323_18_fu_2761_p1 = index_54_fu_2755_p2;

assign sext_ln323_19_fu_2877_p1 = index_57_fu_2871_p2;

assign sext_ln323_1_fu_769_p1 = index_3_fu_763_p2;

assign sext_ln323_2_fu_890_p1 = index_6_fu_884_p2;

assign sext_ln323_3_fu_1011_p1 = index_9_fu_1005_p2;

assign sext_ln323_4_fu_1132_p1 = index_12_fu_1126_p2;

assign sext_ln323_5_fu_1253_p1 = index_15_fu_1247_p2;

assign sext_ln323_6_fu_1369_p1 = index_18_fu_1363_p2;

assign sext_ln323_7_fu_1485_p1 = index_21_fu_1479_p2;

assign sext_ln323_8_fu_1601_p1 = index_24_fu_1595_p2;

assign sext_ln323_9_fu_1717_p1 = index_27_fu_1711_p2;

assign sext_ln323_fu_648_p1 = index_fu_642_p2;

assign sext_ln332_10_fu_1775_p1 = $signed(tmp_40_fu_1765_p4);

assign sext_ln332_11_fu_1891_p1 = $signed(tmp_42_fu_1881_p4);

assign sext_ln332_12_fu_2007_p1 = $signed(tmp_44_fu_1997_p4);

assign sext_ln332_13_fu_2123_p1 = $signed(tmp_46_fu_2113_p4);

assign sext_ln332_14_fu_2239_p1 = $signed(tmp_48_fu_2229_p4);

assign sext_ln332_15_fu_2355_p1 = $signed(tmp_50_fu_2345_p4);

assign sext_ln332_16_fu_2471_p1 = $signed(tmp_52_fu_2461_p4);

assign sext_ln332_17_fu_2587_p1 = $signed(tmp_54_fu_2577_p4);

assign sext_ln332_18_fu_2703_p1 = $signed(tmp_56_fu_2693_p4);

assign sext_ln332_19_fu_2819_p1 = $signed(tmp_58_fu_2809_p4);

assign sext_ln332_1_fu_711_p1 = $signed(tmp_22_fu_701_p4);

assign sext_ln332_2_fu_832_p1 = $signed(tmp_24_fu_822_p4);

assign sext_ln332_3_fu_953_p1 = $signed(tmp_26_fu_943_p4);

assign sext_ln332_4_fu_1074_p1 = $signed(tmp_28_fu_1064_p4);

assign sext_ln332_5_fu_1195_p1 = $signed(tmp_30_fu_1185_p4);

assign sext_ln332_6_fu_1311_p1 = $signed(tmp_32_fu_1301_p4);

assign sext_ln332_7_fu_1427_p1 = $signed(tmp_34_fu_1417_p4);

assign sext_ln332_8_fu_1543_p1 = $signed(tmp_36_fu_1533_p4);

assign sext_ln332_9_fu_1659_p1 = $signed(tmp_38_fu_1649_p4);

assign sext_ln332_fu_590_p1 = $signed(tmp_21_fu_580_p4);

assign sext_ln343_fu_3516_p1 = $signed(tmp_60_fu_3506_p4);

assign tmp_100_fu_2127_p3 = data_13_val[32'd26];

assign tmp_101_fu_2185_p3 = sext_ln323_13_fu_2181_p1[32'd20];

assign tmp_102_fu_2205_p4 = {{index_40_fu_2193_p3[14:11]}};

assign tmp_103_fu_2243_p3 = data_14_val[32'd26];

assign tmp_104_fu_2301_p3 = sext_ln323_14_fu_2297_p1[32'd20];

assign tmp_105_fu_2321_p4 = {{index_43_fu_2309_p3[14:11]}};

assign tmp_106_fu_2359_p3 = data_15_val[32'd26];

assign tmp_107_fu_2417_p3 = sext_ln323_15_fu_2413_p1[32'd20];

assign tmp_108_fu_2437_p4 = {{index_46_fu_2425_p3[14:11]}};

assign tmp_109_fu_2475_p3 = data_16_val[32'd26];

assign tmp_10_fu_1791_p3 = {{trunc_ln332_10_fu_1787_p1}, {7'd0}};

assign tmp_110_fu_2533_p3 = sext_ln323_16_fu_2529_p1[32'd20];

assign tmp_111_fu_2553_p4 = {{index_49_fu_2541_p3[14:11]}};

assign tmp_112_fu_2591_p3 = data_17_val[32'd26];

assign tmp_113_fu_2649_p3 = sext_ln323_17_fu_2645_p1[32'd20];

assign tmp_114_fu_2669_p4 = {{index_52_fu_2657_p3[14:11]}};

assign tmp_115_fu_2707_p3 = data_18_val[32'd26];

assign tmp_116_fu_2765_p3 = sext_ln323_18_fu_2761_p1[32'd20];

assign tmp_117_fu_2785_p4 = {{index_55_fu_2773_p3[14:11]}};

assign tmp_118_fu_2823_p3 = data_19_val[32'd26];

assign tmp_119_fu_2881_p3 = sext_ln323_19_fu_2877_p1[32'd20];

assign tmp_11_fu_1907_p3 = {{trunc_ln332_11_fu_1903_p1}, {7'd0}};

assign tmp_120_fu_2901_p4 = {{index_58_fu_2889_p3[14:11]}};

assign tmp_121_fu_3520_p3 = add_ln338_18_fu_3501_p2[32'd21];

assign tmp_122_fu_3578_p3 = exp_res_index_fu_3566_p3[32'd10];

assign tmp_12_fu_2023_p3 = {{trunc_ln332_12_fu_2019_p1}, {7'd0}};

assign tmp_13_fu_2139_p3 = {{trunc_ln332_13_fu_2135_p1}, {7'd0}};

assign tmp_14_fu_2255_p3 = {{trunc_ln332_14_fu_2251_p1}, {7'd0}};

assign tmp_15_fu_2371_p3 = {{trunc_ln332_15_fu_2367_p1}, {7'd0}};

assign tmp_16_fu_2487_p3 = {{trunc_ln332_16_fu_2483_p1}, {7'd0}};

assign tmp_17_fu_2603_p3 = {{trunc_ln332_17_fu_2599_p1}, {7'd0}};

assign tmp_18_fu_2719_p3 = {{trunc_ln332_18_fu_2715_p1}, {7'd0}};

assign tmp_19_fu_2835_p3 = {{trunc_ln332_19_fu_2831_p1}, {7'd0}};

assign tmp_1_fu_606_p3 = {{trunc_ln332_fu_602_p1}, {7'd0}};

assign tmp_20_fu_3538_p3 = {{tmp_61_fu_3528_p4}, {4'd0}};

assign tmp_21_fu_580_p4 = {{data_0_val[26:13]}};

assign tmp_22_fu_701_p4 = {{data_1_val[26:13]}};

assign tmp_23_fu_652_p3 = sext_ln323_fu_648_p1[32'd20];

assign tmp_24_fu_822_p4 = {{data_2_val[26:13]}};

assign tmp_25_fu_672_p4 = {{index_1_fu_660_p3[14:11]}};

assign tmp_26_fu_943_p4 = {{data_3_val[26:13]}};

assign tmp_27_fu_2925_p1 = exp_table_q19;

assign tmp_27_fu_2925_p4 = {{tmp_27_fu_2925_p1[21:6]}};

assign tmp_28_fu_1064_p4 = {{data_4_val[26:13]}};

assign tmp_29_fu_715_p3 = data_1_val[32'd26];

assign tmp_2_fu_1327_p3 = {{trunc_ln332_6_fu_1323_p1}, {7'd0}};

assign tmp_30_fu_1185_p4 = {{data_5_val[26:13]}};

assign tmp_31_fu_773_p3 = sext_ln323_1_fu_769_p1[32'd20];

assign tmp_32_fu_1301_p4 = {{data_6_val[26:13]}};

assign tmp_33_fu_793_p4 = {{index_4_fu_781_p3[14:11]}};

assign tmp_34_fu_1417_p4 = {{data_7_val[26:13]}};

assign tmp_35_fu_2953_p4 = {{add_ln338_fu_2947_p2[21:6]}};

assign tmp_36_fu_1533_p4 = {{data_8_val[26:13]}};

assign tmp_37_fu_836_p3 = data_2_val[32'd26];

assign tmp_38_fu_1649_p4 = {{data_9_val[26:13]}};

assign tmp_39_fu_894_p3 = sext_ln323_2_fu_890_p1[32'd20];

assign tmp_3_fu_727_p3 = {{trunc_ln332_1_fu_723_p1}, {7'd0}};

assign tmp_40_fu_1765_p4 = {{data_10_val[26:13]}};

assign tmp_41_fu_914_p4 = {{index_7_fu_902_p3[14:11]}};

assign tmp_42_fu_1881_p4 = {{data_11_val[26:13]}};

assign tmp_43_fu_2981_p4 = {{add_ln338_1_fu_2975_p2[21:6]}};

assign tmp_44_fu_1997_p4 = {{data_12_val[26:13]}};

assign tmp_45_fu_957_p3 = data_3_val[32'd26];

assign tmp_46_fu_2113_p4 = {{data_13_val[26:13]}};

assign tmp_47_fu_1015_p3 = sext_ln323_3_fu_1011_p1[32'd20];

assign tmp_48_fu_2229_p4 = {{data_14_val[26:13]}};

assign tmp_49_fu_1035_p4 = {{index_10_fu_1023_p3[14:11]}};

assign tmp_4_fu_1443_p3 = {{trunc_ln332_7_fu_1439_p1}, {7'd0}};

assign tmp_50_fu_2345_p4 = {{data_15_val[26:13]}};

assign tmp_52_fu_2461_p4 = {{data_16_val[26:13]}};

assign tmp_53_fu_1078_p3 = data_4_val[32'd26];

assign tmp_54_fu_2577_p4 = {{data_17_val[26:13]}};

assign tmp_55_fu_1136_p3 = sext_ln323_4_fu_1132_p1[32'd20];

assign tmp_56_fu_2693_p4 = {{data_18_val[26:13]}};

assign tmp_57_fu_1156_p4 = {{index_13_fu_1144_p3[14:11]}};

assign tmp_58_fu_2809_p4 = {{data_19_val[26:13]}};

assign tmp_59_fu_3055_p4 = {{add_ln338_3_fu_3050_p2[21:6]}};

assign tmp_5_fu_848_p3 = {{trunc_ln332_2_fu_844_p1}, {7'd0}};

assign tmp_60_fu_3506_p4 = {{add_ln338_18_fu_3501_p2[21:12]}};

assign tmp_61_fu_3528_p4 = {{add_ln338_18_fu_3501_p2[11:6]}};

assign tmp_62_fu_1199_p3 = data_5_val[32'd26];

assign tmp_63_fu_1257_p3 = sext_ln323_5_fu_1253_p1[32'd20];

assign tmp_64_fu_1277_p4 = {{index_16_fu_1265_p3[14:11]}};

assign tmp_65_fu_3083_p4 = {{add_ln338_4_fu_3077_p2[21:6]}};

assign tmp_66_fu_1315_p3 = data_6_val[32'd26];

assign tmp_67_fu_1373_p3 = sext_ln323_6_fu_1369_p1[32'd20];

assign tmp_68_fu_3111_p4 = {{add_ln338_5_fu_3105_p2[21:6]}};

assign tmp_6_fu_1559_p3 = {{trunc_ln332_8_fu_1555_p1}, {7'd0}};

assign tmp_70_fu_3189_p4 = {{add_ln338_7_fu_3184_p2[21:6]}};

assign tmp_71_fu_3212_p4 = {{add_ln338_8_fu_3207_p2[21:6]}};

assign tmp_72_fu_3240_p4 = {{add_ln338_9_fu_3234_p2[21:6]}};

assign tmp_73_fu_3268_p4 = {{add_ln338_10_fu_3262_p2[21:6]}};

assign tmp_75_fu_3346_p4 = {{add_ln338_12_fu_3341_p2[21:6]}};

assign tmp_76_fu_3369_p4 = {{add_ln338_13_fu_3364_p2[21:6]}};

assign tmp_77_fu_3397_p4 = {{add_ln338_14_fu_3391_p2[21:6]}};

assign tmp_78_fu_3425_p4 = {{add_ln338_15_fu_3419_p2[21:6]}};

assign tmp_7_fu_969_p3 = {{trunc_ln332_3_fu_965_p1}, {7'd0}};

assign tmp_80_fu_3483_p4 = {{add_ln338_17_fu_3478_p2[21:6]}};

assign tmp_81_fu_1393_p4 = {{index_19_fu_1381_p3[14:11]}};

assign tmp_82_fu_1431_p3 = data_7_val[32'd26];

assign tmp_83_fu_1489_p3 = sext_ln323_7_fu_1485_p1[32'd20];

assign tmp_84_fu_1509_p4 = {{index_22_fu_1497_p3[14:11]}};

assign tmp_85_fu_1547_p3 = data_8_val[32'd26];

assign tmp_86_fu_1605_p3 = sext_ln323_8_fu_1601_p1[32'd20];

assign tmp_87_fu_1625_p4 = {{index_25_fu_1613_p3[14:11]}};

assign tmp_88_fu_1663_p3 = data_9_val[32'd26];

assign tmp_89_fu_1721_p3 = sext_ln323_9_fu_1717_p1[32'd20];

assign tmp_8_fu_1675_p3 = {{trunc_ln332_9_fu_1671_p1}, {7'd0}};

assign tmp_90_fu_1741_p4 = {{index_28_fu_1729_p3[14:11]}};

assign tmp_91_fu_1779_p3 = data_10_val[32'd26];

assign tmp_92_fu_1837_p3 = sext_ln323_10_fu_1833_p1[32'd20];

assign tmp_93_fu_1857_p4 = {{index_31_fu_1845_p3[14:11]}};

assign tmp_94_fu_1895_p3 = data_11_val[32'd26];

assign tmp_95_fu_1953_p3 = sext_ln323_11_fu_1949_p1[32'd20];

assign tmp_96_fu_1973_p4 = {{index_34_fu_1961_p3[14:11]}};

assign tmp_97_fu_2011_p3 = data_12_val[32'd26];

assign tmp_98_fu_2069_p3 = sext_ln323_12_fu_2065_p1[32'd20];

assign tmp_99_fu_2089_p4 = {{index_37_fu_2077_p3[14:11]}};

assign tmp_9_fu_1090_p3 = {{trunc_ln332_4_fu_1086_p1}, {7'd0}};

assign tmp_fu_594_p3 = data_0_val[32'd26];

assign tmp_s_fu_1211_p3 = {{trunc_ln332_5_fu_1207_p1}, {7'd0}};

assign trunc_ln323_10_fu_1853_p1 = index_31_fu_1845_p3[10:0];

assign trunc_ln323_11_fu_1969_p1 = index_34_fu_1961_p3[10:0];

assign trunc_ln323_12_fu_2085_p1 = index_37_fu_2077_p3[10:0];

assign trunc_ln323_13_fu_2201_p1 = index_40_fu_2193_p3[10:0];

assign trunc_ln323_14_fu_2317_p1 = index_43_fu_2309_p3[10:0];

assign trunc_ln323_15_fu_2433_p1 = index_46_fu_2425_p3[10:0];

assign trunc_ln323_16_fu_2549_p1 = index_49_fu_2541_p3[10:0];

assign trunc_ln323_17_fu_2665_p1 = index_52_fu_2657_p3[10:0];

assign trunc_ln323_18_fu_2781_p1 = index_55_fu_2773_p3[10:0];

assign trunc_ln323_19_fu_2897_p1 = index_58_fu_2889_p3[10:0];

assign trunc_ln323_1_fu_789_p1 = index_4_fu_781_p3[10:0];

assign trunc_ln323_2_fu_910_p1 = index_7_fu_902_p3[10:0];

assign trunc_ln323_3_fu_1031_p1 = index_10_fu_1023_p3[10:0];

assign trunc_ln323_4_fu_1152_p1 = index_13_fu_1144_p3[10:0];

assign trunc_ln323_5_fu_1273_p1 = index_16_fu_1265_p3[10:0];

assign trunc_ln323_6_fu_1389_p1 = index_19_fu_1381_p3[10:0];

assign trunc_ln323_7_fu_1505_p1 = index_22_fu_1497_p3[10:0];

assign trunc_ln323_8_fu_1621_p1 = index_25_fu_1613_p3[10:0];

assign trunc_ln323_9_fu_1737_p1 = index_28_fu_1729_p3[10:0];

assign trunc_ln323_fu_668_p1 = index_1_fu_660_p3[10:0];

assign trunc_ln332_10_fu_1787_p1 = data_10_val[12:0];

assign trunc_ln332_11_fu_1903_p1 = data_11_val[12:0];

assign trunc_ln332_12_fu_2019_p1 = data_12_val[12:0];

assign trunc_ln332_13_fu_2135_p1 = data_13_val[12:0];

assign trunc_ln332_14_fu_2251_p1 = data_14_val[12:0];

assign trunc_ln332_15_fu_2367_p1 = data_15_val[12:0];

assign trunc_ln332_16_fu_2483_p1 = data_16_val[12:0];

assign trunc_ln332_17_fu_2599_p1 = data_17_val[12:0];

assign trunc_ln332_18_fu_2715_p1 = data_18_val[12:0];

assign trunc_ln332_19_fu_2831_p1 = data_19_val[12:0];

assign trunc_ln332_1_fu_723_p1 = data_1_val[12:0];

assign trunc_ln332_2_fu_844_p1 = data_2_val[12:0];

assign trunc_ln332_3_fu_965_p1 = data_3_val[12:0];

assign trunc_ln332_4_fu_1086_p1 = data_4_val[12:0];

assign trunc_ln332_5_fu_1207_p1 = data_5_val[12:0];

assign trunc_ln332_6_fu_1323_p1 = data_6_val[12:0];

assign trunc_ln332_7_fu_1439_p1 = data_7_val[12:0];

assign trunc_ln332_8_fu_1555_p1 = data_8_val[12:0];

assign trunc_ln332_9_fu_1671_p1 = data_9_val[12:0];

assign trunc_ln332_fu_602_p1 = data_0_val[12:0];

assign trunc_ln338_10_fu_3258_p0 = exp_table_q8;

assign trunc_ln338_10_fu_3258_p1 = trunc_ln338_10_fu_3258_p0[21:0];

assign trunc_ln338_11_fu_3286_p0 = exp_table_q7;

assign trunc_ln338_11_fu_3286_p1 = trunc_ln338_11_fu_3286_p0[21:0];

assign trunc_ln338_12_fu_3306_p0 = exp_table_q6;

assign trunc_ln338_12_fu_3306_p1 = trunc_ln338_12_fu_3306_p0[21:0];

assign trunc_ln338_13_fu_3310_p0 = exp_table_q5;

assign trunc_ln338_13_fu_3310_p1 = trunc_ln338_13_fu_3310_p0[21:0];

assign trunc_ln338_14_fu_3387_p0 = exp_table_q4;

assign trunc_ln338_14_fu_3387_p1 = trunc_ln338_14_fu_3387_p0[21:0];

assign trunc_ln338_15_fu_3415_p0 = exp_table_q3;

assign trunc_ln338_15_fu_3415_p1 = trunc_ln338_15_fu_3415_p0[21:0];

assign trunc_ln338_16_fu_3443_p0 = exp_table_q2;

assign trunc_ln338_16_fu_3443_p1 = trunc_ln338_16_fu_3443_p0[21:0];

assign trunc_ln338_17_fu_3463_p0 = exp_table_q1;

assign trunc_ln338_17_fu_3463_p1 = trunc_ln338_17_fu_3463_p0[21:0];

assign trunc_ln338_18_fu_3467_p0 = exp_table_q0;

assign trunc_ln338_18_fu_3467_p1 = trunc_ln338_18_fu_3467_p0[21:0];

assign trunc_ln338_1_fu_2971_p0 = exp_table_q17;

assign trunc_ln338_1_fu_2971_p1 = trunc_ln338_1_fu_2971_p0[21:0];

assign trunc_ln338_2_fu_2999_p0 = exp_table_q16;

assign trunc_ln338_2_fu_2999_p1 = trunc_ln338_2_fu_2999_p0[21:0];

assign trunc_ln338_3_fu_3019_p0 = exp_table_q15;

assign trunc_ln338_3_fu_3019_p1 = trunc_ln338_3_fu_3019_p0[21:0];

assign trunc_ln338_4_fu_3073_p0 = exp_table_q14;

assign trunc_ln338_4_fu_3073_p1 = trunc_ln338_4_fu_3073_p0[21:0];

assign trunc_ln338_5_fu_3101_p0 = exp_table_q13;

assign trunc_ln338_5_fu_3101_p1 = trunc_ln338_5_fu_3101_p0[21:0];

assign trunc_ln338_6_fu_3129_p0 = exp_table_q12;

assign trunc_ln338_6_fu_3129_p1 = trunc_ln338_6_fu_3129_p0[21:0];

assign trunc_ln338_7_fu_3149_p0 = exp_table_q11;

assign trunc_ln338_7_fu_3149_p1 = trunc_ln338_7_fu_3149_p0[21:0];

assign trunc_ln338_8_fu_3153_p0 = exp_table_q10;

assign trunc_ln338_8_fu_3153_p1 = trunc_ln338_8_fu_3153_p0[21:0];

assign trunc_ln338_9_fu_3230_p0 = exp_table_q9;

assign trunc_ln338_9_fu_3230_p1 = trunc_ln338_9_fu_3230_p0[21:0];

assign trunc_ln338_fu_2943_p0 = exp_table_q18;

assign trunc_ln338_fu_2943_p1 = trunc_ln338_fu_2943_p0[21:0];

assign trunc_ln343_fu_3574_p1 = exp_res_index_fu_3566_p3[9:0];

assign zext_ln338_10_fu_3157_p1 = index_32_reg_4073_pp0_iter1_reg;

assign zext_ln338_11_fu_3161_p1 = index_35_reg_4078_pp0_iter1_reg;

assign zext_ln338_12_fu_3165_p1 = index_38_reg_4083_pp0_iter1_reg;

assign zext_ln338_13_fu_3169_p1 = index_41_reg_4088_pp0_iter1_reg;

assign zext_ln338_14_fu_3173_p1 = index_44_reg_4093_pp0_iter1_reg;

assign zext_ln338_15_fu_3314_p1 = index_47_reg_4098_pp0_iter2_reg;

assign zext_ln338_16_fu_3318_p1 = index_50_reg_4103_pp0_iter2_reg;

assign zext_ln338_17_fu_3322_p1 = index_53_reg_4108_pp0_iter2_reg;

assign zext_ln338_18_fu_3326_p1 = index_56_reg_4113_pp0_iter2_reg;

assign zext_ln338_19_fu_3330_p1 = index_59_reg_4118_pp0_iter2_reg;

assign zext_ln338_1_fu_817_p1 = index_5_fu_809_p3;

assign zext_ln338_2_fu_938_p1 = index_8_fu_930_p3;

assign zext_ln338_3_fu_1059_p1 = index_11_fu_1051_p3;

assign zext_ln338_4_fu_1180_p1 = index_14_fu_1172_p3;

assign zext_ln338_5_fu_3023_p1 = index_17_reg_4048;

assign zext_ln338_6_fu_3027_p1 = index_20_reg_4053;

assign zext_ln338_7_fu_3031_p1 = index_23_reg_4058;

assign zext_ln338_8_fu_3035_p1 = index_26_reg_4063;

assign zext_ln338_9_fu_3039_p1 = index_29_reg_4068;

assign zext_ln338_fu_696_p1 = index_2_fu_688_p3;

assign zext_ln349_fu_3594_p1 = exp_res_index_1_fu_3586_p3;

assign zext_ln352_fu_3599_p1 = invert_table_q0;

endmodule //myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
