// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "04/20/2023 17:57:08"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA_Pic (
	clk,
	rst_n,
	vsync,
	hsync,
	vga_clk,
	vga_sync,
	vga_blank,
	vga_r,
	vga_b,
	vga_g);
input 	clk;
input 	rst_n;
output 	vsync;
output 	hsync;
output 	vga_clk;
output 	vga_sync;
output 	vga_blank;
output 	[7:0] vga_r;
output 	[7:0] vga_b;
output 	[7:0] vga_g;

// Design Ports Information
// vsync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_sync	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blank	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_Pic_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \rst_n~input_o ;
wire \vga_clk~1_combout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \vga_clk~3_combout ;
wire \vga_clk~reg0_emulated_q ;
wire \vga_clk~2_combout ;
wire \vga_clk~2clkctrl_outclk ;
wire \Add1~0_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \cnt_h_addr~2_combout ;
wire \Equal0~5_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \cnt_h_addr~1_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Equal0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Equal0~3_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Equal0~4_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \cnt_h_addr~0_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Equal0~6_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \cnt_v_addr~2_combout ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \end_v_addr~0_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \cnt_v_addr~0_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \LessThan1~0_combout ;
wire \end_v_addr~1_combout ;
wire \cnt_v_addr~3_combout ;
wire \end_v_addr~2_combout ;
wire \Add1~6_combout ;
wire \cnt_v_addr~1_combout ;
wire \vsync~0_combout ;
wire \vsync~1_combout ;
wire \vsync~reg0_q ;
wire \Equal2~0_combout ;
wire \Equal2~3_combout ;
wire \Equal2~2_combout ;
wire \Equal2~4_combout ;
wire \hsync~0_combout ;
wire \hsync~1_combout ;
wire \hsync~reg0_q ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~3_combout ;
wire \Equal2~1_combout ;
wire \vga_blank~0_combout ;
wire \LessThan5~0_combout ;
wire \LessThan5~1_combout ;
wire \always7~0_combout ;
wire \always7~1_combout ;
wire \always7~2_combout ;
wire \Add6~0_combout ;
wire \Add6~1 ;
wire \Add6~2_combout ;
wire \Add6~3 ;
wire \Add6~4_combout ;
wire \address[2]~4_combout ;
wire \Add6~5 ;
wire \Add6~6_combout ;
wire \address[3]~5_combout ;
wire \Add6~7 ;
wire \Add6~8_combout ;
wire \address[4]~6_combout ;
wire \Add6~9 ;
wire \Add6~10_combout ;
wire \address[5]~7_combout ;
wire \Add6~11 ;
wire \Add6~12_combout ;
wire \address[6]~8_combout ;
wire \Add6~13 ;
wire \Add6~14_combout ;
wire \address[7]~9_combout ;
wire \Equal6~1_combout ;
wire \v_addr[2]~12 ;
wire \v_addr[3]~14 ;
wire \v_addr[4]~16 ;
wire \v_addr[5]~19 ;
wire \v_addr[6]~21 ;
wire \v_addr[7]~23 ;
wire \v_addr[8]~24_combout ;
wire \v_addr~32_combout ;
wire \Add6~15 ;
wire \Add6~16_combout ;
wire \address[8]~10_combout ;
wire \Add6~17 ;
wire \Add6~18_combout ;
wire \address[9]~11_combout ;
wire \Add6~19 ;
wire \Add6~20_combout ;
wire \address[10]~12_combout ;
wire \Add6~21 ;
wire \Add6~22_combout ;
wire \address[11]~13_combout ;
wire \Equal6~0_combout ;
wire \v_addr[0]~17_combout ;
wire \v_addr[5]~18_combout ;
wire \v_addr[4]~15_combout ;
wire \v_addr[3]~13_combout ;
wire \v_addr[2]~11_combout ;
wire \v_addr~30_combout ;
wire \v_addr~31_combout ;
wire \flag_enable_out2~5_combout ;
wire \flag_enable_out2~6_combout ;
wire \v_addr[7]~22_combout ;
wire \v_addr[6]~20_combout ;
wire \flag_enable_out2~0_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Add2~4_combout ;
wire \Add2~2_combout ;
wire \Add2~0_combout ;
wire \h_addr[0]~12 ;
wire \h_addr[1]~14 ;
wire \h_addr[2]~16 ;
wire \h_addr[3]~18 ;
wire \h_addr[4]~20 ;
wire \h_addr[5]~21_combout ;
wire \h_addr[6]~27_combout ;
wire \h_addr[6]~28_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \h_addr[5]~22 ;
wire \h_addr[6]~23_combout ;
wire \Add2~9 ;
wire \Add2~11 ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \Add2~12_combout ;
wire \Add2~10_combout ;
wire \h_addr[6]~24 ;
wire \h_addr[7]~26 ;
wire \h_addr[8]~30 ;
wire \h_addr[9]~31_combout ;
wire \h_addr[8]~29_combout ;
wire \flag_enable_out2~2_combout ;
wire \h_addr[7]~25_combout ;
wire \flag_enable_out2~1_combout ;
wire \h_addr[4]~19_combout ;
wire \h_addr[0]~11_combout ;
wire \h_addr[3]~17_combout ;
wire \h_addr[2]~15_combout ;
wire \h_addr[1]~13_combout ;
wire \flag_enable_out2~3_combout ;
wire \flag_enable_out2~8_combout ;
wire \Add2~15 ;
wire \Add2~16_combout ;
wire \h_addr[9]~32 ;
wire \h_addr[10]~33_combout ;
wire \v_addr[8]~25 ;
wire \v_addr[9]~26_combout ;
wire \v_addr[9]~27 ;
wire \v_addr[10]~28_combout ;
wire \flag_enable_out2~4_combout ;
wire \flag_enable_out2~9_combout ;
wire \flag_enable_out2~7_combout ;
wire \address[0]~0_combout ;
wire \address[1]~3_combout ;
wire \Equal6~2_combout ;
wire \address[0]~1_combout ;
wire \address[0]~2_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_r~0_combout ;
wire \vga_r[0]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a17 ;
wire \vga_r~1_combout ;
wire \vga_r[1]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_r~2_combout ;
wire \vga_r[2]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a19 ;
wire \vga_r~3_combout ;
wire \vga_r[3]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \vga_r~4_combout ;
wire \vga_r[4]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a21 ;
wire \vga_r~5_combout ;
wire \vga_r[5]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_r~6_combout ;
wire \vga_r[6]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a23 ;
wire \vga_r~7_combout ;
wire \vga_r[7]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_b~0_combout ;
wire \vga_b[0]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a1 ;
wire \vga_b~1_combout ;
wire \vga_b[1]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_b~2_combout ;
wire \vga_b[2]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a3 ;
wire \vga_b~3_combout ;
wire \vga_b[3]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_b~4_combout ;
wire \vga_b[4]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a5 ;
wire \vga_b~5_combout ;
wire \vga_b[5]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga_b~6_combout ;
wire \vga_b[6]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a7 ;
wire \vga_b~7_combout ;
wire \vga_b[7]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_g~0_combout ;
wire \vga_g[0]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a9 ;
wire \vga_g~1_combout ;
wire \vga_g[1]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga_g~2_combout ;
wire \vga_g[2]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a11 ;
wire \vga_g~3_combout ;
wire \vga_g[3]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_g~4_combout ;
wire \vga_g[4]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a13 ;
wire \vga_g~5_combout ;
wire \vga_g[5]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_g~6_combout ;
wire \vga_g[6]~reg0_q ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a15 ;
wire \vga_g~7_combout ;
wire \vga_g[7]~reg0_q ;
wire [10:0] h_addr;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [10:0] v_addr;
wire [11:0] cnt_v_addr;
wire [11:0] cnt_h_addr;
wire [11:0] address;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|ram_block1a17  = \rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|ram_block1a19  = \rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|ram_block1a21  = \rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|ram_block1a23  = \rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|ram_block1a1  = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|ram_block1a3  = \rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|ram_block1a5  = \rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|ram_block1a7  = \rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|ram_block1a9  = \rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|ram_block1a11  = \rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|ram_block1a13  = \rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|ram_block1a15  = \rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \vsync~output (
	.i(!\vsync~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \hsync~output (
	.i(!\hsync~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \vga_clk~output (
	.i(\vga_clk~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \vga_sync~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_sync),
	.obar());
// synopsys translate_off
defparam \vga_sync~output .bus_hold = "false";
defparam \vga_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \vga_blank~output (
	.i(!\vga_blank~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blank),
	.obar());
// synopsys translate_off
defparam \vga_blank~output .bus_hold = "false";
defparam \vga_blank~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \vga_r[0]~output (
	.i(\vga_r[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[0]),
	.obar());
// synopsys translate_off
defparam \vga_r[0]~output .bus_hold = "false";
defparam \vga_r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \vga_r[1]~output (
	.i(\vga_r[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[1]),
	.obar());
// synopsys translate_off
defparam \vga_r[1]~output .bus_hold = "false";
defparam \vga_r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \vga_r[2]~output (
	.i(\vga_r[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[2]),
	.obar());
// synopsys translate_off
defparam \vga_r[2]~output .bus_hold = "false";
defparam \vga_r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \vga_r[3]~output (
	.i(\vga_r[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[3]),
	.obar());
// synopsys translate_off
defparam \vga_r[3]~output .bus_hold = "false";
defparam \vga_r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \vga_r[4]~output (
	.i(\vga_r[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[4]),
	.obar());
// synopsys translate_off
defparam \vga_r[4]~output .bus_hold = "false";
defparam \vga_r[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \vga_r[5]~output (
	.i(\vga_r[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[5]),
	.obar());
// synopsys translate_off
defparam \vga_r[5]~output .bus_hold = "false";
defparam \vga_r[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \vga_r[6]~output (
	.i(\vga_r[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[6]),
	.obar());
// synopsys translate_off
defparam \vga_r[6]~output .bus_hold = "false";
defparam \vga_r[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \vga_r[7]~output (
	.i(\vga_r[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[7]),
	.obar());
// synopsys translate_off
defparam \vga_r[7]~output .bus_hold = "false";
defparam \vga_r[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \vga_b[0]~output (
	.i(\vga_b[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[0]),
	.obar());
// synopsys translate_off
defparam \vga_b[0]~output .bus_hold = "false";
defparam \vga_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \vga_b[1]~output (
	.i(\vga_b[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[1]),
	.obar());
// synopsys translate_off
defparam \vga_b[1]~output .bus_hold = "false";
defparam \vga_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \vga_b[2]~output (
	.i(\vga_b[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[2]),
	.obar());
// synopsys translate_off
defparam \vga_b[2]~output .bus_hold = "false";
defparam \vga_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \vga_b[3]~output (
	.i(\vga_b[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[3]),
	.obar());
// synopsys translate_off
defparam \vga_b[3]~output .bus_hold = "false";
defparam \vga_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \vga_b[4]~output (
	.i(\vga_b[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[4]),
	.obar());
// synopsys translate_off
defparam \vga_b[4]~output .bus_hold = "false";
defparam \vga_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \vga_b[5]~output (
	.i(\vga_b[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[5]),
	.obar());
// synopsys translate_off
defparam \vga_b[5]~output .bus_hold = "false";
defparam \vga_b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \vga_b[6]~output (
	.i(\vga_b[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[6]),
	.obar());
// synopsys translate_off
defparam \vga_b[6]~output .bus_hold = "false";
defparam \vga_b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \vga_b[7]~output (
	.i(\vga_b[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[7]),
	.obar());
// synopsys translate_off
defparam \vga_b[7]~output .bus_hold = "false";
defparam \vga_b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \vga_g[0]~output (
	.i(\vga_g[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[0]),
	.obar());
// synopsys translate_off
defparam \vga_g[0]~output .bus_hold = "false";
defparam \vga_g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \vga_g[1]~output (
	.i(\vga_g[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[1]),
	.obar());
// synopsys translate_off
defparam \vga_g[1]~output .bus_hold = "false";
defparam \vga_g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \vga_g[2]~output (
	.i(\vga_g[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[2]),
	.obar());
// synopsys translate_off
defparam \vga_g[2]~output .bus_hold = "false";
defparam \vga_g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \vga_g[3]~output (
	.i(\vga_g[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[3]),
	.obar());
// synopsys translate_off
defparam \vga_g[3]~output .bus_hold = "false";
defparam \vga_g[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \vga_g[4]~output (
	.i(\vga_g[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[4]),
	.obar());
// synopsys translate_off
defparam \vga_g[4]~output .bus_hold = "false";
defparam \vga_g[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \vga_g[5]~output (
	.i(\vga_g[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[5]),
	.obar());
// synopsys translate_off
defparam \vga_g[5]~output .bus_hold = "false";
defparam \vga_g[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \vga_g[6]~output (
	.i(\vga_g[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[6]),
	.obar());
// synopsys translate_off
defparam \vga_g[6]~output .bus_hold = "false";
defparam \vga_g[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \vga_g[7]~output (
	.i(\vga_g[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[7]),
	.obar());
// synopsys translate_off
defparam \vga_g[7]~output .bus_hold = "false";
defparam \vga_g[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N18
cycloneive_lcell_comb \vga_clk~1 (
// Equation(s):
// \vga_clk~1_combout  = (\rst_n~input_o  & (\vga_clk~1_combout )) # (!\rst_n~input_o  & ((\clk~input_o )))

	.dataa(gnd),
	.datab(\vga_clk~1_combout ),
	.datac(\rst_n~input_o ),
	.datad(\clk~input_o ),
	.cin(gnd),
	.combout(\vga_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_clk~1 .lut_mask = 16'hCFC0;
defparam \vga_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(!\rst_n~input_o ),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock1";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N6
cycloneive_lcell_comb \vga_clk~3 (
// Equation(s):
// \vga_clk~3_combout  = GLOBAL(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ) $ (\vga_clk~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.datad(\vga_clk~1_combout ),
	.cin(gnd),
	.combout(\vga_clk~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_clk~3 .lut_mask = 16'h0FF0;
defparam \vga_clk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y71_N9
dffeas \vga_clk~reg0_emulated (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\vga_clk~3_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_clk~reg0_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_clk~reg0_emulated .is_wysiwyg = "true";
defparam \vga_clk~reg0_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y71_N8
cycloneive_lcell_comb \vga_clk~2 (
// Equation(s):
// \vga_clk~2_combout  = (\rst_n~input_o  & ((\vga_clk~1_combout  $ (\vga_clk~reg0_emulated_q )))) # (!\rst_n~input_o  & (\clk~input_o ))

	.dataa(\clk~input_o ),
	.datab(\vga_clk~1_combout ),
	.datac(\vga_clk~reg0_emulated_q ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\vga_clk~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_clk~2 .lut_mask = 16'h3CAA;
defparam \vga_clk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \vga_clk~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vga_clk~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga_clk~2clkctrl_outclk ));
// synopsys translate_off
defparam \vga_clk~2clkctrl .clock_type = "global clock";
defparam \vga_clk~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N4
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = cnt_v_addr[0] $ (VCC)
// \Add1~1  = CARRY(cnt_v_addr[0])

	.dataa(cnt_v_addr[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h55AA;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N6
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (cnt_v_addr[1] & (!\Add1~1 )) # (!cnt_v_addr[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!cnt_v_addr[1]))

	.dataa(gnd),
	.datab(cnt_v_addr[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N16
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (cnt_h_addr[6] & (\Add0~11  $ (GND))) # (!cnt_h_addr[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((cnt_h_addr[6] & !\Add0~11 ))

	.dataa(gnd),
	.datab(cnt_h_addr[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N18
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (cnt_h_addr[7] & (!\Add0~13 )) # (!cnt_h_addr[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!cnt_h_addr[7]))

	.dataa(gnd),
	.datab(cnt_h_addr[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y69_N19
dffeas \cnt_h_addr[7] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_h_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_h_addr[7] .is_wysiwyg = "true";
defparam \cnt_h_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N20
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (cnt_h_addr[8] & (\Add0~15  $ (GND))) # (!cnt_h_addr[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((cnt_h_addr[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(cnt_h_addr[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N26
cycloneive_lcell_comb \cnt_h_addr~2 (
// Equation(s):
// \cnt_h_addr~2_combout  = (\Add0~16_combout  & ((cnt_h_addr[6]) # ((!\Equal0~5_combout ) # (!\Equal0~4_combout ))))

	.dataa(cnt_h_addr[6]),
	.datab(\Equal0~4_combout ),
	.datac(\Add0~16_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\cnt_h_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_h_addr~2 .lut_mask = 16'hB0F0;
defparam \cnt_h_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N27
dffeas \cnt_h_addr[8] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\cnt_h_addr~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_h_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_h_addr[8] .is_wysiwyg = "true";
defparam \cnt_h_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N24
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (cnt_h_addr[8] & cnt_h_addr[9])

	.dataa(cnt_h_addr[8]),
	.datab(cnt_h_addr[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h8888;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N22
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (cnt_h_addr[9] & (!\Add0~17 )) # (!cnt_h_addr[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!cnt_h_addr[9]))

	.dataa(gnd),
	.datab(cnt_h_addr[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N4
cycloneive_lcell_comb \cnt_h_addr~1 (
// Equation(s):
// \cnt_h_addr~1_combout  = (\Add0~18_combout  & (((cnt_h_addr[6]) # (!\Equal0~4_combout )) # (!\Equal0~5_combout )))

	.dataa(\Equal0~5_combout ),
	.datab(\Equal0~4_combout ),
	.datac(cnt_h_addr[6]),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\cnt_h_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_h_addr~1 .lut_mask = 16'hF700;
defparam \cnt_h_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N5
dffeas \cnt_h_addr[9] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\cnt_h_addr~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_h_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_h_addr[9] .is_wysiwyg = "true";
defparam \cnt_h_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N24
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (cnt_h_addr[10] & (\Add0~19  $ (GND))) # (!cnt_h_addr[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((cnt_h_addr[10] & !\Add0~19 ))

	.dataa(cnt_h_addr[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y69_N25
dffeas \cnt_h_addr[10] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_h_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_h_addr[10] .is_wysiwyg = "true";
defparam \cnt_h_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N26
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = \Add0~21  $ (cnt_h_addr[11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_h_addr[11]),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h0FF0;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y69_N27
dffeas \cnt_h_addr[11] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_h_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_h_addr[11] .is_wysiwyg = "true";
defparam \cnt_h_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N4
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = cnt_h_addr[0] $ (VCC)
// \Add0~1  = CARRY(cnt_h_addr[0])

	.dataa(gnd),
	.datab(cnt_h_addr[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N23
dffeas \cnt_h_addr[0] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_h_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_h_addr[0] .is_wysiwyg = "true";
defparam \cnt_h_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N6
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (cnt_h_addr[1] & (!\Add0~1 )) # (!cnt_h_addr[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!cnt_h_addr[1]))

	.dataa(gnd),
	.datab(cnt_h_addr[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y69_N7
dffeas \cnt_h_addr[1] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_h_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_h_addr[1] .is_wysiwyg = "true";
defparam \cnt_h_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N2
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!cnt_h_addr[11] & (cnt_h_addr[1] & (!cnt_h_addr[10] & cnt_h_addr[0])))

	.dataa(cnt_h_addr[11]),
	.datab(cnt_h_addr[1]),
	.datac(cnt_h_addr[10]),
	.datad(cnt_h_addr[0]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0400;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N8
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (cnt_h_addr[2] & (\Add0~3  $ (GND))) # (!cnt_h_addr[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((cnt_h_addr[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(cnt_h_addr[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y69_N9
dffeas \cnt_h_addr[2] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_h_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_h_addr[2] .is_wysiwyg = "true";
defparam \cnt_h_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N10
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (cnt_h_addr[3] & (!\Add0~5 )) # (!cnt_h_addr[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!cnt_h_addr[3]))

	.dataa(gnd),
	.datab(cnt_h_addr[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y69_N11
dffeas \cnt_h_addr[3] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_h_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_h_addr[3] .is_wysiwyg = "true";
defparam \cnt_h_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N20
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!cnt_h_addr[7] & (cnt_h_addr[3] & (!cnt_h_addr[5] & cnt_h_addr[2])))

	.dataa(cnt_h_addr[7]),
	.datab(cnt_h_addr[3]),
	.datac(cnt_h_addr[5]),
	.datad(cnt_h_addr[2]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0400;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N12
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (cnt_h_addr[4] & (\Add0~7  $ (GND))) # (!cnt_h_addr[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((cnt_h_addr[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(cnt_h_addr[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y69_N13
dffeas \cnt_h_addr[4] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_h_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_h_addr[4] .is_wysiwyg = "true";
defparam \cnt_h_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N14
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~3_combout  & cnt_h_addr[4]))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~3_combout ),
	.datac(cnt_h_addr[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8080;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N14
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (cnt_h_addr[5] & (!\Add0~9 )) # (!cnt_h_addr[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!cnt_h_addr[5]))

	.dataa(cnt_h_addr[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N10
cycloneive_lcell_comb \cnt_h_addr~0 (
// Equation(s):
// \cnt_h_addr~0_combout  = (\Add0~10_combout  & ((cnt_h_addr[6]) # ((!\Equal0~5_combout ) # (!\Equal0~4_combout ))))

	.dataa(cnt_h_addr[6]),
	.datab(\Equal0~4_combout ),
	.datac(\Add0~10_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\cnt_h_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_h_addr~0 .lut_mask = 16'hB0F0;
defparam \cnt_h_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N11
dffeas \cnt_h_addr[5] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\cnt_h_addr~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_h_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_h_addr[5] .is_wysiwyg = "true";
defparam \cnt_h_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N17
dffeas \cnt_h_addr[6] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_h_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_h_addr[6] .is_wysiwyg = "true";
defparam \cnt_h_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N6
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!cnt_h_addr[6] & (\Equal0~4_combout  & (cnt_h_addr[8] & cnt_h_addr[9])))

	.dataa(cnt_h_addr[6]),
	.datab(\Equal0~4_combout ),
	.datac(cnt_h_addr[8]),
	.datad(cnt_h_addr[9]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h4000;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N7
dffeas \cnt_v_addr[1] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_v_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_v_addr[1] .is_wysiwyg = "true";
defparam \cnt_v_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N8
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (cnt_v_addr[2] & (\Add1~3  $ (GND))) # (!cnt_v_addr[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((cnt_v_addr[2] & !\Add1~3 ))

	.dataa(gnd),
	.datab(cnt_v_addr[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N28
cycloneive_lcell_comb \cnt_v_addr~2 (
// Equation(s):
// \cnt_v_addr~2_combout  = (\Add1~4_combout  & (((!\end_v_addr~1_combout ) # (!\Equal0~6_combout )) # (!\end_v_addr~2_combout )))

	.dataa(\end_v_addr~2_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\end_v_addr~1_combout ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\cnt_v_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_v_addr~2 .lut_mask = 16'h7F00;
defparam \cnt_v_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N29
dffeas \cnt_v_addr[2] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\cnt_v_addr~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_v_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_v_addr[2] .is_wysiwyg = "true";
defparam \cnt_v_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N10
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (cnt_v_addr[3] & (!\Add1~5 )) # (!cnt_v_addr[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!cnt_v_addr[3]))

	.dataa(gnd),
	.datab(cnt_v_addr[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N12
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (cnt_v_addr[4] & (\Add1~7  $ (GND))) # (!cnt_v_addr[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((cnt_v_addr[4] & !\Add1~7 ))

	.dataa(cnt_v_addr[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y69_N13
dffeas \cnt_v_addr[4] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add1~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_v_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_v_addr[4] .is_wysiwyg = "true";
defparam \cnt_v_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N14
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (cnt_v_addr[5] & (!\Add1~9 )) # (!cnt_v_addr[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!cnt_v_addr[5]))

	.dataa(gnd),
	.datab(cnt_v_addr[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y69_N15
dffeas \cnt_v_addr[5] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add1~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_v_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_v_addr[5] .is_wysiwyg = "true";
defparam \cnt_v_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N16
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (cnt_v_addr[6] & (\Add1~11  $ (GND))) # (!cnt_v_addr[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((cnt_v_addr[6] & !\Add1~11 ))

	.dataa(gnd),
	.datab(cnt_v_addr[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y69_N17
dffeas \cnt_v_addr[6] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add1~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_v_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_v_addr[6] .is_wysiwyg = "true";
defparam \cnt_v_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N18
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (cnt_v_addr[7] & (!\Add1~13 )) # (!cnt_v_addr[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!cnt_v_addr[7]))

	.dataa(gnd),
	.datab(cnt_v_addr[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y69_N19
dffeas \cnt_v_addr[7] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add1~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_v_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_v_addr[7] .is_wysiwyg = "true";
defparam \cnt_v_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N20
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (cnt_v_addr[8] & (\Add1~15  $ (GND))) # (!cnt_v_addr[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((cnt_v_addr[8] & !\Add1~15 ))

	.dataa(gnd),
	.datab(cnt_v_addr[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y69_N21
dffeas \cnt_v_addr[8] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add1~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_v_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_v_addr[8] .is_wysiwyg = "true";
defparam \cnt_v_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N2
cycloneive_lcell_comb \end_v_addr~0 (
// Equation(s):
// \end_v_addr~0_combout  = (!cnt_v_addr[7] & (!cnt_v_addr[6] & (!cnt_v_addr[5] & !cnt_v_addr[8])))

	.dataa(cnt_v_addr[7]),
	.datab(cnt_v_addr[6]),
	.datac(cnt_v_addr[5]),
	.datad(cnt_v_addr[8]),
	.cin(gnd),
	.combout(\end_v_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \end_v_addr~0 .lut_mask = 16'h0001;
defparam \end_v_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N22
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (cnt_v_addr[9] & (!\Add1~17 )) # (!cnt_v_addr[9] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!cnt_v_addr[9]))

	.dataa(cnt_v_addr[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h5A5F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N22
cycloneive_lcell_comb \cnt_v_addr~0 (
// Equation(s):
// \cnt_v_addr~0_combout  = (\Add1~18_combout  & (((!\end_v_addr~1_combout ) # (!\Equal0~6_combout )) # (!\end_v_addr~2_combout )))

	.dataa(\end_v_addr~2_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\end_v_addr~1_combout ),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\cnt_v_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_v_addr~0 .lut_mask = 16'h7F00;
defparam \cnt_v_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N23
dffeas \cnt_v_addr[9] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\cnt_v_addr~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_v_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_v_addr[9] .is_wysiwyg = "true";
defparam \cnt_v_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N24
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (cnt_v_addr[10] & (\Add1~19  $ (GND))) # (!cnt_v_addr[10] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((cnt_v_addr[10] & !\Add1~19 ))

	.dataa(cnt_v_addr[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hA50A;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y69_N25
dffeas \cnt_v_addr[10] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add1~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_v_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_v_addr[10] .is_wysiwyg = "true";
defparam \cnt_v_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N26
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = cnt_v_addr[11] $ (\Add1~21 )

	.dataa(cnt_v_addr[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h5A5A;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y69_N27
dffeas \cnt_v_addr[11] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\Add1~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_v_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_v_addr[11] .is_wysiwyg = "true";
defparam \cnt_v_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N0
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!cnt_v_addr[10] & !cnt_v_addr[11])

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt_v_addr[10]),
	.datad(cnt_v_addr[11]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h000F;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N0
cycloneive_lcell_comb \end_v_addr~1 (
// Equation(s):
// \end_v_addr~1_combout  = (!cnt_v_addr[1] & (!cnt_v_addr[4] & (\end_v_addr~0_combout  & \LessThan1~0_combout )))

	.dataa(cnt_v_addr[1]),
	.datab(cnt_v_addr[4]),
	.datac(\end_v_addr~0_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\end_v_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \end_v_addr~1 .lut_mask = 16'h1000;
defparam \end_v_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N26
cycloneive_lcell_comb \cnt_v_addr~3 (
// Equation(s):
// \cnt_v_addr~3_combout  = (\Add1~0_combout  & (((!\Equal0~6_combout ) # (!\end_v_addr~1_combout )) # (!\end_v_addr~2_combout )))

	.dataa(\end_v_addr~2_combout ),
	.datab(\Add1~0_combout ),
	.datac(\end_v_addr~1_combout ),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\cnt_v_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_v_addr~3 .lut_mask = 16'h4CCC;
defparam \cnt_v_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N27
dffeas \cnt_v_addr[0] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\cnt_v_addr~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_v_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_v_addr[0] .is_wysiwyg = "true";
defparam \cnt_v_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N20
cycloneive_lcell_comb \end_v_addr~2 (
// Equation(s):
// \end_v_addr~2_combout  = (cnt_v_addr[3] & (!cnt_v_addr[0] & (cnt_v_addr[9] & cnt_v_addr[2])))

	.dataa(cnt_v_addr[3]),
	.datab(cnt_v_addr[0]),
	.datac(cnt_v_addr[9]),
	.datad(cnt_v_addr[2]),
	.cin(gnd),
	.combout(\end_v_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \end_v_addr~2 .lut_mask = 16'h2000;
defparam \end_v_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N30
cycloneive_lcell_comb \cnt_v_addr~1 (
// Equation(s):
// \cnt_v_addr~1_combout  = (\Add1~6_combout  & (((!\end_v_addr~1_combout ) # (!\Equal0~6_combout )) # (!\end_v_addr~2_combout )))

	.dataa(\end_v_addr~2_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\end_v_addr~1_combout ),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\cnt_v_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_v_addr~1 .lut_mask = 16'h7F00;
defparam \cnt_v_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N31
dffeas \cnt_v_addr[3] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\cnt_v_addr~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_v_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_v_addr[3] .is_wysiwyg = "true";
defparam \cnt_v_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N2
cycloneive_lcell_comb \vsync~0 (
// Equation(s):
// \vsync~0_combout  = (!cnt_v_addr[3] & (!cnt_v_addr[9] & !cnt_v_addr[2]))

	.dataa(cnt_v_addr[3]),
	.datab(gnd),
	.datac(cnt_v_addr[9]),
	.datad(cnt_v_addr[2]),
	.cin(gnd),
	.combout(\vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \vsync~0 .lut_mask = 16'h0005;
defparam \vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N24
cycloneive_lcell_comb \vsync~1 (
// Equation(s):
// \vsync~1_combout  = (\vsync~0_combout  & ((\end_v_addr~1_combout  & ((!cnt_v_addr[0]))) # (!\end_v_addr~1_combout  & (\vsync~reg0_q )))) # (!\vsync~0_combout  & (((\vsync~reg0_q ))))

	.dataa(\vsync~0_combout ),
	.datab(\end_v_addr~1_combout ),
	.datac(\vsync~reg0_q ),
	.datad(cnt_v_addr[0]),
	.cin(gnd),
	.combout(\vsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \vsync~1 .lut_mask = 16'h70F8;
defparam \vsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N25
dffeas \vsync~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vsync~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vsync~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vsync~reg0 .is_wysiwyg = "true";
defparam \vsync~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N16
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!cnt_h_addr[5] & (!cnt_h_addr[6] & !cnt_h_addr[4]))

	.dataa(cnt_h_addr[5]),
	.datab(cnt_h_addr[6]),
	.datac(gnd),
	.datad(cnt_h_addr[4]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0011;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N28
cycloneive_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (!cnt_h_addr[1] & (!cnt_h_addr[3] & (!cnt_h_addr[2] & !cnt_h_addr[0])))

	.dataa(cnt_h_addr[1]),
	.datab(cnt_h_addr[3]),
	.datac(cnt_h_addr[2]),
	.datad(cnt_h_addr[0]),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h0001;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N28
cycloneive_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (!cnt_h_addr[10] & (!cnt_h_addr[11] & (!cnt_h_addr[8] & !cnt_h_addr[9])))

	.dataa(cnt_h_addr[10]),
	.datab(cnt_h_addr[11]),
	.datac(cnt_h_addr[8]),
	.datad(cnt_h_addr[9]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h0001;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N18
cycloneive_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~0_combout  & (\Equal2~3_combout  & (\Equal2~2_combout  & !cnt_h_addr[7])))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal2~3_combout ),
	.datac(\Equal2~2_combout ),
	.datad(cnt_h_addr[7]),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h0080;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N22
cycloneive_lcell_comb \hsync~0 (
// Equation(s):
// \hsync~0_combout  = (cnt_h_addr[6] & (!cnt_h_addr[8] & !cnt_h_addr[9]))

	.dataa(cnt_h_addr[6]),
	.datab(cnt_h_addr[8]),
	.datac(gnd),
	.datad(cnt_h_addr[9]),
	.cin(gnd),
	.combout(\hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \hsync~0 .lut_mask = 16'h0022;
defparam \hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N0
cycloneive_lcell_comb \hsync~1 (
// Equation(s):
// \hsync~1_combout  = (\Equal2~4_combout ) # ((\hsync~reg0_q  & ((!\hsync~0_combout ) # (!\Equal0~4_combout ))))

	.dataa(\Equal2~4_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\hsync~reg0_q ),
	.datad(\hsync~0_combout ),
	.cin(gnd),
	.combout(\hsync~1_combout ),
	.cout());
// synopsys translate_off
defparam \hsync~1 .lut_mask = 16'hBAFA;
defparam \hsync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N1
dffeas \hsync~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\hsync~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hsync~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hsync~reg0 .is_wysiwyg = "true";
defparam \hsync~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N8
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!cnt_h_addr[2] & (\Equal2~0_combout  & ((!cnt_h_addr[0]) # (!cnt_h_addr[1]))))

	.dataa(cnt_h_addr[1]),
	.datab(cnt_h_addr[2]),
	.datac(cnt_h_addr[0]),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h1300;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N2
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ((!cnt_h_addr[3] & \Equal2~0_combout )) # (!cnt_h_addr[7])

	.dataa(cnt_h_addr[7]),
	.datab(gnd),
	.datac(cnt_h_addr[3]),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h5F55;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N12
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!cnt_h_addr[8] & (!cnt_h_addr[9] & ((\LessThan0~0_combout ) # (\LessThan0~1_combout ))))

	.dataa(cnt_h_addr[8]),
	.datab(cnt_h_addr[9]),
	.datac(\LessThan0~0_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h1110;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N10
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (!cnt_v_addr[4] & (!cnt_v_addr[3] & (!cnt_v_addr[1] & !cnt_v_addr[2])))

	.dataa(cnt_v_addr[4]),
	.datab(cnt_v_addr[3]),
	.datac(cnt_v_addr[1]),
	.datad(cnt_v_addr[2]),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'h0001;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N16
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (!cnt_v_addr[6] & (!cnt_v_addr[7] & (!cnt_v_addr[9] & !cnt_v_addr[8])))

	.dataa(cnt_v_addr[6]),
	.datab(cnt_v_addr[7]),
	.datac(cnt_v_addr[9]),
	.datad(cnt_v_addr[8]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0001;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N8
cycloneive_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (\LessThan1~1_combout  & ((\LessThan1~2_combout ) # (!cnt_v_addr[5])))

	.dataa(cnt_v_addr[5]),
	.datab(\LessThan1~2_combout ),
	.datac(\LessThan1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'hD0D0;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N0
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!cnt_h_addr[11] & !cnt_h_addr[10])

	.dataa(cnt_h_addr[11]),
	.datab(cnt_h_addr[10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h1111;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N30
cycloneive_lcell_comb \vga_blank~0 (
// Equation(s):
// \vga_blank~0_combout  = (\LessThan0~2_combout  & ((\Equal2~1_combout ) # ((\LessThan1~3_combout  & \LessThan1~0_combout )))) # (!\LessThan0~2_combout  & (\LessThan1~3_combout  & ((\LessThan1~0_combout ))))

	.dataa(\LessThan0~2_combout ),
	.datab(\LessThan1~3_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_blank~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_blank~0 .lut_mask = 16'hECA0;
defparam \vga_blank~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N28
cycloneive_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = (cnt_v_addr[3]) # ((cnt_v_addr[2]) # ((cnt_v_addr[1] & cnt_v_addr[0])))

	.dataa(cnt_v_addr[3]),
	.datab(cnt_v_addr[2]),
	.datac(cnt_v_addr[1]),
	.datad(cnt_v_addr[0]),
	.cin(gnd),
	.combout(\LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~0 .lut_mask = 16'hFEEE;
defparam \LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N30
cycloneive_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_combout  = (cnt_v_addr[9] & ((cnt_v_addr[4]) # ((\LessThan5~0_combout ) # (!\end_v_addr~0_combout ))))

	.dataa(cnt_v_addr[4]),
	.datab(\end_v_addr~0_combout ),
	.datac(\LessThan5~0_combout ),
	.datad(cnt_v_addr[9]),
	.cin(gnd),
	.combout(\LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~1 .lut_mask = 16'hFB00;
defparam \LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N4
cycloneive_lcell_comb \always7~0 (
// Equation(s):
// \always7~0_combout  = (cnt_h_addr[7]) # (((cnt_h_addr[3] & cnt_h_addr[2])) # (!\Equal2~0_combout ))

	.dataa(cnt_h_addr[3]),
	.datab(cnt_h_addr[2]),
	.datac(cnt_h_addr[7]),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \always7~0 .lut_mask = 16'hF8FF;
defparam \always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N6
cycloneive_lcell_comb \always7~1 (
// Equation(s):
// \always7~1_combout  = ((\LessThan0~2_combout ) # ((\Equal0~5_combout  & \always7~0_combout ))) # (!\Equal2~1_combout )

	.dataa(\Equal0~5_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\always7~0_combout ),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\always7~1_combout ),
	.cout());
// synopsys translate_off
defparam \always7~1 .lut_mask = 16'hFFB3;
defparam \always7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N2
cycloneive_lcell_comb \always7~2 (
// Equation(s):
// \always7~2_combout  = (\LessThan1~0_combout  & (!\LessThan5~1_combout  & (!\LessThan1~3_combout  & !\always7~1_combout )))

	.dataa(\LessThan1~0_combout ),
	.datab(\LessThan5~1_combout ),
	.datac(\LessThan1~3_combout ),
	.datad(\always7~1_combout ),
	.cin(gnd),
	.combout(\always7~2_combout ),
	.cout());
// synopsys translate_off
defparam \always7~2 .lut_mask = 16'h0002;
defparam \always7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N2
cycloneive_lcell_comb \Add6~0 (
// Equation(s):
// \Add6~0_combout  = address[0] $ (VCC)
// \Add6~1  = CARRY(address[0])

	.dataa(gnd),
	.datab(address[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add6~0_combout ),
	.cout(\Add6~1 ));
// synopsys translate_off
defparam \Add6~0 .lut_mask = 16'h33CC;
defparam \Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N4
cycloneive_lcell_comb \Add6~2 (
// Equation(s):
// \Add6~2_combout  = (address[1] & (!\Add6~1 )) # (!address[1] & ((\Add6~1 ) # (GND)))
// \Add6~3  = CARRY((!\Add6~1 ) # (!address[1]))

	.dataa(gnd),
	.datab(address[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~1 ),
	.combout(\Add6~2_combout ),
	.cout(\Add6~3 ));
// synopsys translate_off
defparam \Add6~2 .lut_mask = 16'h3C3F;
defparam \Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N6
cycloneive_lcell_comb \Add6~4 (
// Equation(s):
// \Add6~4_combout  = (address[2] & (\Add6~3  $ (GND))) # (!address[2] & (!\Add6~3  & VCC))
// \Add6~5  = CARRY((address[2] & !\Add6~3 ))

	.dataa(gnd),
	.datab(address[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~3 ),
	.combout(\Add6~4_combout ),
	.cout(\Add6~5 ));
// synopsys translate_off
defparam \Add6~4 .lut_mask = 16'hC30C;
defparam \Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N16
cycloneive_lcell_comb \address[2]~4 (
// Equation(s):
// \address[2]~4_combout  = (\Add6~4_combout  & (((address[2] & \address[0]~0_combout )) # (!\address[0]~1_combout ))) # (!\Add6~4_combout  & (((address[2] & \address[0]~0_combout ))))

	.dataa(\Add6~4_combout ),
	.datab(\address[0]~1_combout ),
	.datac(address[2]),
	.datad(\address[0]~0_combout ),
	.cin(gnd),
	.combout(\address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \address[2]~4 .lut_mask = 16'hF222;
defparam \address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y67_N17
dffeas \address[2] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\address[2]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address[2] .is_wysiwyg = "true";
defparam \address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N8
cycloneive_lcell_comb \Add6~6 (
// Equation(s):
// \Add6~6_combout  = (address[3] & (!\Add6~5 )) # (!address[3] & ((\Add6~5 ) # (GND)))
// \Add6~7  = CARRY((!\Add6~5 ) # (!address[3]))

	.dataa(address[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~5 ),
	.combout(\Add6~6_combout ),
	.cout(\Add6~7 ));
// synopsys translate_off
defparam \Add6~6 .lut_mask = 16'h5A5F;
defparam \Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N14
cycloneive_lcell_comb \address[3]~5 (
// Equation(s):
// \address[3]~5_combout  = (\Add6~6_combout  & (((address[3] & \address[0]~0_combout )) # (!\address[0]~1_combout ))) # (!\Add6~6_combout  & (((address[3] & \address[0]~0_combout ))))

	.dataa(\Add6~6_combout ),
	.datab(\address[0]~1_combout ),
	.datac(address[3]),
	.datad(\address[0]~0_combout ),
	.cin(gnd),
	.combout(\address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \address[3]~5 .lut_mask = 16'hF222;
defparam \address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y67_N15
dffeas \address[3] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\address[3]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address[3] .is_wysiwyg = "true";
defparam \address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N10
cycloneive_lcell_comb \Add6~8 (
// Equation(s):
// \Add6~8_combout  = (address[4] & (\Add6~7  $ (GND))) # (!address[4] & (!\Add6~7  & VCC))
// \Add6~9  = CARRY((address[4] & !\Add6~7 ))

	.dataa(gnd),
	.datab(address[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~7 ),
	.combout(\Add6~8_combout ),
	.cout(\Add6~9 ));
// synopsys translate_off
defparam \Add6~8 .lut_mask = 16'hC30C;
defparam \Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N28
cycloneive_lcell_comb \address[4]~6 (
// Equation(s):
// \address[4]~6_combout  = (\Add6~8_combout  & (((address[4] & \address[0]~0_combout )) # (!\address[0]~1_combout ))) # (!\Add6~8_combout  & (((address[4] & \address[0]~0_combout ))))

	.dataa(\Add6~8_combout ),
	.datab(\address[0]~1_combout ),
	.datac(address[4]),
	.datad(\address[0]~0_combout ),
	.cin(gnd),
	.combout(\address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \address[4]~6 .lut_mask = 16'hF222;
defparam \address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y67_N29
dffeas \address[4] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\address[4]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address[4] .is_wysiwyg = "true";
defparam \address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N12
cycloneive_lcell_comb \Add6~10 (
// Equation(s):
// \Add6~10_combout  = (address[5] & (!\Add6~9 )) # (!address[5] & ((\Add6~9 ) # (GND)))
// \Add6~11  = CARRY((!\Add6~9 ) # (!address[5]))

	.dataa(gnd),
	.datab(address[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~9 ),
	.combout(\Add6~10_combout ),
	.cout(\Add6~11 ));
// synopsys translate_off
defparam \Add6~10 .lut_mask = 16'h3C3F;
defparam \Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N6
cycloneive_lcell_comb \address[5]~7 (
// Equation(s):
// \address[5]~7_combout  = (\Add6~10_combout  & (((address[5] & \address[0]~0_combout )) # (!\address[0]~1_combout ))) # (!\Add6~10_combout  & (((address[5] & \address[0]~0_combout ))))

	.dataa(\Add6~10_combout ),
	.datab(\address[0]~1_combout ),
	.datac(address[5]),
	.datad(\address[0]~0_combout ),
	.cin(gnd),
	.combout(\address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \address[5]~7 .lut_mask = 16'hF222;
defparam \address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y67_N7
dffeas \address[5] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\address[5]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \address[5] .is_wysiwyg = "true";
defparam \address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N14
cycloneive_lcell_comb \Add6~12 (
// Equation(s):
// \Add6~12_combout  = (address[6] & (\Add6~11  $ (GND))) # (!address[6] & (!\Add6~11  & VCC))
// \Add6~13  = CARRY((address[6] & !\Add6~11 ))

	.dataa(gnd),
	.datab(address[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~11 ),
	.combout(\Add6~12_combout ),
	.cout(\Add6~13 ));
// synopsys translate_off
defparam \Add6~12 .lut_mask = 16'hC30C;
defparam \Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N20
cycloneive_lcell_comb \address[6]~8 (
// Equation(s):
// \address[6]~8_combout  = (\Add6~12_combout  & (((address[6] & \address[0]~0_combout )) # (!\address[0]~1_combout ))) # (!\Add6~12_combout  & (((address[6] & \address[0]~0_combout ))))

	.dataa(\Add6~12_combout ),
	.datab(\address[0]~1_combout ),
	.datac(address[6]),
	.datad(\address[0]~0_combout ),
	.cin(gnd),
	.combout(\address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \address[6]~8 .lut_mask = 16'hF222;
defparam \address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y67_N21
dffeas \address[6] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\address[6]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \address[6] .is_wysiwyg = "true";
defparam \address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N16
cycloneive_lcell_comb \Add6~14 (
// Equation(s):
// \Add6~14_combout  = (address[7] & (!\Add6~13 )) # (!address[7] & ((\Add6~13 ) # (GND)))
// \Add6~15  = CARRY((!\Add6~13 ) # (!address[7]))

	.dataa(address[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~13 ),
	.combout(\Add6~14_combout ),
	.cout(\Add6~15 ));
// synopsys translate_off
defparam \Add6~14 .lut_mask = 16'h5A5F;
defparam \Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N26
cycloneive_lcell_comb \address[7]~9 (
// Equation(s):
// \address[7]~9_combout  = (\Add6~14_combout  & (((address[7] & \address[0]~0_combout )) # (!\address[0]~1_combout ))) # (!\Add6~14_combout  & (((address[7] & \address[0]~0_combout ))))

	.dataa(\Add6~14_combout ),
	.datab(\address[0]~1_combout ),
	.datac(address[7]),
	.datad(\address[0]~0_combout ),
	.cin(gnd),
	.combout(\address[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \address[7]~9 .lut_mask = 16'hF222;
defparam \address[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y67_N27
dffeas \address[7] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\address[7]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \address[7] .is_wysiwyg = "true";
defparam \address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N18
cycloneive_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (((!address[6]) # (!address[7])) # (!address[5])) # (!address[4])

	.dataa(address[4]),
	.datab(address[5]),
	.datac(address[7]),
	.datad(address[6]),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h7FFF;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N8
cycloneive_lcell_comb \v_addr[2]~11 (
// Equation(s):
// \v_addr[2]~11_combout  = cnt_v_addr[2] $ (VCC)
// \v_addr[2]~12  = CARRY(cnt_v_addr[2])

	.dataa(cnt_v_addr[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\v_addr[2]~11_combout ),
	.cout(\v_addr[2]~12 ));
// synopsys translate_off
defparam \v_addr[2]~11 .lut_mask = 16'h55AA;
defparam \v_addr[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N10
cycloneive_lcell_comb \v_addr[3]~13 (
// Equation(s):
// \v_addr[3]~13_combout  = (cnt_v_addr[3] & (\v_addr[2]~12  & VCC)) # (!cnt_v_addr[3] & (!\v_addr[2]~12 ))
// \v_addr[3]~14  = CARRY((!cnt_v_addr[3] & !\v_addr[2]~12 ))

	.dataa(cnt_v_addr[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_addr[2]~12 ),
	.combout(\v_addr[3]~13_combout ),
	.cout(\v_addr[3]~14 ));
// synopsys translate_off
defparam \v_addr[3]~13 .lut_mask = 16'hA505;
defparam \v_addr[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N12
cycloneive_lcell_comb \v_addr[4]~15 (
// Equation(s):
// \v_addr[4]~15_combout  = (cnt_v_addr[4] & ((GND) # (!\v_addr[3]~14 ))) # (!cnt_v_addr[4] & (\v_addr[3]~14  $ (GND)))
// \v_addr[4]~16  = CARRY((cnt_v_addr[4]) # (!\v_addr[3]~14 ))

	.dataa(cnt_v_addr[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_addr[3]~14 ),
	.combout(\v_addr[4]~15_combout ),
	.cout(\v_addr[4]~16 ));
// synopsys translate_off
defparam \v_addr[4]~15 .lut_mask = 16'h5AAF;
defparam \v_addr[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N14
cycloneive_lcell_comb \v_addr[5]~18 (
// Equation(s):
// \v_addr[5]~18_combout  = (cnt_v_addr[5] & (!\v_addr[4]~16 )) # (!cnt_v_addr[5] & ((\v_addr[4]~16 ) # (GND)))
// \v_addr[5]~19  = CARRY((!\v_addr[4]~16 ) # (!cnt_v_addr[5]))

	.dataa(gnd),
	.datab(cnt_v_addr[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_addr[4]~16 ),
	.combout(\v_addr[5]~18_combout ),
	.cout(\v_addr[5]~19 ));
// synopsys translate_off
defparam \v_addr[5]~18 .lut_mask = 16'h3C3F;
defparam \v_addr[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N16
cycloneive_lcell_comb \v_addr[6]~20 (
// Equation(s):
// \v_addr[6]~20_combout  = (cnt_v_addr[6] & ((GND) # (!\v_addr[5]~19 ))) # (!cnt_v_addr[6] & (\v_addr[5]~19  $ (GND)))
// \v_addr[6]~21  = CARRY((cnt_v_addr[6]) # (!\v_addr[5]~19 ))

	.dataa(gnd),
	.datab(cnt_v_addr[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_addr[5]~19 ),
	.combout(\v_addr[6]~20_combout ),
	.cout(\v_addr[6]~21 ));
// synopsys translate_off
defparam \v_addr[6]~20 .lut_mask = 16'h3CCF;
defparam \v_addr[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N18
cycloneive_lcell_comb \v_addr[7]~22 (
// Equation(s):
// \v_addr[7]~22_combout  = (cnt_v_addr[7] & (\v_addr[6]~21  & VCC)) # (!cnt_v_addr[7] & (!\v_addr[6]~21 ))
// \v_addr[7]~23  = CARRY((!cnt_v_addr[7] & !\v_addr[6]~21 ))

	.dataa(cnt_v_addr[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_addr[6]~21 ),
	.combout(\v_addr[7]~22_combout ),
	.cout(\v_addr[7]~23 ));
// synopsys translate_off
defparam \v_addr[7]~22 .lut_mask = 16'hA505;
defparam \v_addr[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N20
cycloneive_lcell_comb \v_addr[8]~24 (
// Equation(s):
// \v_addr[8]~24_combout  = (cnt_v_addr[8] & ((GND) # (!\v_addr[7]~23 ))) # (!cnt_v_addr[8] & (\v_addr[7]~23  $ (GND)))
// \v_addr[8]~25  = CARRY((cnt_v_addr[8]) # (!\v_addr[7]~23 ))

	.dataa(gnd),
	.datab(cnt_v_addr[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_addr[7]~23 ),
	.combout(\v_addr[8]~24_combout ),
	.cout(\v_addr[8]~25 ));
// synopsys translate_off
defparam \v_addr[8]~24 .lut_mask = 16'h3CCF;
defparam \v_addr[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N6
cycloneive_lcell_comb \v_addr~32 (
// Equation(s):
// \v_addr~32_combout  = (cnt_v_addr[10]) # ((cnt_v_addr[11]) # ((\LessThan5~1_combout ) # (\LessThan1~3_combout )))

	.dataa(cnt_v_addr[10]),
	.datab(cnt_v_addr[11]),
	.datac(\LessThan5~1_combout ),
	.datad(\LessThan1~3_combout ),
	.cin(gnd),
	.combout(\v_addr~32_combout ),
	.cout());
// synopsys translate_off
defparam \v_addr~32 .lut_mask = 16'hFFFE;
defparam \v_addr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N18
cycloneive_lcell_comb \Add6~16 (
// Equation(s):
// \Add6~16_combout  = (address[8] & (\Add6~15  $ (GND))) # (!address[8] & (!\Add6~15  & VCC))
// \Add6~17  = CARRY((address[8] & !\Add6~15 ))

	.dataa(address[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~15 ),
	.combout(\Add6~16_combout ),
	.cout(\Add6~17 ));
// synopsys translate_off
defparam \Add6~16 .lut_mask = 16'hA50A;
defparam \Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N8
cycloneive_lcell_comb \address[8]~10 (
// Equation(s):
// \address[8]~10_combout  = (\Add6~16_combout  & (((address[8] & \address[0]~0_combout )) # (!\address[0]~1_combout ))) # (!\Add6~16_combout  & (((address[8] & \address[0]~0_combout ))))

	.dataa(\Add6~16_combout ),
	.datab(\address[0]~1_combout ),
	.datac(address[8]),
	.datad(\address[0]~0_combout ),
	.cin(gnd),
	.combout(\address[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \address[8]~10 .lut_mask = 16'hF222;
defparam \address[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y67_N9
dffeas \address[8] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\address[8]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \address[8] .is_wysiwyg = "true";
defparam \address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N20
cycloneive_lcell_comb \Add6~18 (
// Equation(s):
// \Add6~18_combout  = (address[9] & (!\Add6~17 )) # (!address[9] & ((\Add6~17 ) # (GND)))
// \Add6~19  = CARRY((!\Add6~17 ) # (!address[9]))

	.dataa(address[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~17 ),
	.combout(\Add6~18_combout ),
	.cout(\Add6~19 ));
// synopsys translate_off
defparam \Add6~18 .lut_mask = 16'h5A5F;
defparam \Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N0
cycloneive_lcell_comb \address[9]~11 (
// Equation(s):
// \address[9]~11_combout  = (\address[0]~1_combout  & (((address[9] & \address[0]~0_combout )))) # (!\address[0]~1_combout  & ((\Add6~18_combout ) # ((address[9] & \address[0]~0_combout ))))

	.dataa(\address[0]~1_combout ),
	.datab(\Add6~18_combout ),
	.datac(address[9]),
	.datad(\address[0]~0_combout ),
	.cin(gnd),
	.combout(\address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \address[9]~11 .lut_mask = 16'hF444;
defparam \address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N1
dffeas \address[9] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\address[9]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \address[9] .is_wysiwyg = "true";
defparam \address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N22
cycloneive_lcell_comb \Add6~20 (
// Equation(s):
// \Add6~20_combout  = (address[10] & (\Add6~19  $ (GND))) # (!address[10] & (!\Add6~19  & VCC))
// \Add6~21  = CARRY((address[10] & !\Add6~19 ))

	.dataa(address[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~19 ),
	.combout(\Add6~20_combout ),
	.cout(\Add6~21 ));
// synopsys translate_off
defparam \Add6~20 .lut_mask = 16'hA50A;
defparam \Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N30
cycloneive_lcell_comb \address[10]~12 (
// Equation(s):
// \address[10]~12_combout  = (\Add6~20_combout  & (((address[10] & \address[0]~0_combout )) # (!\address[0]~1_combout ))) # (!\Add6~20_combout  & (((address[10] & \address[0]~0_combout ))))

	.dataa(\Add6~20_combout ),
	.datab(\address[0]~1_combout ),
	.datac(address[10]),
	.datad(\address[0]~0_combout ),
	.cin(gnd),
	.combout(\address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \address[10]~12 .lut_mask = 16'hF222;
defparam \address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N31
dffeas \address[10] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\address[10]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \address[10] .is_wysiwyg = "true";
defparam \address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N24
cycloneive_lcell_comb \Add6~22 (
// Equation(s):
// \Add6~22_combout  = address[11] $ (\Add6~21 )

	.dataa(address[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add6~21 ),
	.combout(\Add6~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~22 .lut_mask = 16'h5A5A;
defparam \Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N28
cycloneive_lcell_comb \address[11]~13 (
// Equation(s):
// \address[11]~13_combout  = (\Add6~22_combout  & (((address[11] & \address[0]~0_combout )) # (!\address[0]~1_combout ))) # (!\Add6~22_combout  & (((address[11] & \address[0]~0_combout ))))

	.dataa(\Add6~22_combout ),
	.datab(\address[0]~1_combout ),
	.datac(address[11]),
	.datad(\address[0]~0_combout ),
	.cin(gnd),
	.combout(\address[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \address[11]~13 .lut_mask = 16'hF222;
defparam \address[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y67_N29
dffeas \address[11] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\address[11]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \address[11] .is_wysiwyg = "true";
defparam \address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y67_N26
cycloneive_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (address[9]) # (((address[10]) # (address[8])) # (!address[11]))

	.dataa(address[9]),
	.datab(address[11]),
	.datac(address[10]),
	.datad(address[8]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'hFFFB;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N0
cycloneive_lcell_comb \v_addr[0]~17 (
// Equation(s):
// \v_addr[0]~17_combout  = ((!\Equal6~0_combout  & (!\Equal6~2_combout  & !\Equal6~1_combout ))) # (!\v_addr~32_combout )

	.dataa(\Equal6~0_combout ),
	.datab(\Equal6~2_combout ),
	.datac(\Equal6~1_combout ),
	.datad(\v_addr~32_combout ),
	.cin(gnd),
	.combout(\v_addr[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \v_addr[0]~17 .lut_mask = 16'h01FF;
defparam \v_addr[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N21
dffeas \v_addr[8] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\v_addr[8]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\v_addr~32_combout ),
	.sload(gnd),
	.ena(\v_addr[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \v_addr[8] .is_wysiwyg = "true";
defparam \v_addr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y68_N15
dffeas \v_addr[5] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\v_addr[5]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\v_addr~32_combout ),
	.sload(gnd),
	.ena(\v_addr[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \v_addr[5] .is_wysiwyg = "true";
defparam \v_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y68_N13
dffeas \v_addr[4] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\v_addr[4]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\v_addr~32_combout ),
	.sload(gnd),
	.ena(\v_addr[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \v_addr[4] .is_wysiwyg = "true";
defparam \v_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y68_N11
dffeas \v_addr[3] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\v_addr[3]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\v_addr~32_combout ),
	.sload(gnd),
	.ena(\v_addr[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \v_addr[3] .is_wysiwyg = "true";
defparam \v_addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y68_N9
dffeas \v_addr[2] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\v_addr[2]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\v_addr~32_combout ),
	.sload(gnd),
	.ena(\v_addr[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \v_addr[2] .is_wysiwyg = "true";
defparam \v_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N30
cycloneive_lcell_comb \v_addr~30 (
// Equation(s):
// \v_addr~30_combout  = (\LessThan1~0_combout  & (!\LessThan1~3_combout  & (!\LessThan5~1_combout  & cnt_v_addr[1])))

	.dataa(\LessThan1~0_combout ),
	.datab(\LessThan1~3_combout ),
	.datac(\LessThan5~1_combout ),
	.datad(cnt_v_addr[1]),
	.cin(gnd),
	.combout(\v_addr~30_combout ),
	.cout());
// synopsys translate_off
defparam \v_addr~30 .lut_mask = 16'h0200;
defparam \v_addr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N31
dffeas \v_addr[1] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\v_addr~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_addr[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \v_addr[1] .is_wysiwyg = "true";
defparam \v_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N28
cycloneive_lcell_comb \v_addr~31 (
// Equation(s):
// \v_addr~31_combout  = (\LessThan1~0_combout  & (!\LessThan1~3_combout  & (!\LessThan5~1_combout  & cnt_v_addr[0])))

	.dataa(\LessThan1~0_combout ),
	.datab(\LessThan1~3_combout ),
	.datac(\LessThan5~1_combout ),
	.datad(cnt_v_addr[0]),
	.cin(gnd),
	.combout(\v_addr~31_combout ),
	.cout());
// synopsys translate_off
defparam \v_addr~31 .lut_mask = 16'h0200;
defparam \v_addr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N29
dffeas \v_addr[0] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\v_addr~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_addr[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \v_addr[0] .is_wysiwyg = "true";
defparam \v_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N26
cycloneive_lcell_comb \flag_enable_out2~5 (
// Equation(s):
// \flag_enable_out2~5_combout  = (v_addr[3] & ((v_addr[2]) # ((v_addr[1]) # (v_addr[0]))))

	.dataa(v_addr[3]),
	.datab(v_addr[2]),
	.datac(v_addr[1]),
	.datad(v_addr[0]),
	.cin(gnd),
	.combout(\flag_enable_out2~5_combout ),
	.cout());
// synopsys translate_off
defparam \flag_enable_out2~5 .lut_mask = 16'hAAA8;
defparam \flag_enable_out2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N2
cycloneive_lcell_comb \flag_enable_out2~6 (
// Equation(s):
// \flag_enable_out2~6_combout  = (v_addr[8] & (((\flag_enable_out2~5_combout )))) # (!v_addr[8] & ((v_addr[5]) # ((v_addr[4] & \flag_enable_out2~5_combout ))))

	.dataa(v_addr[8]),
	.datab(v_addr[5]),
	.datac(v_addr[4]),
	.datad(\flag_enable_out2~5_combout ),
	.cin(gnd),
	.combout(\flag_enable_out2~6_combout ),
	.cout());
// synopsys translate_off
defparam \flag_enable_out2~6 .lut_mask = 16'hFE44;
defparam \flag_enable_out2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N19
dffeas \v_addr[7] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\v_addr[7]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\v_addr~32_combout ),
	.sload(gnd),
	.ena(\v_addr[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \v_addr[7] .is_wysiwyg = "true";
defparam \v_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y68_N17
dffeas \v_addr[6] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\v_addr[6]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\v_addr~32_combout ),
	.sload(gnd),
	.ena(\v_addr[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \v_addr[6] .is_wysiwyg = "true";
defparam \v_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N4
cycloneive_lcell_comb \flag_enable_out2~0 (
// Equation(s):
// \flag_enable_out2~0_combout  = (v_addr[7]) # ((v_addr[6]) # ((v_addr[4]) # (v_addr[5])))

	.dataa(v_addr[7]),
	.datab(v_addr[6]),
	.datac(v_addr[4]),
	.datad(v_addr[5]),
	.cin(gnd),
	.combout(\flag_enable_out2~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag_enable_out2~0 .lut_mask = 16'hFFFE;
defparam \flag_enable_out2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N10
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = cnt_h_addr[2] $ (VCC)
// \Add2~1  = CARRY(cnt_h_addr[2])

	.dataa(gnd),
	.datab(cnt_h_addr[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h33CC;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N12
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (cnt_h_addr[3] & (!\Add2~1 )) # (!cnt_h_addr[3] & ((\Add2~1 ) # (GND)))
// \Add2~3  = CARRY((!\Add2~1 ) # (!cnt_h_addr[3]))

	.dataa(cnt_h_addr[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h5A5F;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N14
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (cnt_h_addr[4] & ((GND) # (!\Add2~3 ))) # (!cnt_h_addr[4] & (\Add2~3  $ (GND)))
// \Add2~5  = CARRY((cnt_h_addr[4]) # (!\Add2~3 ))

	.dataa(cnt_h_addr[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h5AAF;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N16
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (cnt_h_addr[5] & (\Add2~5  & VCC)) # (!cnt_h_addr[5] & (!\Add2~5 ))
// \Add2~7  = CARRY((!cnt_h_addr[5] & !\Add2~5 ))

	.dataa(gnd),
	.datab(cnt_h_addr[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'hC303;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N10
cycloneive_lcell_comb \h_addr[0]~11 (
// Equation(s):
// \h_addr[0]~11_combout  = cnt_h_addr[0] $ (VCC)
// \h_addr[0]~12  = CARRY(cnt_h_addr[0])

	.dataa(cnt_h_addr[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\h_addr[0]~11_combout ),
	.cout(\h_addr[0]~12 ));
// synopsys translate_off
defparam \h_addr[0]~11 .lut_mask = 16'h55AA;
defparam \h_addr[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N12
cycloneive_lcell_comb \h_addr[1]~13 (
// Equation(s):
// \h_addr[1]~13_combout  = (cnt_h_addr[1] & (\h_addr[0]~12  & VCC)) # (!cnt_h_addr[1] & (!\h_addr[0]~12 ))
// \h_addr[1]~14  = CARRY((!cnt_h_addr[1] & !\h_addr[0]~12 ))

	.dataa(cnt_h_addr[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_addr[0]~12 ),
	.combout(\h_addr[1]~13_combout ),
	.cout(\h_addr[1]~14 ));
// synopsys translate_off
defparam \h_addr[1]~13 .lut_mask = 16'hA505;
defparam \h_addr[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N14
cycloneive_lcell_comb \h_addr[2]~15 (
// Equation(s):
// \h_addr[2]~15_combout  = (\Add2~0_combout  & ((GND) # (!\h_addr[1]~14 ))) # (!\Add2~0_combout  & (\h_addr[1]~14  $ (GND)))
// \h_addr[2]~16  = CARRY((\Add2~0_combout ) # (!\h_addr[1]~14 ))

	.dataa(\Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_addr[1]~14 ),
	.combout(\h_addr[2]~15_combout ),
	.cout(\h_addr[2]~16 ));
// synopsys translate_off
defparam \h_addr[2]~15 .lut_mask = 16'h5AAF;
defparam \h_addr[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N16
cycloneive_lcell_comb \h_addr[3]~17 (
// Equation(s):
// \h_addr[3]~17_combout  = (\Add2~2_combout  & (\h_addr[2]~16  & VCC)) # (!\Add2~2_combout  & (!\h_addr[2]~16 ))
// \h_addr[3]~18  = CARRY((!\Add2~2_combout  & !\h_addr[2]~16 ))

	.dataa(\Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_addr[2]~16 ),
	.combout(\h_addr[3]~17_combout ),
	.cout(\h_addr[3]~18 ));
// synopsys translate_off
defparam \h_addr[3]~17 .lut_mask = 16'hA505;
defparam \h_addr[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N18
cycloneive_lcell_comb \h_addr[4]~19 (
// Equation(s):
// \h_addr[4]~19_combout  = (\Add2~4_combout  & ((GND) # (!\h_addr[3]~18 ))) # (!\Add2~4_combout  & (\h_addr[3]~18  $ (GND)))
// \h_addr[4]~20  = CARRY((\Add2~4_combout ) # (!\h_addr[3]~18 ))

	.dataa(\Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_addr[3]~18 ),
	.combout(\h_addr[4]~19_combout ),
	.cout(\h_addr[4]~20 ));
// synopsys translate_off
defparam \h_addr[4]~19 .lut_mask = 16'h5AAF;
defparam \h_addr[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N20
cycloneive_lcell_comb \h_addr[5]~21 (
// Equation(s):
// \h_addr[5]~21_combout  = (\Add2~6_combout  & (\h_addr[4]~20  & VCC)) # (!\Add2~6_combout  & (!\h_addr[4]~20 ))
// \h_addr[5]~22  = CARRY((!\Add2~6_combout  & !\h_addr[4]~20 ))

	.dataa(gnd),
	.datab(\Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_addr[4]~20 ),
	.combout(\h_addr[5]~21_combout ),
	.cout(\h_addr[5]~22 ));
// synopsys translate_off
defparam \h_addr[5]~21 .lut_mask = 16'hC303;
defparam \h_addr[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N2
cycloneive_lcell_comb \h_addr[6]~27 (
// Equation(s):
// \h_addr[6]~27_combout  = (\Equal2~1_combout  & (!\LessThan0~2_combout  & ((!\always7~0_combout ) # (!\Equal0~5_combout ))))

	.dataa(\Equal0~5_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\always7~0_combout ),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\h_addr[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \h_addr[6]~27 .lut_mask = 16'h004C;
defparam \h_addr[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N8
cycloneive_lcell_comb \h_addr[6]~28 (
// Equation(s):
// \h_addr[6]~28_combout  = (\h_addr[6]~27_combout ) # ((!\Equal6~1_combout  & (!\Equal6~0_combout  & !\Equal6~2_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(\Equal6~0_combout ),
	.datac(\Equal6~2_combout ),
	.datad(\h_addr[6]~27_combout ),
	.cin(gnd),
	.combout(\h_addr[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \h_addr[6]~28 .lut_mask = 16'hFF01;
defparam \h_addr[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N21
dffeas \h_addr[5] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\h_addr[5]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\always7~1_combout ),
	.sload(gnd),
	.ena(\h_addr[6]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h_addr[5] .is_wysiwyg = "true";
defparam \h_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N18
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (cnt_h_addr[6] & ((GND) # (!\Add2~7 ))) # (!cnt_h_addr[6] & (\Add2~7  $ (GND)))
// \Add2~9  = CARRY((cnt_h_addr[6]) # (!\Add2~7 ))

	.dataa(gnd),
	.datab(cnt_h_addr[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h3CCF;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N22
cycloneive_lcell_comb \h_addr[6]~23 (
// Equation(s):
// \h_addr[6]~23_combout  = (\Add2~8_combout  & ((GND) # (!\h_addr[5]~22 ))) # (!\Add2~8_combout  & (\h_addr[5]~22  $ (GND)))
// \h_addr[6]~24  = CARRY((\Add2~8_combout ) # (!\h_addr[5]~22 ))

	.dataa(gnd),
	.datab(\Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_addr[5]~22 ),
	.combout(\h_addr[6]~23_combout ),
	.cout(\h_addr[6]~24 ));
// synopsys translate_off
defparam \h_addr[6]~23 .lut_mask = 16'h3CCF;
defparam \h_addr[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y68_N23
dffeas \h_addr[6] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\h_addr[6]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\always7~1_combout ),
	.sload(gnd),
	.ena(\h_addr[6]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h_addr[6] .is_wysiwyg = "true";
defparam \h_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N20
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (cnt_h_addr[7] & (!\Add2~9 )) # (!cnt_h_addr[7] & ((\Add2~9 ) # (GND)))
// \Add2~11  = CARRY((!\Add2~9 ) # (!cnt_h_addr[7]))

	.dataa(cnt_h_addr[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h5A5F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N22
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (cnt_h_addr[8] & ((GND) # (!\Add2~11 ))) # (!cnt_h_addr[8] & (\Add2~11  $ (GND)))
// \Add2~13  = CARRY((cnt_h_addr[8]) # (!\Add2~11 ))

	.dataa(cnt_h_addr[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h5AAF;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N24
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (cnt_h_addr[9] & (\Add2~13  & VCC)) # (!cnt_h_addr[9] & (!\Add2~13 ))
// \Add2~15  = CARRY((!cnt_h_addr[9] & !\Add2~13 ))

	.dataa(gnd),
	.datab(cnt_h_addr[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'hC303;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N24
cycloneive_lcell_comb \h_addr[7]~25 (
// Equation(s):
// \h_addr[7]~25_combout  = (\Add2~10_combout  & (\h_addr[6]~24  & VCC)) # (!\Add2~10_combout  & (!\h_addr[6]~24 ))
// \h_addr[7]~26  = CARRY((!\Add2~10_combout  & !\h_addr[6]~24 ))

	.dataa(gnd),
	.datab(\Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_addr[6]~24 ),
	.combout(\h_addr[7]~25_combout ),
	.cout(\h_addr[7]~26 ));
// synopsys translate_off
defparam \h_addr[7]~25 .lut_mask = 16'hC303;
defparam \h_addr[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N26
cycloneive_lcell_comb \h_addr[8]~29 (
// Equation(s):
// \h_addr[8]~29_combout  = (\Add2~12_combout  & ((GND) # (!\h_addr[7]~26 ))) # (!\Add2~12_combout  & (\h_addr[7]~26  $ (GND)))
// \h_addr[8]~30  = CARRY((\Add2~12_combout ) # (!\h_addr[7]~26 ))

	.dataa(\Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_addr[7]~26 ),
	.combout(\h_addr[8]~29_combout ),
	.cout(\h_addr[8]~30 ));
// synopsys translate_off
defparam \h_addr[8]~29 .lut_mask = 16'h5AAF;
defparam \h_addr[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N28
cycloneive_lcell_comb \h_addr[9]~31 (
// Equation(s):
// \h_addr[9]~31_combout  = (\Add2~14_combout  & (\h_addr[8]~30  & VCC)) # (!\Add2~14_combout  & (!\h_addr[8]~30 ))
// \h_addr[9]~32  = CARRY((!\Add2~14_combout  & !\h_addr[8]~30 ))

	.dataa(\Add2~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_addr[8]~30 ),
	.combout(\h_addr[9]~31_combout ),
	.cout(\h_addr[9]~32 ));
// synopsys translate_off
defparam \h_addr[9]~31 .lut_mask = 16'hA505;
defparam \h_addr[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y68_N29
dffeas \h_addr[9] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\h_addr[9]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\always7~1_combout ),
	.sload(gnd),
	.ena(\h_addr[6]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h_addr[9] .is_wysiwyg = "true";
defparam \h_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y68_N27
dffeas \h_addr[8] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\h_addr[8]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\always7~1_combout ),
	.sload(gnd),
	.ena(\h_addr[6]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h_addr[8] .is_wysiwyg = "true";
defparam \h_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y68_N30
cycloneive_lcell_comb \flag_enable_out2~2 (
// Equation(s):
// \flag_enable_out2~2_combout  = (h_addr[9]) # (((h_addr[5] & h_addr[6])) # (!h_addr[8]))

	.dataa(h_addr[5]),
	.datab(h_addr[6]),
	.datac(h_addr[9]),
	.datad(h_addr[8]),
	.cin(gnd),
	.combout(\flag_enable_out2~2_combout ),
	.cout());
// synopsys translate_off
defparam \flag_enable_out2~2 .lut_mask = 16'hF8FF;
defparam \flag_enable_out2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N25
dffeas \h_addr[7] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\h_addr[7]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\always7~1_combout ),
	.sload(gnd),
	.ena(\h_addr[6]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h_addr[7] .is_wysiwyg = "true";
defparam \h_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y68_N16
cycloneive_lcell_comb \flag_enable_out2~1 (
// Equation(s):
// \flag_enable_out2~1_combout  = (h_addr[7]) # ((!v_addr[8] & ((!v_addr[7]) # (!v_addr[6]))))

	.dataa(v_addr[6]),
	.datab(v_addr[7]),
	.datac(h_addr[7]),
	.datad(v_addr[8]),
	.cin(gnd),
	.combout(\flag_enable_out2~1_combout ),
	.cout());
// synopsys translate_off
defparam \flag_enable_out2~1 .lut_mask = 16'hF0F7;
defparam \flag_enable_out2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N19
dffeas \h_addr[4] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\h_addr[4]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\always7~1_combout ),
	.sload(gnd),
	.ena(\h_addr[6]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h_addr[4] .is_wysiwyg = "true";
defparam \h_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y68_N11
dffeas \h_addr[0] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\h_addr[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\always7~1_combout ),
	.sload(gnd),
	.ena(\h_addr[6]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h_addr[0] .is_wysiwyg = "true";
defparam \h_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y68_N17
dffeas \h_addr[3] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\h_addr[3]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\always7~1_combout ),
	.sload(gnd),
	.ena(\h_addr[6]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h_addr[3] .is_wysiwyg = "true";
defparam \h_addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y68_N15
dffeas \h_addr[2] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\h_addr[2]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\always7~1_combout ),
	.sload(gnd),
	.ena(\h_addr[6]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h_addr[2] .is_wysiwyg = "true";
defparam \h_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y68_N13
dffeas \h_addr[1] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\h_addr[1]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\always7~1_combout ),
	.sload(gnd),
	.ena(\h_addr[6]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h_addr[1] .is_wysiwyg = "true";
defparam \h_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N0
cycloneive_lcell_comb \flag_enable_out2~3 (
// Equation(s):
// \flag_enable_out2~3_combout  = (h_addr[3] & ((h_addr[0]) # ((h_addr[2]) # (h_addr[1]))))

	.dataa(h_addr[0]),
	.datab(h_addr[3]),
	.datac(h_addr[2]),
	.datad(h_addr[1]),
	.cin(gnd),
	.combout(\flag_enable_out2~3_combout ),
	.cout());
// synopsys translate_off
defparam \flag_enable_out2~3 .lut_mask = 16'hCCC8;
defparam \flag_enable_out2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y68_N26
cycloneive_lcell_comb \flag_enable_out2~8 (
// Equation(s):
// \flag_enable_out2~8_combout  = (h_addr[5] & (!h_addr[4] & (!\flag_enable_out2~3_combout  & !h_addr[6]))) # (!h_addr[5] & (((h_addr[4] & \flag_enable_out2~3_combout )) # (!h_addr[6])))

	.dataa(h_addr[5]),
	.datab(h_addr[4]),
	.datac(\flag_enable_out2~3_combout ),
	.datad(h_addr[6]),
	.cin(gnd),
	.combout(\flag_enable_out2~8_combout ),
	.cout());
// synopsys translate_off
defparam \flag_enable_out2~8 .lut_mask = 16'h4057;
defparam \flag_enable_out2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N26
cycloneive_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = cnt_h_addr[10] $ (\Add2~15 )

	.dataa(cnt_h_addr[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'h5A5A;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N30
cycloneive_lcell_comb \h_addr[10]~33 (
// Equation(s):
// \h_addr[10]~33_combout  = \Add2~16_combout  $ (\h_addr[9]~32 )

	.dataa(gnd),
	.datab(\Add2~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\h_addr[9]~32 ),
	.combout(\h_addr[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \h_addr[10]~33 .lut_mask = 16'h3C3C;
defparam \h_addr[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y68_N31
dffeas \h_addr[10] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\h_addr[10]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\always7~1_combout ),
	.sload(gnd),
	.ena(\h_addr[6]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h_addr[10] .is_wysiwyg = "true";
defparam \h_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N22
cycloneive_lcell_comb \v_addr[9]~26 (
// Equation(s):
// \v_addr[9]~26_combout  = (cnt_v_addr[9] & (\v_addr[8]~25  & VCC)) # (!cnt_v_addr[9] & (!\v_addr[8]~25 ))
// \v_addr[9]~27  = CARRY((!cnt_v_addr[9] & !\v_addr[8]~25 ))

	.dataa(cnt_v_addr[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_addr[8]~25 ),
	.combout(\v_addr[9]~26_combout ),
	.cout(\v_addr[9]~27 ));
// synopsys translate_off
defparam \v_addr[9]~26 .lut_mask = 16'hA505;
defparam \v_addr[9]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y68_N23
dffeas \v_addr[9] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\v_addr[9]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\v_addr~32_combout ),
	.sload(gnd),
	.ena(\v_addr[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \v_addr[9] .is_wysiwyg = "true";
defparam \v_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N24
cycloneive_lcell_comb \v_addr[10]~28 (
// Equation(s):
// \v_addr[10]~28_combout  = \v_addr[9]~27  $ (cnt_v_addr[10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_v_addr[10]),
	.cin(\v_addr[9]~27 ),
	.combout(\v_addr[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \v_addr[10]~28 .lut_mask = 16'h0FF0;
defparam \v_addr[10]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y68_N25
dffeas \v_addr[10] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\v_addr[10]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\v_addr~32_combout ),
	.sload(gnd),
	.ena(\v_addr[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \v_addr[10] .is_wysiwyg = "true";
defparam \v_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y68_N28
cycloneive_lcell_comb \flag_enable_out2~4 (
// Equation(s):
// \flag_enable_out2~4_combout  = (h_addr[10]) # ((v_addr[9]) # (v_addr[10]))

	.dataa(h_addr[10]),
	.datab(v_addr[9]),
	.datac(v_addr[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\flag_enable_out2~4_combout ),
	.cout());
// synopsys translate_off
defparam \flag_enable_out2~4 .lut_mask = 16'hFEFE;
defparam \flag_enable_out2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y68_N8
cycloneive_lcell_comb \flag_enable_out2~9 (
// Equation(s):
// \flag_enable_out2~9_combout  = (\flag_enable_out2~2_combout ) # ((\flag_enable_out2~1_combout ) # ((\flag_enable_out2~8_combout ) # (\flag_enable_out2~4_combout )))

	.dataa(\flag_enable_out2~2_combout ),
	.datab(\flag_enable_out2~1_combout ),
	.datac(\flag_enable_out2~8_combout ),
	.datad(\flag_enable_out2~4_combout ),
	.cin(gnd),
	.combout(\flag_enable_out2~9_combout ),
	.cout());
// synopsys translate_off
defparam \flag_enable_out2~9 .lut_mask = 16'hFFFE;
defparam \flag_enable_out2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y68_N2
cycloneive_lcell_comb \flag_enable_out2~7 (
// Equation(s):
// \flag_enable_out2~7_combout  = (\flag_enable_out2~9_combout ) # ((\flag_enable_out2~6_combout  & ((v_addr[8]))) # (!\flag_enable_out2~6_combout  & ((\flag_enable_out2~0_combout ) # (!v_addr[8]))))

	.dataa(\flag_enable_out2~6_combout ),
	.datab(\flag_enable_out2~0_combout ),
	.datac(v_addr[8]),
	.datad(\flag_enable_out2~9_combout ),
	.cin(gnd),
	.combout(\flag_enable_out2~7_combout ),
	.cout());
// synopsys translate_off
defparam \flag_enable_out2~7 .lut_mask = 16'hFFE5;
defparam \flag_enable_out2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N10
cycloneive_lcell_comb \address[0]~0 (
// Equation(s):
// \address[0]~0_combout  = (\flag_enable_out2~7_combout  & ((\Equal6~1_combout ) # ((\Equal6~2_combout ) # (\Equal6~0_combout ))))

	.dataa(\Equal6~1_combout ),
	.datab(\Equal6~2_combout ),
	.datac(\flag_enable_out2~7_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \address[0]~0 .lut_mask = 16'hF0E0;
defparam \address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N30
cycloneive_lcell_comb \address[1]~3 (
// Equation(s):
// \address[1]~3_combout  = (\Add6~2_combout  & (((address[1] & \address[0]~0_combout )) # (!\address[0]~1_combout ))) # (!\Add6~2_combout  & (((address[1] & \address[0]~0_combout ))))

	.dataa(\Add6~2_combout ),
	.datab(\address[0]~1_combout ),
	.datac(address[1]),
	.datad(\address[0]~0_combout ),
	.cin(gnd),
	.combout(\address[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \address[1]~3 .lut_mask = 16'hF222;
defparam \address[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y67_N31
dffeas \address[1] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\address[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address[1] .is_wysiwyg = "true";
defparam \address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N12
cycloneive_lcell_comb \Equal6~2 (
// Equation(s):
// \Equal6~2_combout  = (((!address[3]) # (!address[2])) # (!address[0])) # (!address[1])

	.dataa(address[1]),
	.datab(address[0]),
	.datac(address[2]),
	.datad(address[3]),
	.cin(gnd),
	.combout(\Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~2 .lut_mask = 16'h7FFF;
defparam \Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y68_N24
cycloneive_lcell_comb \address[0]~1 (
// Equation(s):
// \address[0]~1_combout  = (\flag_enable_out2~7_combout ) # ((!\Equal6~2_combout  & (!\Equal6~1_combout  & !\Equal6~0_combout )))

	.dataa(\Equal6~2_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\flag_enable_out2~7_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \address[0]~1 .lut_mask = 16'hF0F1;
defparam \address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y67_N0
cycloneive_lcell_comb \address[0]~2 (
// Equation(s):
// \address[0]~2_combout  = (\Add6~0_combout  & (((address[0] & \address[0]~0_combout )) # (!\address[0]~1_combout ))) # (!\Add6~0_combout  & (((address[0] & \address[0]~0_combout ))))

	.dataa(\Add6~0_combout ),
	.datab(\address[0]~1_combout ),
	.datac(address[0]),
	.datad(\address[0]~0_combout ),
	.cin(gnd),
	.combout(\address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \address[0]~2 .lut_mask = 16'hF222;
defparam \address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y67_N1
dffeas \address[0] (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\address[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address[0] .is_wysiwyg = "true";
defparam \address[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk~2clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../CrazyBird.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 26435;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N28
cycloneive_lcell_comb \vga_r~0 (
// Equation(s):
// \vga_r~0_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\vga_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_r~0 .lut_mask = 16'hF000;
defparam \vga_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N29
dffeas \vga_r[0]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_r~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_r[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_r[0]~reg0 .is_wysiwyg = "true";
defparam \vga_r[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y66_N16
cycloneive_lcell_comb \vga_r~1 (
// Equation(s):
// \vga_r~1_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\vga_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_r~1 .lut_mask = 16'hF000;
defparam \vga_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y66_N17
dffeas \vga_r[1]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_r~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_r[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_r[1]~reg0 .is_wysiwyg = "true";
defparam \vga_r[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y68_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk~2clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../CrazyBird.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 26435;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y68_N0
cycloneive_lcell_comb \vga_r~2 (
// Equation(s):
// \vga_r~2_combout  = (\rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & \always7~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\always7~2_combout ),
	.cin(gnd),
	.combout(\vga_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_r~2 .lut_mask = 16'hF000;
defparam \vga_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y68_N1
dffeas \vga_r[2]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_r~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_r[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_r[2]~reg0 .is_wysiwyg = "true";
defparam \vga_r[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N22
cycloneive_lcell_comb \vga_r~3 (
// Equation(s):
// \vga_r~3_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a19 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\vga_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_r~3 .lut_mask = 16'hF000;
defparam \vga_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N23
dffeas \vga_r[3]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_r~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_r[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_r[3]~reg0 .is_wysiwyg = "true";
defparam \vga_r[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk~2clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../CrazyBird.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 26435;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N16
cycloneive_lcell_comb \vga_r~4 (
// Equation(s):
// \vga_r~4_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\vga_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_r~4 .lut_mask = 16'hF000;
defparam \vga_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y67_N17
dffeas \vga_r[4]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_r~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_r[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_r[4]~reg0 .is_wysiwyg = "true";
defparam \vga_r[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N8
cycloneive_lcell_comb \vga_r~5 (
// Equation(s):
// \vga_r~5_combout  = (\rom_inst|altsyncram_component|auto_generated|ram_block1a21  & \always7~2_combout )

	.dataa(gnd),
	.datab(\rom_inst|altsyncram_component|auto_generated|ram_block1a21 ),
	.datac(\always7~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_r~5 .lut_mask = 16'hC0C0;
defparam \vga_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N9
dffeas \vga_r[5]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_r~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_r[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_r[5]~reg0 .is_wysiwyg = "true";
defparam \vga_r[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y71_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk~2clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../CrazyBird.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 26435;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N26
cycloneive_lcell_comb \vga_r~6 (
// Equation(s):
// \vga_r~6_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\vga_r~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_r~6 .lut_mask = 16'hF000;
defparam \vga_r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N27
dffeas \vga_r[6]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_r~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_r[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_r[6]~reg0 .is_wysiwyg = "true";
defparam \vga_r[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N16
cycloneive_lcell_comb \vga_r~7 (
// Equation(s):
// \vga_r~7_combout  = (\rom_inst|altsyncram_component|auto_generated|ram_block1a23  & \always7~2_combout )

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a23 ),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_r~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_r~7 .lut_mask = 16'hA0A0;
defparam \vga_r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N17
dffeas \vga_r[7]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_r~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_r[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_r[7]~reg0 .is_wysiwyg = "true";
defparam \vga_r[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk~2clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../CrazyBird.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 26435;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFC164101400A0500DDE85032BA1041FFFFFFF3FFFF842FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFC010044411B274406200512EB4410FFFFFFF3FFFFD5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81010041156D440ECD0403BBE10BFFFFFFF3FFFFF3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF44140000719040EEC41007F847FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71414102D30011188100088037FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50400415D441145C01044017FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFDC00402240400729100501DFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF910458000544F810101FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC004001010BAD0401BFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1100400103610050FFFFFFFFFFFFF3FFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC440050010454EFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8E54045699FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20FC32FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N18
cycloneive_lcell_comb \vga_b~0 (
// Equation(s):
// \vga_b~0_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\vga_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b~0 .lut_mask = 16'hF000;
defparam \vga_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N19
dffeas \vga_b[0]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_b~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_b[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_b[0]~reg0 .is_wysiwyg = "true";
defparam \vga_b[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N24
cycloneive_lcell_comb \vga_b~1 (
// Equation(s):
// \vga_b~1_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a1 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\vga_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b~1 .lut_mask = 16'hF000;
defparam \vga_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N25
dffeas \vga_b[1]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_b~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_b[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_b[1]~reg0 .is_wysiwyg = "true";
defparam \vga_b[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y70_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk~2clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../CrazyBird.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 26435;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5BFFFFFFFFFFFFFFFFFFFFFFFFF5579555555A6E557E39554FB5D5557FFFFFF3FFFF956FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE555555555AE4555BF5555AE65556FFFFFFF3FFFFE57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF955555555FE95552E15556AF955BFFFFFFF3FFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE55555556AD55552E155557E556FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5555556A455555695555B555FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9555555D655556B55555555BFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFF555555EE55556995555557FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE55557E555556A5555556FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5556555555AE155556FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF955555555455555BFFFFFFFFFFFFF3FFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA555555555556BFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA55555556BFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA56AFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y70_N16
cycloneive_lcell_comb \vga_b~2 (
// Equation(s):
// \vga_b~2_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\vga_b~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b~2 .lut_mask = 16'hF000;
defparam \vga_b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y70_N17
dffeas \vga_b[2]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_b~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_b[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_b[2]~reg0 .is_wysiwyg = "true";
defparam \vga_b[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N6
cycloneive_lcell_comb \vga_b~3 (
// Equation(s):
// \vga_b~3_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a3 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\vga_b~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b~3 .lut_mask = 16'hF000;
defparam \vga_b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N7
dffeas \vga_b[3]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_b~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_b[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_b[3]~reg0 .is_wysiwyg = "true";
defparam \vga_b[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y69_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk~2clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../CrazyBird.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 26435;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFD7577FFFFF77D55DDF7FFFD75577D75FFFFFF3FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF5DD7DF5DD7FF775DF77F5DFFFFFFFFFFF3FFFF5D5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF757DF5DF55757555FFFFDF77DFF7FFFFFFF3FFFFD57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFDFFF55575FDDD57FDF7DD77FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75FDF7775D5F57D757DFFD5FD7FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FDF7F757DFFDD75F7FD5D75FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFF7FD7D555FD55D757FF57FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD777DF7DFDDDFFDD7FF77FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD5D7F77D555FFD777FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D55F7FFF75757FFFFFFFFFFFFFFF3FFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7D5FF7F777F77FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF757DFFFDD5FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75FF7FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N8
cycloneive_lcell_comb \vga_b~4 (
// Equation(s):
// \vga_b~4_combout  = (\rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & \always7~2_combout )

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_b~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b~4 .lut_mask = 16'hA0A0;
defparam \vga_b~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N9
dffeas \vga_b[4]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_b~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_b[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_b[4]~reg0 .is_wysiwyg = "true";
defparam \vga_b[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N0
cycloneive_lcell_comb \vga_b~5 (
// Equation(s):
// \vga_b~5_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\vga_b~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b~5 .lut_mask = 16'hF000;
defparam \vga_b~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N1
dffeas \vga_b[5]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_b~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_b[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_b[5]~reg0 .is_wysiwyg = "true";
defparam \vga_b[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk~2clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../CrazyBird.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 26435;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2FFFFFFFFFFFFFFFFFFFFFFFFFF2ACC2AAAA8953AAEF14AA80657AAA3FFFFFF3FFFF2A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFDAA6AAAAAB7D0AA4E06AAB492DAA9FFFFFFF3FFFFCE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2AAAAAAA88D8AAA0C2AAA6B7D6A3FFFFFFF3FFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAA5847AAA1D6AAA93FAAFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAA4A4AAAA48AAAA8116AFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2AAAAABF3AAAAE21AAAAE6A3FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFEEAAAA41DAAAA323AAAAAAEFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCAAAAB15AAAAEE6AAAAABFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAACDAAAAA662AAAABFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7A9AAAAAA8DAAAB5FFFFFFFFFFFFF3FFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD2AAAAAAA9AA0DFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAACFAAABDEABFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC183C94FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N22
cycloneive_lcell_comb \vga_b~6 (
// Equation(s):
// \vga_b~6_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\vga_b~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b~6 .lut_mask = 16'hF000;
defparam \vga_b~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N23
dffeas \vga_b[6]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_b~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_b[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_b[6]~reg0 .is_wysiwyg = "true";
defparam \vga_b[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N14
cycloneive_lcell_comb \vga_b~7 (
// Equation(s):
// \vga_b~7_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a7 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\vga_b~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_b~7 .lut_mask = 16'hF000;
defparam \vga_b~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N15
dffeas \vga_b[7]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_b~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_b[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_b[7]~reg0 .is_wysiwyg = "true";
defparam \vga_b[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk~2clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../CrazyBird.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 26435;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFFFF2AB2AAAAAA58CAAECB6AAAB7FAAAA3FFFFFF3FFFF6A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCAAAAAAAAA55EAAA3BAAAA1DDAAA8FFFFFFF3FFFFDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6AAAAAAABB97AAA9CAAAA95F7AA7FFFFFFF3FFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAAAAAAA82BEAAA9DAAAAAFDEA9FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBAAAAAA94AAAAABC6AAAA6EABBFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6AAAAAAA0AAAA862AAAAAAA7FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFEEAAAAB98AAAAD36AAAAAAEFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEAAAACAAAAA85EAAAAADFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEAA8AAAAAA5DAAAAADFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAAAAAABAAAA2FFFFFFFFFFFFF3FFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4EAAAAAAAAAAC7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FAAAAABC6FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF903C1BFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N4
cycloneive_lcell_comb \vga_g~0 (
// Equation(s):
// \vga_g~0_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\vga_g~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_g~0 .lut_mask = 16'hF000;
defparam \vga_g~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N5
dffeas \vga_g[0]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_g~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_g[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_g[0]~reg0 .is_wysiwyg = "true";
defparam \vga_g[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N30
cycloneive_lcell_comb \vga_g~1 (
// Equation(s):
// \vga_g~1_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a9 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\vga_g~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_g~1 .lut_mask = 16'hF000;
defparam \vga_g~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N31
dffeas \vga_g[1]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_g~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_g[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_g[1]~reg0 .is_wysiwyg = "true";
defparam \vga_g[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk~2clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../CrazyBird.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 26435;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78FFFFFFFFFFFFFFFFFFFFFFFFFD4014000000F1500BD14000FF060005FFFFFF3FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000002FD8000D50000FD38003FFFFFFF3FFFF589FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000005F40001F00003DF4007FFFFFFF3FFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000035620001F000003F80BFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000150000001C0000D000FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4000000E5800095400000005FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFD800000F700003E60000009FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8000B700000150000009FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000380000057000003FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6000000000000027FFFFFFFFFFFFF3FFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF000000000001DFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFA800008BD7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF763FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N12
cycloneive_lcell_comb \vga_g~2 (
// Equation(s):
// \vga_g~2_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\vga_g~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_g~2 .lut_mask = 16'hF000;
defparam \vga_g~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N13
dffeas \vga_g[2]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_g~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_g[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_g[2]~reg0 .is_wysiwyg = "true";
defparam \vga_g[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N2
cycloneive_lcell_comb \vga_g~3 (
// Equation(s):
// \vga_g~3_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a11 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\vga_g~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_g~3 .lut_mask = 16'hF000;
defparam \vga_g~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y67_N3
dffeas \vga_g[3]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_g~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_g[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_g[3]~reg0 .is_wysiwyg = "true";
defparam \vga_g[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y72_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk~2clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../CrazyBird.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 26435;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFF0058000000017003F2000092AD0003FFFFFF3FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000144000B900017880001FFFFFFF3FFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000011050003C0000127A00FFFFFFFF3FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00000000AD80000F000007DC01FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF300000006000001D00000F8033FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000010300002C00000000FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFCC00001B1000052C000000CFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000050000069C00000AFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC0000000001800000DFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000200007FFFFFFFFFFFFF3FFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE44000000000056FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81D000002D0FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD883049FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N10
cycloneive_lcell_comb \vga_g~4 (
// Equation(s):
// \vga_g~4_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\vga_g~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_g~4 .lut_mask = 16'hF000;
defparam \vga_g~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N11
dffeas \vga_g[4]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_g~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_g[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_g[4]~reg0 .is_wysiwyg = "true";
defparam \vga_g[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N20
cycloneive_lcell_comb \vga_g~5 (
// Equation(s):
// \vga_g~5_combout  = (\always7~2_combout  & \rom_inst|altsyncram_component|auto_generated|ram_block1a13 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always7~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\vga_g~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_g~5 .lut_mask = 16'hF000;
defparam \vga_g~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N21
dffeas \vga_g[5]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_g~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_g[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_g[5]~reg0 .is_wysiwyg = "true";
defparam \vga_g[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y67_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk~2clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../CrazyBird.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_mja1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 26435;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0BFFFFFFFFFFFFFFFFFFFFFFFFF4034000000A1D006D38000BB080007FFFFFF3FFFF401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000AA00007B00005E20001FFFFFFF3FFFFD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000FE80001D00002AF8007FFFFFFF3FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000016800002D000003E002FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000290000001800006000FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000C5000017400000007FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFF0000009D00002440000003FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003D000001A0000002FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001000000AE000002FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4000000000000006FFFFFFFFFFFFF3FFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000000000001BFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000001BFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5456BFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N16
cycloneive_lcell_comb \vga_g~6 (
// Equation(s):
// \vga_g~6_combout  = (\rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & \always7~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\always7~2_combout ),
	.cin(gnd),
	.combout(\vga_g~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_g~6 .lut_mask = 16'hF000;
defparam \vga_g~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y67_N17
dffeas \vga_g[6]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_g~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_g[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_g[6]~reg0 .is_wysiwyg = "true";
defparam \vga_g[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N6
cycloneive_lcell_comb \vga_g~7 (
// Equation(s):
// \vga_g~7_combout  = (\rom_inst|altsyncram_component|auto_generated|ram_block1a15  & \always7~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a15 ),
	.datad(\always7~2_combout ),
	.cin(gnd),
	.combout(\vga_g~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_g~7 .lut_mask = 16'hF000;
defparam \vga_g~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y67_N7
dffeas \vga_g[7]~reg0 (
	.clk(\vga_clk~2clkctrl_outclk ),
	.d(\vga_g~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_g[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_g[7]~reg0 .is_wysiwyg = "true";
defparam \vga_g[7]~reg0 .power_up = "low";
// synopsys translate_on

endmodule
