

Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Thu Feb 05 03:28:00 EST 2026

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          20821
FF:           22222
DSP:              1
BRAM:            58
URAM:             0
LATCH:            0
SRL:            673
CLB:           3807

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.232
CP achieved post-implementation: 5.240
Timing met
