Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 10 10:59:46 2022
| Host         : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.115        0.000                      0                10981        0.034        0.000                      0                10981        4.020        0.000                       0                  8525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.115        0.000                      0                10981        0.034        0.000                      0                10981        4.020        0.000                       0                  8525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 4.940ns (60.747%)  route 3.192ns (39.253%))
  Logic Levels:           8  (CARRY4=5 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.686     2.980    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.434 f  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           0.797     6.232    design_1_i/nnlayer_0/inst/output_V_U/DOADO[0]
    SLICE_X35Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.356 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_28/O
                         net (fo=1, routed)           0.000     6.356    design_1_i/nnlayer_0/inst/output_V_U/dout_i_28_n_11
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.888 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.888    design_1_i/nnlayer_0/inst/output_V_U/dout_i_17_n_11
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.222 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_23/O[1]
                         net (fo=2, routed)           0.800     8.022    design_1_i/nnlayer_0/inst/x_V_fu_216_p2__0[5]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.303     8.325 r  design_1_i/nnlayer_0/inst/dout_i_47/O
                         net (fo=1, routed)           0.000     8.325    design_1_i/nnlayer_0/inst/dout_i_47_n_11
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.857 r  design_1_i/nnlayer_0/inst/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.857    design_1_i/nnlayer_0/inst/dout_i_22_n_11
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  design_1_i/nnlayer_0/inst/dout_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/nnlayer_0/inst/dout_i_20_n_11
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.193 r  design_1_i/nnlayer_0/inst/dout_i_19/O[0]
                         net (fo=1, routed)           0.712     9.904    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/sub_ln712_fu_229_p2[12]
    SLICE_X34Y74         LUT3 (Prop_lut3_I0_O)        0.325    10.229 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout_i_4/O
                         net (fo=2, routed)           0.883    11.113    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/select_ln7_fu_235_p3[13]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.559    12.738    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.586    12.227    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 4.929ns (61.735%)  route 3.055ns (38.265%))
  Logic Levels:           8  (CARRY4=5 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.686     2.980    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.434 f  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           0.797     6.232    design_1_i/nnlayer_0/inst/output_V_U/DOADO[0]
    SLICE_X35Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.356 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_28/O
                         net (fo=1, routed)           0.000     6.356    design_1_i/nnlayer_0/inst/output_V_U/dout_i_28_n_11
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.888 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.888    design_1_i/nnlayer_0/inst/output_V_U/dout_i_17_n_11
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.222 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_23/O[1]
                         net (fo=2, routed)           0.800     8.022    design_1_i/nnlayer_0/inst/x_V_fu_216_p2__0[5]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.303     8.325 r  design_1_i/nnlayer_0/inst/dout_i_47/O
                         net (fo=1, routed)           0.000     8.325    design_1_i/nnlayer_0/inst/dout_i_47_n_11
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.857 r  design_1_i/nnlayer_0/inst/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.857    design_1_i/nnlayer_0/inst/dout_i_22_n_11
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  design_1_i/nnlayer_0/inst/dout_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/nnlayer_0/inst/dout_i_20_n_11
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.210 r  design_1_i/nnlayer_0/inst/dout_i_19/O[2]
                         net (fo=2, routed)           0.586     9.796    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/sub_ln712_fu_229_p2[14]
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.297    10.093 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout_i_2/O
                         net (fo=14, routed)          0.872    10.965    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/select_ln7_fu_235_p3[15]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.559    12.738    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.593    12.220    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 4.929ns (61.896%)  route 3.034ns (38.104%))
  Logic Levels:           8  (CARRY4=5 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.686     2.980    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.434 f  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           0.797     6.232    design_1_i/nnlayer_0/inst/output_V_U/DOADO[0]
    SLICE_X35Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.356 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_28/O
                         net (fo=1, routed)           0.000     6.356    design_1_i/nnlayer_0/inst/output_V_U/dout_i_28_n_11
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.888 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.888    design_1_i/nnlayer_0/inst/output_V_U/dout_i_17_n_11
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.222 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_23/O[1]
                         net (fo=2, routed)           0.800     8.022    design_1_i/nnlayer_0/inst/x_V_fu_216_p2__0[5]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.303     8.325 r  design_1_i/nnlayer_0/inst/dout_i_47/O
                         net (fo=1, routed)           0.000     8.325    design_1_i/nnlayer_0/inst/dout_i_47_n_11
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.857 r  design_1_i/nnlayer_0/inst/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.857    design_1_i/nnlayer_0/inst/dout_i_22_n_11
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  design_1_i/nnlayer_0/inst/dout_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/nnlayer_0/inst/dout_i_20_n_11
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.210 r  design_1_i/nnlayer_0/inst/dout_i_19/O[2]
                         net (fo=2, routed)           0.586     9.796    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/sub_ln712_fu_229_p2[14]
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.297    10.093 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout_i_2/O
                         net (fo=14, routed)          0.851    10.944    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/select_ln7_fu_235_p3[15]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.559    12.738    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.593    12.220    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 4.929ns (62.049%)  route 3.015ns (37.951%))
  Logic Levels:           8  (CARRY4=5 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.686     2.980    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.434 f  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           0.797     6.232    design_1_i/nnlayer_0/inst/output_V_U/DOADO[0]
    SLICE_X35Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.356 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_28/O
                         net (fo=1, routed)           0.000     6.356    design_1_i/nnlayer_0/inst/output_V_U/dout_i_28_n_11
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.888 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.888    design_1_i/nnlayer_0/inst/output_V_U/dout_i_17_n_11
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.222 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_23/O[1]
                         net (fo=2, routed)           0.800     8.022    design_1_i/nnlayer_0/inst/x_V_fu_216_p2__0[5]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.303     8.325 r  design_1_i/nnlayer_0/inst/dout_i_47/O
                         net (fo=1, routed)           0.000     8.325    design_1_i/nnlayer_0/inst/dout_i_47_n_11
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.857 r  design_1_i/nnlayer_0/inst/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.857    design_1_i/nnlayer_0/inst/dout_i_22_n_11
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  design_1_i/nnlayer_0/inst/dout_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/nnlayer_0/inst/dout_i_20_n_11
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.210 r  design_1_i/nnlayer_0/inst/dout_i_19/O[2]
                         net (fo=2, routed)           0.586     9.796    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/sub_ln712_fu_229_p2[14]
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.297    10.093 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout_i_2/O
                         net (fo=14, routed)          0.832    10.924    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/select_ln7_fu_235_p3[15]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.559    12.738    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.593    12.220    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 4.929ns (62.049%)  route 3.015ns (37.951%))
  Logic Levels:           8  (CARRY4=5 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.686     2.980    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.434 f  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           0.797     6.232    design_1_i/nnlayer_0/inst/output_V_U/DOADO[0]
    SLICE_X35Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.356 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_28/O
                         net (fo=1, routed)           0.000     6.356    design_1_i/nnlayer_0/inst/output_V_U/dout_i_28_n_11
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.888 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.888    design_1_i/nnlayer_0/inst/output_V_U/dout_i_17_n_11
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.222 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_23/O[1]
                         net (fo=2, routed)           0.800     8.022    design_1_i/nnlayer_0/inst/x_V_fu_216_p2__0[5]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.303     8.325 r  design_1_i/nnlayer_0/inst/dout_i_47/O
                         net (fo=1, routed)           0.000     8.325    design_1_i/nnlayer_0/inst/dout_i_47_n_11
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.857 r  design_1_i/nnlayer_0/inst/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.857    design_1_i/nnlayer_0/inst/dout_i_22_n_11
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  design_1_i/nnlayer_0/inst/dout_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/nnlayer_0/inst/dout_i_20_n_11
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.210 r  design_1_i/nnlayer_0/inst/dout_i_19/O[2]
                         net (fo=2, routed)           0.586     9.796    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/sub_ln712_fu_229_p2[14]
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.297    10.093 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout_i_2/O
                         net (fo=14, routed)          0.832    10.924    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/select_ln7_fu_235_p3[15]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.559    12.738    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.593    12.220    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout__0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 4.940ns (62.194%)  route 3.003ns (37.806%))
  Logic Levels:           8  (CARRY4=5 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.686     2.980    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.434 f  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           0.797     6.232    design_1_i/nnlayer_0/inst/output_V_U/DOADO[0]
    SLICE_X35Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.356 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_28/O
                         net (fo=1, routed)           0.000     6.356    design_1_i/nnlayer_0/inst/output_V_U/dout_i_28_n_11
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.888 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.888    design_1_i/nnlayer_0/inst/output_V_U/dout_i_17_n_11
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.222 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_23/O[1]
                         net (fo=2, routed)           0.800     8.022    design_1_i/nnlayer_0/inst/x_V_fu_216_p2__0[5]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.303     8.325 r  design_1_i/nnlayer_0/inst/dout_i_47/O
                         net (fo=1, routed)           0.000     8.325    design_1_i/nnlayer_0/inst/dout_i_47_n_11
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.857 r  design_1_i/nnlayer_0/inst/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.857    design_1_i/nnlayer_0/inst/dout_i_22_n_11
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  design_1_i/nnlayer_0/inst/dout_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/nnlayer_0/inst/dout_i_20_n_11
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.193 r  design_1_i/nnlayer_0/inst/dout_i_19/O[0]
                         net (fo=1, routed)           0.712     9.904    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/sub_ln712_fu_229_p2[12]
    SLICE_X34Y74         LUT3 (Prop_lut3_I0_O)        0.325    10.229 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout_i_4/O
                         net (fo=2, routed)           0.694    10.923    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/select_ln7_fu_235_p3[13]
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout__0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.557    12.736    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout__0/CLK
                         clock pessimism              0.229    12.966    
                         clock uncertainty           -0.154    12.811    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.586    12.225    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout__0
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 4.891ns (61.859%)  route 3.016ns (38.141%))
  Logic Levels:           7  (CARRY4=4 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.686     2.980    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.434 f  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           0.797     6.232    design_1_i/nnlayer_0/inst/output_V_U/DOADO[0]
    SLICE_X35Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.356 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_28/O
                         net (fo=1, routed)           0.000     6.356    design_1_i/nnlayer_0/inst/output_V_U/dout_i_28_n_11
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.888 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.888    design_1_i/nnlayer_0/inst/output_V_U/dout_i_17_n_11
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.222 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_23/O[1]
                         net (fo=2, routed)           0.800     8.022    design_1_i/nnlayer_0/inst/x_V_fu_216_p2__0[5]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.303     8.325 r  design_1_i/nnlayer_0/inst/dout_i_47/O
                         net (fo=1, routed)           0.000     8.325    design_1_i/nnlayer_0/inst/dout_i_47_n_11
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.857 r  design_1_i/nnlayer_0/inst/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.857    design_1_i/nnlayer_0/inst/dout_i_22_n_11
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.170 r  design_1_i/nnlayer_0/inst/dout_i_20/O[3]
                         net (fo=1, routed)           0.478     9.648    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/sub_ln712_fu_229_p2[11]
    SLICE_X34Y73         LUT3 (Prop_lut3_I0_O)        0.299     9.947 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout_i_5/O
                         net (fo=2, routed)           0.940    10.887    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/select_ln7_fu_235_p3[12]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.559    12.738    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.586    12.227    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 4.929ns (63.235%)  route 2.866ns (36.765%))
  Logic Levels:           8  (CARRY4=5 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.686     2.980    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.434 f  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           0.797     6.232    design_1_i/nnlayer_0/inst/output_V_U/DOADO[0]
    SLICE_X35Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.356 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_28/O
                         net (fo=1, routed)           0.000     6.356    design_1_i/nnlayer_0/inst/output_V_U/dout_i_28_n_11
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.888 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.888    design_1_i/nnlayer_0/inst/output_V_U/dout_i_17_n_11
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.222 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_23/O[1]
                         net (fo=2, routed)           0.800     8.022    design_1_i/nnlayer_0/inst/x_V_fu_216_p2__0[5]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.303     8.325 r  design_1_i/nnlayer_0/inst/dout_i_47/O
                         net (fo=1, routed)           0.000     8.325    design_1_i/nnlayer_0/inst/dout_i_47_n_11
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.857 r  design_1_i/nnlayer_0/inst/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.857    design_1_i/nnlayer_0/inst/dout_i_22_n_11
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  design_1_i/nnlayer_0/inst/dout_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/nnlayer_0/inst/dout_i_20_n_11
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.210 r  design_1_i/nnlayer_0/inst/dout_i_19/O[2]
                         net (fo=2, routed)           0.586     9.796    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/sub_ln712_fu_229_p2[14]
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.297    10.093 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout_i_2/O
                         net (fo=14, routed)          0.683    10.775    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/select_ln7_fu_235_p3[15]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.559    12.738    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.593    12.220    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 4.929ns (63.235%)  route 2.866ns (36.765%))
  Logic Levels:           8  (CARRY4=5 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.686     2.980    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.434 f  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           0.797     6.232    design_1_i/nnlayer_0/inst/output_V_U/DOADO[0]
    SLICE_X35Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.356 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_28/O
                         net (fo=1, routed)           0.000     6.356    design_1_i/nnlayer_0/inst/output_V_U/dout_i_28_n_11
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.888 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.888    design_1_i/nnlayer_0/inst/output_V_U/dout_i_17_n_11
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.222 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_23/O[1]
                         net (fo=2, routed)           0.800     8.022    design_1_i/nnlayer_0/inst/x_V_fu_216_p2__0[5]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.303     8.325 r  design_1_i/nnlayer_0/inst/dout_i_47/O
                         net (fo=1, routed)           0.000     8.325    design_1_i/nnlayer_0/inst/dout_i_47_n_11
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.857 r  design_1_i/nnlayer_0/inst/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.857    design_1_i/nnlayer_0/inst/dout_i_22_n_11
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  design_1_i/nnlayer_0/inst/dout_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/nnlayer_0/inst/dout_i_20_n_11
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.210 r  design_1_i/nnlayer_0/inst/dout_i_19/O[2]
                         net (fo=2, routed)           0.586     9.796    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/sub_ln712_fu_229_p2[14]
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.297    10.093 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout_i_2/O
                         net (fo=14, routed)          0.683    10.775    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/select_ln7_fu_235_p3[15]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.559    12.738    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.593    12.220    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 4.929ns (63.235%)  route 2.866ns (36.765%))
  Logic Levels:           8  (CARRY4=5 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.686     2.980    design_1_i/nnlayer_0/inst/output_V_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.434 f  design_1_i/nnlayer_0/inst/output_V_U/ram_reg/DOADO[0]
                         net (fo=6, routed)           0.797     6.232    design_1_i/nnlayer_0/inst/output_V_U/DOADO[0]
    SLICE_X35Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.356 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_28/O
                         net (fo=1, routed)           0.000     6.356    design_1_i/nnlayer_0/inst/output_V_U/dout_i_28_n_11
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.888 r  design_1_i/nnlayer_0/inst/output_V_U/dout_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.888    design_1_i/nnlayer_0/inst/output_V_U/dout_i_17_n_11
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.222 f  design_1_i/nnlayer_0/inst/output_V_U/dout_i_23/O[1]
                         net (fo=2, routed)           0.800     8.022    design_1_i/nnlayer_0/inst/x_V_fu_216_p2__0[5]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.303     8.325 r  design_1_i/nnlayer_0/inst/dout_i_47/O
                         net (fo=1, routed)           0.000     8.325    design_1_i/nnlayer_0/inst/dout_i_47_n_11
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.857 r  design_1_i/nnlayer_0/inst/dout_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.857    design_1_i/nnlayer_0/inst/dout_i_22_n_11
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  design_1_i/nnlayer_0/inst/dout_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.971    design_1_i/nnlayer_0/inst/dout_i_20_n_11
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.210 r  design_1_i/nnlayer_0/inst/dout_i_19/O[2]
                         net (fo=2, routed)           0.586     9.796    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/sub_ln712_fu_229_p2[14]
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.297    10.093 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout_i_2/O
                         net (fo=14, routed)          0.683    10.775    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/select_ln7_fu_235_p3[15]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.559    12.738    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/ap_clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.593    12.220    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_24s_26ns_50_1_1_U12/dout
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  1.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[4].remd_tmp_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[5].remd_tmp_reg[6][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.226ns (47.596%)  route 0.249ns (52.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.577     0.913    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X28Y99         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[4].remd_tmp_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[4].remd_tmp_reg[5][9]/Q
                         net (fo=3, routed)           0.249     1.289    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[4].remd_tmp_reg[5]_11[9]
    SLICE_X28Y100        LUT3 (Prop_lut3_I0_O)        0.098     1.387 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[5].remd_tmp[6][10]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[5].remd_tmp[6][10]_i_1_n_11
    SLICE_X28Y100        FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[5].remd_tmp_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.931     1.297    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X28Y100        FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[5].remd_tmp_reg[6][10]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[5].remd_tmp_reg[6][10]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].dividend_tmp_reg[47][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[55].dividend_tmp_reg[56][9]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.984%)  route 0.246ns (60.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.539     0.875    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X50Y74         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].dividend_tmp_reg[47][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.164     1.039 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].dividend_tmp_reg[47][0]__0/Q
                         net (fo=1, routed)           0.246     1.285    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].dividend_tmp_reg[47][0]__0_n_11
    SLICE_X42Y72         SRL16E                                       r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[55].dividend_tmp_reg[56][9]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.811     1.177    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X42Y72         SRL16E                                       r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[55].dividend_tmp_reg[56][9]_srl9/CLK
                         clock pessimism             -0.035     1.142    
    SLICE_X42Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.251    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[55].dividend_tmp_reg[56][9]_srl9
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[9].divisor_tmp_reg[10][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[10].divisor_tmp_reg[11][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.373%)  route 0.214ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.637     0.973    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X46Y109        FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[9].divisor_tmp_reg[10][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[9].divisor_tmp_reg[10][23]/Q
                         net (fo=2, routed)           0.214     1.351    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[9].divisor_tmp_reg[10]_32[23]
    SLICE_X50Y108        FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[10].divisor_tmp_reg[11][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.905     1.271    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X50Y108        FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[10].divisor_tmp_reg[11][23]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.083     1.315    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[10].divisor_tmp_reg[11][23]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.925%)  route 0.210ns (53.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.542     0.878    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47][51]/Q
                         net (fo=3, routed)           0.210     1.229    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47]_94[51]
    SLICE_X48Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.274 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp[48][52]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp[48][52]_i_1_n_11
    SLICE_X48Y71         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.812     1.178    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][52]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X48Y71         FDRE (Hold_fdre_C_D)         0.092     1.235    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][52]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[30].divisor_tmp_reg[31][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[31].divisor_tmp_reg[32][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.067%)  route 0.220ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.548     0.884    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X53Y84         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[30].divisor_tmp_reg[31][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[30].divisor_tmp_reg[31][32]/Q
                         net (fo=2, routed)           0.220     1.245    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[30].divisor_tmp_reg[31]_74[32]
    SLICE_X49Y81         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[31].divisor_tmp_reg[32][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.815     1.181    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X49Y81         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[31].divisor_tmp_reg[32][32]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.057     1.203    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[31].divisor_tmp_reg[32][32]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[21].remd_tmp_reg[22][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.340ns (66.875%)  route 0.168ns (33.125%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.556     0.892    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X48Y99         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[21].remd_tmp_reg[22][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[21].remd_tmp_reg[22][20]/Q
                         net (fo=3, routed)           0.168     1.201    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[21].remd_tmp_reg[22]_45[20]
    SLICE_X50Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.246 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/cal_tmp[22]_carry__4_i_3/O
                         net (fo=1, routed)           0.000     1.246    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/cal_tmp[22]_carry__4_i_3_n_11
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.400 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/cal_tmp[22]_carry__4/CO[2]
                         net (fo=24, routed)          0.000     1.400    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/cal_tmp[22]_carry__4_n_12
    SLICE_X50Y100        FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.907     1.273    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/ap_clk
    SLICE_X50Y100        FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][0]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.120     1.358    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/sdiv_24ns_17s_24_28_1_U30/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][0]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/sum_V_fu_84_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/sum_V_fu_84_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.420ns (84.018%)  route 0.080ns (15.982%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.557     0.893    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/sum_V_fu_84_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/sum_V_fu_84_reg[32]/Q
                         net (fo=5, routed)           0.079     1.113    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/sum_V_fu_84_reg[34]_0[1]
    SLICE_X37Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.260 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/sum_V_fu_84_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/sum_V_fu_84_reg[31]_i_1_n_11
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.299 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/sum_V_fu_84_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.299    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/sum_V_fu_84_reg[35]_i_1_n_11
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.338 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/sum_V_fu_84_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.338    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/sum_V_fu_84_reg[39]_i_1_n_11
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.392 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/sum_V_fu_84_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.392    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_186
    SLICE_X37Y100        FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/sum_V_fu_84_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.911     1.277    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    SLICE_X37Y100        FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/sum_V_fu_84_reg[43]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/sum_V_fu_84_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.852%)  route 0.220ns (54.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.548     0.884    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X51Y64         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47][25]/Q
                         net (fo=3, routed)           0.220     1.244    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47]_94[25]
    SLICE_X48Y64         LUT3 (Prop_lut3_I0_O)        0.045     1.289 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp[48][26]_i_1/O
                         net (fo=1, routed)           0.000     1.289    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp[48][26]_i_1_n_11
    SLICE_X48Y64         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.819     1.185    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X48Y64         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][26]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][26]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.852%)  route 0.220ns (54.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.548     0.884    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X51Y65         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47][29]/Q
                         net (fo=3, routed)           0.220     1.244    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47]_94[29]
    SLICE_X48Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.289 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp[48][30]_i_1/O
                         net (fo=1, routed)           0.000     1.289    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp[48][30]_i_1_n_11
    SLICE_X48Y65         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.818     1.184    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X48Y65         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][30]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.092     1.241    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][30]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47][41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.852%)  route 0.220ns (54.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.545     0.881    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X51Y68         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47][41]/Q
                         net (fo=3, routed)           0.220     1.241    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[46].remd_tmp_reg[47]_94[41]
    SLICE_X48Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.286 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp[48][42]_i_1/O
                         net (fo=1, routed)           0.000     1.286    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp[48][42]_i_1_n_11
    SLICE_X48Y68         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.815     1.181    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/ap_clk
    SLICE_X48Y68         FDRE                                         r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][42]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.092     1.238    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235/udiv_56ns_64ns_16_60_1_U24/nnlayer_udiv_56ns_64ns_16_60_1_divider_u/loop[47].remd_tmp_reg[48][42]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y37   design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y39   design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  design_1_i/nnlayer_0/inst/control_s_axi_U/int_bias/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12  design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_r/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28  design_1_i/nnlayer_0/inst/control_s_axi_U/int_output_r/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15  design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   design_1_i/nnlayer_0/inst/control_s_axi_U/int_weights/mem_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y79  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/ap_enable_reg_pp0_iter28_reg_srl27___grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_enable_reg_pp0_iter28_reg_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y79  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/ap_enable_reg_pp0_iter28_reg_srl27___grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_enable_reg_pp0_iter28_reg_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/ap_loop_exit_ready_pp0_iter28_reg_reg_srl28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/ap_loop_exit_ready_pp0_iter28_reg_reg_srl28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y75  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/zext_ln32_reg_209_pp0_iter28_reg_reg[0]_srl28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y75  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/zext_ln32_reg_209_pp0_iter28_reg_reg[0]_srl28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y75  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/zext_ln32_reg_209_pp0_iter28_reg_reg[1]_srl28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y75  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/zext_ln32_reg_209_pp0_iter28_reg_reg[1]_srl28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/zext_ln32_reg_209_pp0_iter28_reg_reg[2]_srl28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/zext_ln32_reg_209_pp0_iter28_reg_reg[2]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y79  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/ap_enable_reg_pp0_iter28_reg_srl27___grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_enable_reg_pp0_iter28_reg_r/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y79  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/ap_enable_reg_pp0_iter28_reg_srl27___grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_enable_reg_pp0_iter28_reg_r/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/ap_loop_exit_ready_pp0_iter28_reg_reg_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/ap_loop_exit_ready_pp0_iter28_reg_reg_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y75  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/zext_ln32_reg_209_pp0_iter28_reg_reg[0]_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y75  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/zext_ln32_reg_209_pp0_iter28_reg_reg[0]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y75  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/zext_ln32_reg_209_pp0_iter28_reg_reg[1]_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y75  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/zext_ln32_reg_209_pp0_iter28_reg_reg[1]_srl28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/zext_ln32_reg_209_pp0_iter28_reg_reg[2]_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184/zext_ln32_reg_209_pp0_iter28_reg_reg[2]_srl28/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.381ns  (logic 0.124ns (5.208%)  route 2.257ns (94.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.820     1.820    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y114        LUT1 (Prop_lut1_I0_O)        0.124     1.944 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.438     2.381    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y116        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.688     2.867    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y116        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.045ns (5.107%)  route 0.836ns (94.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.671     0.671    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y114        LUT1 (Prop_lut1_I0_O)        0.045     0.716 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.166     0.881    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y116        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        0.922     1.288    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y116        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_106
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.570     2.749    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_96
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.570     2.749    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_95
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.570     2.749    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_94
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.570     2.749    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_93
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.570     2.749    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_92
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.570     2.749    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_91
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.570     2.749    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_90
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.570     2.749    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_89
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.570     2.749    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_88
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.570     2.749    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_106
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.743     3.037    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_96
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.743     3.037    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_95
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.743     3.037    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_94
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.743     3.037    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_93
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.743     3.037    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_92
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.743     3.037    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_91
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.743     3.037    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_90
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.743     3.037    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_89
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.743     3.037    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK

Slack:                    inf
  Source:                 design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1                      0.000     0.000 r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14/dout__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/mul_32ns_26ns_42_1_1_U14_n_88
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8527, routed)        1.743     3.037    design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/ap_clk
    DSP48_X2Y39          DSP48E1                                      r  design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224/tmp_5_reg_579_reg__0/CLK





