{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710070572854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710070572854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 15:06:12 2024 " "Processing started: Sun Mar 10 15:06:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710070572854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710070572854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part7c -c Part7c " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part7c -c Part7c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710070572854 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710070573173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "ps2/PS2_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/ps2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "ps2/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/ps2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "ps2/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/ps2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qm71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qm71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qm71 " "Found entity 1: altsyncram_qm71" {  } { { "db/altsyncram_qm71.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_qm71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pm71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pm71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pm71 " "Found entity 1: altsyncram_pm71" {  } { { "db/altsyncram_pm71.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_pm71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_om71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_om71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_om71 " "Found entity 1: altsyncram_om71" {  } { { "db/altsyncram_om71.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_om71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nm71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nm71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nm71 " "Found entity 1: altsyncram_nm71" {  } { { "db/altsyncram_nm71.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_nm71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mm71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mm71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mm71 " "Found entity 1: altsyncram_mm71" {  } { { "db/altsyncram_mm71.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_mm71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lm71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lm71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lm71 " "Found entity 1: altsyncram_lm71" {  } { { "db/altsyncram_lm71.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_lm71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_km71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_km71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_km71 " "Found entity 1: altsyncram_km71" {  } { { "db/altsyncram_km71.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_km71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "audio/Audio_Clock.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_and_Video_Config " "Found entity 1: Audio_and_Video_Config" {  } { { "audio/Audio_and_Video_Config.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_and_Video_Config.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "audio/Altera_UP_Slow_Clock_Generator.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Slow_Clock_Generator.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "audio/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_I2C_AV_Auto_Initialize.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "audio/Altera_UP_I2C.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_I2C.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "audio/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 synthesizer " "Found entity 1: synthesizer" {  } { { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part7c.v 1 1 " "Found 1 design units, including 1 entities, in source file part7c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part7c " "Found entity 1: Part7c" {  } { { "Part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/Part7c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573497 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "handshake_p3.v(24) " "Verilog HDL warning at handshake_p3.v(24): extended using \"x\" or \"z\"" {  } { { "handshake_p3.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/handshake_p3.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1710070573497 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "handshake_p3.v(43) " "Verilog HDL warning at handshake_p3.v(43): extended using \"x\" or \"z\"" {  } { { "handshake_p3.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/handshake_p3.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1710070573497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "handshake_p3.v 1 1 " "Found 1 design units, including 1 entities, in source file handshake_p3.v" { { "Info" "ISGN_ENTITY_NAME" "1 handshake_p3 " "Found entity 1: handshake_p3" {  } { { "handshake_p3.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/handshake_p3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "handshake_p1.v 1 1 " "Found 1 design units, including 1 entities, in source file handshake_p1.v" { { "Info" "ISGN_ENTITY_NAME" "1 handshake_p1 " "Found entity 1: handshake_p1" {  } { { "handshake_p1.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/handshake_p1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.v 1 1 " "Found 1 design units, including 1 entities, in source file generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "generator.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part7c " "Elaborating entity \"Part7c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710070573599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handshake_p3 handshake_p3:h " "Elaborating entity \"handshake_p3\" for hierarchy \"handshake_p3:h\"" {  } { { "part7c.v" "h" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 handshake_p3.v(33) " "Verilog HDL assignment warning at handshake_p3.v(33): truncated value with size 32 to match size of target (3)" {  } { { "handshake_p3.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/handshake_p3.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710070573603 "|Part7c|handshake_p3:h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:PS2\"" {  } { { "part7c.v" "PS2" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "ps2/PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/ps2/PS2_Controller.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "ps2/PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/ps2/PS2_Controller.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthesizer synthesizer:s " "Elaborating entity \"synthesizer\" for hierarchy \"synthesizer:s\"" {  } { { "part7c.v" "s" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 synthesizer.v(24) " "Verilog HDL assignment warning at synthesizer.v(24): truncated value with size 32 to match size of target (7)" {  } { { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710070573620 "|Part7c|synthesizer:s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller synthesizer:s\|Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\"" {  } { { "synthesizer.v" "Audio_Controller" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio/Audio_Controller.v" "Bit_Clock_Edges" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio/Audio_Controller.v" "Audio_In_Deserializer" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "audio/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "audio/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "audio/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070573668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573668 ""}  } { { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710070573668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5041 " "Found entity 1: scfifo_5041" {  } { { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5041 synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated " "Elaborating entity \"scfifo_5041\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_on31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_on31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_on31 " "Found entity 1: a_dpfifo_on31" {  } { { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_on31 synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo " "Elaborating entity \"a_dpfifo_on31\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\"" {  } { { "db/scfifo_5041.tdf" "dpfifo" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc81 " "Found entity 1: altsyncram_rc81" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rc81 synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram " "Elaborating entity \"altsyncram_rc81\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\"" {  } { { "db/a_dpfifo_on31.tdf" "FIFOram" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_on31.tdf" "almost_full_comparer" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_on31.tdf" "three_comparison" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_on31.tdf" "rd_ptr_msb" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_on31.tdf" "usedw_counter" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710070573943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710070573943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_on31.tdf" "wr_ptr" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio/Audio_Controller.v" "Audio_Out_Serializer" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070573977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "audio/Audio_Controller.v" "Audio_Clock" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "audio/Audio_Clock.v" "altpll_component" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "audio/Audio_Clock.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574069 ""}  } { { "audio/Audio_Clock.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710070574069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_and_Video_Config synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_and_Video_Config:Audio_Config " "Elaborating entity \"Audio_and_Video_Config\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_and_Video_Config:Audio_Config\"" {  } { { "audio/Audio_Controller.v" "Audio_Config" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574073 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transfer_is_read Audio_and_Video_Config.v(134) " "Verilog HDL or VHDL warning at Audio_and_Video_Config.v(134): object \"transfer_is_read\" assigned a value but never read" {  } { { "audio/Audio_and_Video_Config.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_and_Video_Config.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710070574073 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_and_Video_Config:Audio_Config\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_and_Video_Config:Audio_Config\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "audio/Audio_and_Video_Config.v" "Clock_Generator_400KHz" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_and_Video_Config.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_and_Video_Config:Audio_Config\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_and_Video_Config:Audio_Config\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "audio/Audio_and_Video_Config.v" "Auto_Initialize" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_and_Video_Config.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Altera_UP_I2C_AV_Auto_Initialize.v(275) " "Verilog HDL assignment warning at Altera_UP_I2C_AV_Auto_Initialize.v(275): truncated value with size 32 to match size of target (26)" {  } { { "audio/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_I2C_AV_Auto_Initialize.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710070574079 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_and_Video_Config:Audio_Config\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_and_Video_Config:Audio_Config\|Altera_UP_I2C:I2C_Controller\"" {  } { { "audio/Audio_and_Video_Config.v" "I2C_Controller" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_and_Video_Config.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator synthesizer:s\|generator:gen " "Elaborating entity \"generator\" for hierarchy \"synthesizer:s\|generator:gen\"" {  } { { "synthesizer.v" "gen" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 synthesizer:s\|generator:gen\|lpm_rom0:ROM " "Elaborating entity \"lpm_rom0\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROM\"" {  } { { "generator.v" "ROM" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/generator.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer:s\|generator:gen\|lpm_rom0:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROM\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "altsyncram_component" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer:s\|generator:gen\|lpm_rom0:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"synthesizer:s\|generator:gen\|lpm_rom0:ROM\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer:s\|generator:gen\|lpm_rom0:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"synthesizer:s\|generator:gen\|lpm_rom0:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sinc3.mif " "Parameter \"init_file\" = \"sinc3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""}  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710070574113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mm71 synthesizer:s\|generator:gen\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_mm71:auto_generated " "Elaborating entity \"altsyncram_mm71\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_mm71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 synthesizer:s\|generator:gen\|lpm_rom0:ROMd3 " "Elaborating entity \"lpm_rom0\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMd3\"" {  } { { "generator.v" "ROMd3" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/generator.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer:s\|generator:gen\|lpm_rom0:ROMd3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMd3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "altsyncram_component" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer:s\|generator:gen\|lpm_rom0:ROMd3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"synthesizer:s\|generator:gen\|lpm_rom0:ROMd3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer:s\|generator:gen\|lpm_rom0:ROMd3\|altsyncram:altsyncram_component " "Instantiated megafunction \"synthesizer:s\|generator:gen\|lpm_rom0:ROMd3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sind3.mif " "Parameter \"init_file\" = \"sind3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574128 ""}  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710070574128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nm71 synthesizer:s\|generator:gen\|lpm_rom0:ROMd3\|altsyncram:altsyncram_component\|altsyncram_nm71:auto_generated " "Elaborating entity \"altsyncram_nm71\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMd3\|altsyncram:altsyncram_component\|altsyncram_nm71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 synthesizer:s\|generator:gen\|lpm_rom0:ROMe3 " "Elaborating entity \"lpm_rom0\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMe3\"" {  } { { "generator.v" "ROMe3" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/generator.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer:s\|generator:gen\|lpm_rom0:ROMe3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMe3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "altsyncram_component" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer:s\|generator:gen\|lpm_rom0:ROMe3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"synthesizer:s\|generator:gen\|lpm_rom0:ROMe3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer:s\|generator:gen\|lpm_rom0:ROMe3\|altsyncram:altsyncram_component " "Instantiated megafunction \"synthesizer:s\|generator:gen\|lpm_rom0:ROMe3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine3.mif " "Parameter \"init_file\" = \"sine3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""}  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710070574139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_om71 synthesizer:s\|generator:gen\|lpm_rom0:ROMe3\|altsyncram:altsyncram_component\|altsyncram_om71:auto_generated " "Elaborating entity \"altsyncram_om71\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMe3\|altsyncram:altsyncram_component\|altsyncram_om71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 synthesizer:s\|generator:gen\|lpm_rom0:ROMf3 " "Elaborating entity \"lpm_rom0\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMf3\"" {  } { { "generator.v" "ROMf3" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/generator.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer:s\|generator:gen\|lpm_rom0:ROMf3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMf3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "altsyncram_component" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer:s\|generator:gen\|lpm_rom0:ROMf3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"synthesizer:s\|generator:gen\|lpm_rom0:ROMf3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer:s\|generator:gen\|lpm_rom0:ROMf3\|altsyncram:altsyncram_component " "Instantiated megafunction \"synthesizer:s\|generator:gen\|lpm_rom0:ROMf3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sinf3.mif " "Parameter \"init_file\" = \"sinf3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""}  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710070574153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pm71 synthesizer:s\|generator:gen\|lpm_rom0:ROMf3\|altsyncram:altsyncram_component\|altsyncram_pm71:auto_generated " "Elaborating entity \"altsyncram_pm71\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMf3\|altsyncram:altsyncram_component\|altsyncram_pm71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 synthesizer:s\|generator:gen\|lpm_rom0:ROMg3 " "Elaborating entity \"lpm_rom0\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMg3\"" {  } { { "generator.v" "ROMg3" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/generator.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer:s\|generator:gen\|lpm_rom0:ROMg3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMg3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "altsyncram_component" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer:s\|generator:gen\|lpm_rom0:ROMg3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"synthesizer:s\|generator:gen\|lpm_rom0:ROMg3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer:s\|generator:gen\|lpm_rom0:ROMg3\|altsyncram:altsyncram_component " "Instantiated megafunction \"synthesizer:s\|generator:gen\|lpm_rom0:ROMg3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sing3.mif " "Parameter \"init_file\" = \"sing3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""}  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710070574163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qm71 synthesizer:s\|generator:gen\|lpm_rom0:ROMg3\|altsyncram:altsyncram_component\|altsyncram_qm71:auto_generated " "Elaborating entity \"altsyncram_qm71\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMg3\|altsyncram:altsyncram_component\|altsyncram_qm71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 synthesizer:s\|generator:gen\|lpm_rom0:ROMa3 " "Elaborating entity \"lpm_rom0\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMa3\"" {  } { { "generator.v" "ROMa3" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/generator.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer:s\|generator:gen\|lpm_rom0:ROMa3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMa3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "altsyncram_component" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer:s\|generator:gen\|lpm_rom0:ROMa3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"synthesizer:s\|generator:gen\|lpm_rom0:ROMa3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer:s\|generator:gen\|lpm_rom0:ROMa3\|altsyncram:altsyncram_component " "Instantiated megafunction \"synthesizer:s\|generator:gen\|lpm_rom0:ROMa3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sina3.mif " "Parameter \"init_file\" = \"sina3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574179 ""}  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710070574179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_km71 synthesizer:s\|generator:gen\|lpm_rom0:ROMa3\|altsyncram:altsyncram_component\|altsyncram_km71:auto_generated " "Elaborating entity \"altsyncram_km71\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMa3\|altsyncram:altsyncram_component\|altsyncram_km71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 synthesizer:s\|generator:gen\|lpm_rom0:ROMb3 " "Elaborating entity \"lpm_rom0\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMb3\"" {  } { { "generator.v" "ROMb3" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/generator.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram synthesizer:s\|generator:gen\|lpm_rom0:ROMb3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMb3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "altsyncram_component" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "synthesizer:s\|generator:gen\|lpm_rom0:ROMb3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"synthesizer:s\|generator:gen\|lpm_rom0:ROMb3\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "synthesizer:s\|generator:gen\|lpm_rom0:ROMb3\|altsyncram:altsyncram_component " "Instantiated megafunction \"synthesizer:s\|generator:gen\|lpm_rom0:ROMb3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sinb3.mif " "Parameter \"init_file\" = \"sinb3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""}  } { { "lpm_rom0.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/lpm_rom0.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710070574193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lm71 synthesizer:s\|generator:gen\|lpm_rom0:ROMb3\|altsyncram:altsyncram_component\|altsyncram_lm71:auto_generated " "Elaborating entity \"altsyncram_lm71\" for hierarchy \"synthesizer:s\|generator:gen\|lpm_rom0:ROMb3\|altsyncram:altsyncram_component\|altsyncram_lm71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574193 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[0\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 37 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[1\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 67 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[2\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 97 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[3\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 127 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[4\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 157 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[5\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 187 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[6\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 217 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[7\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 247 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[8\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 277 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[9\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 307 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[10\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 337 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[11\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 367 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[12\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 397 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[13\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 427 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[14\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 457 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[15\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 487 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[16\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 517 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[17\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 547 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[18\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 577 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[19\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 607 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[20\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 637 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[21\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 667 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[22\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 697 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[23\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 727 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[24\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 757 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[25\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 787 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[26\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 817 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[27\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 847 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[28\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 877 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[29\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 907 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[30\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 937 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[31\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 967 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[0\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 37 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[1\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 67 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[2\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 97 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[3\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 127 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[4\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 157 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[5\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 187 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[6\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 217 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[7\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 247 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[8\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 277 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[9\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 307 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[10\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 337 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[11\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 367 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[12\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 397 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[13\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 427 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[14\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 457 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[15\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 487 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[16\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 517 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[17\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 547 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[18\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 577 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[19\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 607 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[20\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 637 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[21\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 667 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[22\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 697 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[23\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 727 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[24\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 757 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[25\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 787 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[26\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 817 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[27\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 847 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[28\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 877 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[29\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 907 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[30\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 937 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[31\] " "Synthesized away node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/altsyncram_rc81.tdf" 967 2 0 } } { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/a_dpfifo_on31.tdf" 45 2 0 } } { "db/scfifo_5041.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/db/scfifo_5041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 251 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070574333 "|Part7c|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1710070574333 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1710070574333 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1710070574863 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "synthesizer:s\|olrck " "Inserted always-enabled tri-state buffer between \"synthesizer:s\|olrck\" and its non-tri-state driver." {  } { { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 64 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1710070574873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\|cur_test_clk " "Inserted always-enabled tri-state buffer between \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\|cur_test_clk\" and its non-tri-state driver." {  } { { "audio/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Altera_UP_Clock_Edge.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1710070574873 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1710070574873 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "synthesizer:s\|Audio_Controller:Audio_Controller\|AUD_DACLRCK synthesizer:s\|olrck " "Removed fan-out from the always-disabled I/O buffer \"synthesizer:s\|Audio_Controller:Audio_Controller\|AUD_DACLRCK\" to the node \"synthesizer:s\|olrck\"" {  } { { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 75 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574883 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "synthesizer:s\|Audio_Controller:Audio_Controller\|AUD_BCLK synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\|cur_test_clk " "Removed fan-out from the always-disabled I/O buffer \"synthesizer:s\|Audio_Controller:Audio_Controller\|AUD_BCLK\" to the node \"synthesizer:s\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\|cur_test_clk\"" {  } { { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 73 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710070574883 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1710070574883 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "synthesizer:s\|AUD_DACLRCK synthesizer:s\|olrck " "Converted the fan-out from the tri-state buffer \"synthesizer:s\|AUD_DACLRCK\" to the node \"synthesizer:s\|olrck\" into an OR gate" {  } { { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 2 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710070574883 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1710070574883 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "140 " "140 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1710070575602 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/Part7c.map.smsg " "Generated suppressed messages file C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/Part7c.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1710070575724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710070575871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710070575871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "860 " "Implemented 860 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710070575967 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710070575967 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1710070575967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "673 " "Implemented 673 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710070575967 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1710070575967 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1710070575967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710070575967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710070575997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 15:06:15 2024 " "Processing ended: Sun Mar 10 15:06:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710070575997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710070575997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710070575997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710070575997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710070576974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710070576974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 15:06:16 2024 " "Processing started: Sun Mar 10 15:06:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710070576974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710070576974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Part7c -c Part7c " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Part7c -c Part7c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710070576974 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710070577054 ""}
{ "Info" "0" "" "Project  = Part7c" {  } {  } 0 0 "Project  = Part7c" 0 0 "Fitter" 0 0 1710070577054 ""}
{ "Info" "0" "" "Revision = Part7c" {  } {  } 0 0 "Revision = Part7c" 0 0 "Fitter" 0 0 1710070577054 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1710070577133 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Part7c EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Part7c\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710070577140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710070577161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710070577161 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1710070577181 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1710070577181 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710070577211 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710070577211 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710070577573 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710070577573 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710070577573 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/" { { 0 { 0 ""} 0 4304 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710070577573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/" { { 0 { 0 ""} 0 4305 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710070577573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/" { { 0 { 0 ""} 0 4306 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710070577573 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710070577573 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1710070577583 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Part7c.sdc " "Synopsys Design Constraints File file not found: 'Part7c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710070577752 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710070577752 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710070577763 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710070577773 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710070577804 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710070577804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710070577804 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710070577804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710070577898 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710070577906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710070577906 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710070577906 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710070577906 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710070577906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710070577906 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710070577906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710070577936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1710070577936 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710070577936 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "audio/Audio_Clock.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Clock.v" 94 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 297 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1710070577946 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll clk\[0\] AUD_XCK " "PLL \"synthesizer:s\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "audio/Audio_Clock.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Clock.v" 94 0 0 } } { "audio/Audio_Controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/audio/Audio_Controller.v" 297 0 0 } } { "synthesizer.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/synthesizer.v" 87 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 25 0 0 } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 2 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1710070577946 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710070577967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710070578953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710070579161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710070579171 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710070580414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710070580414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710070580527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y24 X21_Y36 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36" {  } { { "loc" "" { Generic "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36"} 11 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1710070581988 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710070581988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710070582309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1710070582309 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710070582309 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.33 " "Total time spent on timing analysis during the Fitter is 1.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1710070582346 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710070582346 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_CLK 0 " "Pin \"PS2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710070582356 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710070582356 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710070582356 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710070582356 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710070582356 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1710070582356 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1710070582356 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710070582491 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710070582521 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710070582661 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710070582851 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1710070582862 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1710070582914 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "part7c.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/part7c.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1710070582914 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1710070582914 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1710070582914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/Part7c.fit.smsg " "Generated suppressed messages file C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7c/Part7c.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710070582995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710070583213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 15:06:23 2024 " "Processing ended: Sun Mar 10 15:06:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710070583213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710070583213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710070583213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710070583213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710070584101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710070584101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 15:06:23 2024 " "Processing started: Sun Mar 10 15:06:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710070584101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710070584101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Part7c -c Part7c " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Part7c -c Part7c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710070584101 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1710070584925 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710070584958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710070585287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 15:06:25 2024 " "Processing ended: Sun Mar 10 15:06:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710070585287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710070585287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710070585287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710070585287 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710070585853 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710070586265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 15:06:25 2024 " "Processing started: Sun Mar 10 15:06:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710070586265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710070586265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Part7c -c Part7c " "Command: quartus_sta Part7c -c Part7c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710070586265 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1710070586346 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710070586485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1710070586505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1710070586505 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Part7c.sdc " "Synopsys Design Constraints File file not found: 'Part7c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1710070586581 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1710070586581 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586591 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{s\|Audio_Controller\|Audio_Clock\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{s\|Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} \{s\|Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{s\|Audio_Controller\|Audio_Clock\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{s\|Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} \{s\|Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586591 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586591 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1710070586591 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_DACLRCK AUD_DACLRCK " "create_clock -period 1.000 -name AUD_DACLRCK AUD_DACLRCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586591 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586591 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1710070586591 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1710070586601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1710070586611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.447 " "Worst-case setup slack is -7.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.447      -251.562 CLOCK_50  " "   -7.447      -251.562 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.320      -184.446 AUD_DACLRCK  " "   -2.320      -184.446 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710070586611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304         0.000 CLOCK_50  " "    0.304         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 AUD_DACLRCK  " "    0.391         0.000 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710070586621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710070586621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710070586642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -415.818 AUD_DACLRCK  " "   -1.423      -415.818 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 CLOCK_50  " "    7.873         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710070586642 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1710070586702 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1710070586702 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1710070586723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.186 " "Worst-case setup slack is -3.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.186       -93.924 CLOCK_50  " "   -3.186       -93.924 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.496       -23.248 AUD_DACLRCK  " "   -0.496       -23.248 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710070586723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.212 " "Worst-case hold slack is -0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212        -1.475 CLOCK_50  " "   -0.212        -1.475 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 AUD_DACLRCK  " "    0.215         0.000 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710070586733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710070586733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710070586743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -415.818 AUD_DACLRCK  " "   -1.423      -415.818 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 CLOCK_50  " "    7.873         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710070586743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710070586743 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1710070586803 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710070586814 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710070586814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710070586874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 15:06:26 2024 " "Processing ended: Sun Mar 10 15:06:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710070586874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710070586874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710070586874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710070586874 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 92 s " "Quartus II Full Compilation was successful. 0 errors, 92 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710070587473 ""}
