var searchData=
[
  ['ccipr_20peripherals_20independent_20clock_20config_20register_0',['CCIPR Peripherals Independent Clock Config Register',['../group__rcc__ccipr.html',1,'']]],
  ['ccr_20adc_20common_20configuration_20register_1',['CCR ADC common configuration register',['../group__adc__ccr.html',1,'']]],
  ['cec_5fbase_2',['CEC_BASE',['../stm32_2g0_2memorymap_8h.html#aacb77bc44b3f8c87ab98f241e760e440',1,'memorymap.h']]],
  ['cec_5fisr_3',['cec_isr',['../group__CM3__nvic__isrdecls__STM32G0.html#gac199111db92665db03ef89a69a1228e7',1,'cec_isr(void):&#160;vector_nvic.c'],['../group__CM3__nvic__isrprototypes__STM32G0.html#gac199111db92665db03ef89a69a1228e7',1,'cec_isr(void):&#160;nvic.h']]],
  ['cecsel_20cec_20clock_20souce_20selection_4',['CECSEL CEC Clock souce selection',['../group__rcc__ccipr__cecsel.html',1,'']]],
  ['cfgr_20configuration_20register_5',['CFGR Configuration Register',['../group__rcc__cfgr.html',1,'']]],
  ['cfgr1_20adc_20configuration_20register_201_6',['CFGR1 ADC configuration register 1',['../group__adc__cfgr1.html',1,'']]],
  ['cfgr1_20syscfg_20configuration_20register_201_7',['CFGR1 SYSCFG configuration register 1',['../group__syscfg__cfgr1.html',1,'']]],
  ['cfgr2_20adc_20configuration_20register_202_8',['CFGR2 ADC configuration register 2',['../group__adc__cfgr2.html',1,'']]],
  ['cfgr2_20syscfg_20configuration_20register_202_9',['CFGR2 SYSCFG configuration register 2',['../group__syscfg__cfgr2.html',1,'']]],
  ['cfr_20request_20line_20multiplexer_20interrupt_20clear_20flag_20register_10',['CFR request line multiplexer interrupt clear flag register',['../group__dmamux__cfr.html',1,'']]],
  ['chselr_20adc_20channel_20selection_20register_11',['CHSELR ADC Channel Selection register',['../group__adc__chselr.html',1,'']]],
  ['cicr_20clock_20interrupt_20clear_20register_12',['CICR Clock Interrupt Clear Register',['../group__rcc__cicr.html',1,'']]],
  ['cier_20clock_20interrupt_20enable_20register_13',['CIER Clock Interrupt Enable Register',['../group__rcc__cier.html',1,'']]],
  ['cifr_20clock_20interrupt_20flag_20register_14',['CIFR Clock Interrupt Flag Register',['../group__rcc__cifr.html',1,'']]],
  ['clock_20source_20selection_15',['Clock source selection',['../group__systick__clksource.html',1,'']]],
  ['cm3_20defines_16',['CM3 Defines',['../group__CM3__defines.html',1,'']]],
  ['cm3_5fassert_17',['cm3_assert',['../group__debugging.html#gaac76fc08d5852b8bdcf33b5e6448355e',1,'assert.h']]],
  ['cm3_5fassert_5ffailed_18',['cm3_assert_failed',['../group__debugging.html#ga9c0fa84fe9c0e99ad57a3d079ba41ddc',1,'cm3_assert_failed(void):&#160;assert.c'],['../group__debugging.html#ga9c0fa84fe9c0e99ad57a3d079ba41ddc',1,'cm3_assert_failed(void):&#160;assert.c']]],
  ['cm3_5fassert_5ffailed_5fverbose_19',['cm3_assert_failed_verbose',['../group__debugging.html#ga93d8d0dfa33f2bc46e3fa201813ef3bc',1,'cm3_assert_failed_verbose(const char *file, int line, const char *func, const char *assert_expr):&#160;assert.c'],['../group__debugging.html#ga93d8d0dfa33f2bc46e3fa201813ef3bc',1,'cm3_assert_failed_verbose(const char *file, int line, const char *func, const char *assert_expr):&#160;assert.c']]],
  ['cm3_5fassert_5fnot_5freached_20',['cm3_assert_not_reached',['../group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076',1,'assert.h']]],
  ['cm3_5flikely_21',['CM3_LIKELY',['../group__debugging.html#ga2b90b6f44540e6e706864903ddc35926',1,'assert.h']]],
  ['cm_5fatomic_5fblock_22',['CM_ATOMIC_BLOCK',['../group__CM3__cortex__atomic__defines.html#ga6904952be4c789ef4957c8c9bce83fc6',1,'cortex.h']]],
  ['cm_5fatomic_5fcontext_23',['CM_ATOMIC_CONTEXT',['../group__CM3__cortex__atomic__defines.html#gabd996a426e72e63e0d4d100d3dd6ff87',1,'cortex.h']]],
  ['cm_5fdisable_5ffaults_24',['cm_disable_faults',['../group__CM3__cortex__defines.html#ga0c65e90023b9244419cdb60b209c78f3',1,'cortex.h']]],
  ['cm_5fdisable_5finterrupts_25',['cm_disable_interrupts',['../group__CM3__cortex__defines.html#ga30836716e88c3eccaf6c5fb872493450',1,'cortex.h']]],
  ['cm_5fenable_5ffaults_26',['cm_enable_faults',['../group__CM3__cortex__defines.html#ga257d0ea270a0854aecb4856ab70f9c14',1,'cortex.h']]],
  ['cm_5fenable_5finterrupts_27',['cm_enable_interrupts',['../group__CM3__cortex__defines.html#ga06a8f1e988ceacd262f4fbd14633b481',1,'cortex.h']]],
  ['cm_5fis_5fmasked_5finterrupts_28',['cm_is_masked_interrupts',['../group__CM3__cortex__defines.html#gacf65bc8e51a84d537167765189984f91',1,'cortex.h']]],
  ['cm_5fmask_5finterrupts_29',['cm_mask_interrupts',['../group__CM3__cortex__defines.html#gaf18d826285fad19472b328742eae6c6b',1,'cortex.h']]],
  ['common_2eh_30',['common.h',['../common_8h.html',1,'']]],
  ['comp_5fbase_31',['COMP_BASE',['../stm32_2g0_2memorymap_8h.html#aa9f5d2999c6918e385d7a526c4f6b1d3',1,'memorymap.h']]],
  ['coresight_20registers_32',['Coresight Registers',['../group__coresight__registers.html',1,'']]],
  ['coresight_5flar_5fkey_33',['CORESIGHT_LAR_KEY',['../group__coresight__registers.html#ga0830cdb2e10135b2e1679c5b55729aa8',1,'memorymap.h']]],
  ['coresight_5flar_5foffset_34',['CORESIGHT_LAR_OFFSET',['../group__coresight__registers.html#gabc2ff8da3e1521a40c54c8dfa3106713',1,'memorymap.h']]],
  ['coresight_5flsr_5foffset_35',['CORESIGHT_LSR_OFFSET',['../group__coresight__registers.html#ga643b6870c6ad55102dc37458a589b423',1,'memorymap.h']]],
  ['coresight_5flsr_5fsli_36',['CORESIGHT_LSR_SLI',['../group__coresight__registers.html#gac464e3871ebc8b9074e5e65a28e701ad',1,'memorymap.h']]],
  ['coresight_5flsr_5fslk_37',['CORESIGHT_LSR_SLK',['../group__coresight__registers.html#gaad5eb903ad0c04944b5f4455f10fd301',1,'memorymap.h']]],
  ['cortex_20core_20atomic_20support_20defines_38',['Cortex Core Atomic support Defines',['../group__CM3__cortex__atomic__defines.html',1,'']]],
  ['cortex_20core_20defines_39',['Cortex Core Defines',['../group__CM3__cortex__defines.html',1,'']]],
  ['cortex_20core_20peripheral_20apis_40',['Cortex Core Peripheral APIs',['../group__CM3__files.html',1,'']]],
  ['cortex_20m0_2fm3_2fm4_20system_20interrupts_41',['Cortex M0/M3/M4 System Interrupts',['../group__nvic__sysint.html',1,'']]],
  ['cortex_2dm_20data_20watch_20and_20trace_20unit_2e_42',['Cortex-M Data Watch and Trace unit.',['../group__cm__dwt.html',1,'']]],
  ['cortex_2dm_20flash_20patch_20and_20breakpoint_20_28fpb_29_20unit_43',['Cortex-M Flash Patch and Breakpoint (FPB) unit',['../group__cm__fpb.html',1,'']]],
  ['cortex_2dm_20instrumentation_20trace_20macrocell_20_28itm_29_44',['Cortex-M Instrumentation Trace Macrocell (ITM)',['../group__cm__itm.html',1,'']]],
  ['cortex_2dm_20mpu_20defines_45',['Cortex-M MPU Defines',['../group__CM3__mpu__defines.html',1,'']]],
  ['cortex_2dm_20nvic_20defines_46',['Cortex-M NVIC Defines',['../group__CM3__nvic__defines.html',1,'']]],
  ['cortex_2dm_20system_20control_20block_47',['Cortex-M System Control Block',['../group__cm__scb.html',1,'']]],
  ['cortex_2dm_20system_20control_20space_48',['Cortex-M System Control Space',['../group__cm__scs.html',1,'']]],
  ['cortex_2dm_20systick_20defines_49',['Cortex-M SysTick Defines',['../group__CM3__systick__defines.html',1,'']]],
  ['cortex_2dm_20trace_20port_20interface_20unit_20_28tpiu_29_50',['Cortex-M Trace Port Interface Unit (TPIU)',['../group__cm__tpiu.html',1,'']]],
  ['cortex_2eh_51',['cortex.h',['../cortex_8h.html',1,'']]],
  ['count_5flength_52',['COUNT_LENGTH',['../group__iwdg__file.html#gaac5931de084e9f80c7b1ab0f0e2843ca',1,'iwdg_common_all.c']]],
  ['count_5fmask_53',['COUNT_MASK',['../group__iwdg__file.html#ga321c7b6be759f7ebe121991742274d46',1,'iwdg_common_all.c']]],
  ['cr_20adc_20control_20register_54',['CR ADC control register',['../group__adc__cr.html',1,'']]],
  ['cr_20clock_20control_20register_55',['CR Clock control Register',['../group__rcc__cr.html',1,'']]],
  ['cr_20flash_20control_20register_56',['CR Flash control register',['../group__flash__cr.html',1,'']]],
  ['crc_20defines_57',['CRC Defines',['../group__crc__defines.html',1,'']]],
  ['crc_20peripheral_20api_58',['CRC peripheral API',['../group__crc__file.html',1,'']]],
  ['crc_20polynomial_20size_59',['CRC Polynomial size',['../group__crc__polysize.html',1,'']]],
  ['crc_20registers_60',['CRC Registers',['../group__crc__registers.html',1,'']]],
  ['crc_20reverse_20input_20options_61',['CRC Reverse input options',['../group__crc__rev__in.html',1,'']]],
  ['crc_2eh_62',['crc.h',['../crc_8h.html',1,'']]],
  ['crc_5fbase_63',['CRC_BASE',['../stm32_2g0_2memorymap_8h.html#a656a447589e785594cbf2f45c835ad7e',1,'memorymap.h']]],
  ['crc_5fcalculate_64',['crc_calculate',['../group__crc__file.html#gabd1ee47183330de057df47d4aab2fc74',1,'crc_calculate(uint32_t data):&#160;crc_common_all.c'],['../group__crc__defines.html#gabd1ee47183330de057df47d4aab2fc74',1,'crc_calculate(uint32_t data):&#160;crc_common_all.c']]],
  ['crc_5fcalculate_5fblock_65',['crc_calculate_block',['../group__crc__file.html#ga88a426790ad1ae4a43a6019cdb247220',1,'crc_calculate_block(uint32_t *datap, int size):&#160;crc_common_all.c'],['../group__crc__defines.html#ga88a426790ad1ae4a43a6019cdb247220',1,'crc_calculate_block(uint32_t *datap, int size):&#160;crc_common_all.c']]],
  ['crc_5fcommon_5fall_2ec_66',['crc_common_all.c',['../crc__common__all_8c.html',1,'']]],
  ['crc_5fcommon_5fall_2eh_67',['crc_common_all.h',['../crc__common__all_8h.html',1,'']]],
  ['crc_5fcr_68',['CRC_CR',['../group__crc__registers.html#ga99c5e05da210d5e5a0cfffe466b089b0',1,'crc_common_all.h']]],
  ['crc_5fcr_20values_69',['CRC_CR values',['../group__crc__cr__values.html',1,'']]],
  ['crc_5fcr_5fpolysize_70',['CRC_CR_POLYSIZE',['../group__crc__cr__values.html#gaa59a490e24d6d3775e71cf03e347ff03',1,'crc_v2.h']]],
  ['crc_5fcr_5fpolysize_5f16_71',['CRC_CR_POLYSIZE_16',['../group__crc__polysize.html#ga445717562e4e84fd9fa42d4ca94bd1bf',1,'crc_v2.h']]],
  ['crc_5fcr_5fpolysize_5f32_72',['CRC_CR_POLYSIZE_32',['../group__crc__polysize.html#gac44c29f8f988cebc9a90c6595847c01a',1,'crc_v2.h']]],
  ['crc_5fcr_5fpolysize_5f7_73',['CRC_CR_POLYSIZE_7',['../group__crc__polysize.html#gae75c7922e488c4358b3b5a86d804c129',1,'crc_v2.h']]],
  ['crc_5fcr_5fpolysize_5f8_74',['CRC_CR_POLYSIZE_8',['../group__crc__polysize.html#gab235620e7d4a7316c04d27b3ff6a161a',1,'crc_v2.h']]],
  ['crc_5fcr_5fpolysize_5fshift_75',['CRC_CR_POLYSIZE_SHIFT',['../group__crc__cr__values.html#ga740eea544b4f69a1bf277e5c9a73f403',1,'crc_v2.h']]],
  ['crc_5fcr_5freset_76',['CRC_CR_RESET',['../group__crc__cr__values.html#ga7d57481fb891a0964b40f721354c56d7',1,'crc_common_all.h']]],
  ['crc_5fcr_5frev_5fin_77',['CRC_CR_REV_IN',['../group__crc__cr__values.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a',1,'crc_v2.h']]],
  ['crc_5fcr_5frev_5fin_5fbyte_78',['CRC_CR_REV_IN_BYTE',['../group__crc__rev__in.html#ga68ef5371744daf780bf36d6d57b7347e',1,'crc_v2.h']]],
  ['crc_5fcr_5frev_5fin_5fhalf_79',['CRC_CR_REV_IN_HALF',['../group__crc__rev__in.html#ga5cf1451fd0d2d058d1f9b3fb604c445b',1,'crc_v2.h']]],
  ['crc_5fcr_5frev_5fin_5fnone_80',['CRC_CR_REV_IN_NONE',['../group__crc__rev__in.html#ga9872fabb97e0d04ae9ae05d3f1d98400',1,'crc_v2.h']]],
  ['crc_5fcr_5frev_5fin_5fshift_81',['CRC_CR_REV_IN_SHIFT',['../group__crc__cr__values.html#ga5c43856a08bda7a051fdb5492600723c',1,'crc_v2.h']]],
  ['crc_5fcr_5frev_5fin_5fword_82',['CRC_CR_REV_IN_WORD',['../group__crc__rev__in.html#gaaef68dbec43d721c5ccaa8c89fd02eaa',1,'crc_v2.h']]],
  ['crc_5fcr_5frev_5fout_83',['CRC_CR_REV_OUT',['../group__crc__cr__values.html#ga62d72fcad54fe50ab75d2895d6e155f7',1,'crc_v2.h']]],
  ['crc_5fdr_84',['CRC_DR',['../group__crc__registers.html#gabd554ab402ee4c39b7982ecbc2b4bc80',1,'crc_common_all.h']]],
  ['crc_5fdr16_85',['CRC_DR16',['../group__crc__registers.html#ga72c0b032a461b9557e1748f225454427',1,'crc_v2.h']]],
  ['crc_5fdr8_86',['CRC_DR8',['../group__crc__registers.html#gaf14c35084ed39244528d79bc398702d5',1,'crc_v2.h']]],
  ['crc_5fidr_87',['CRC_IDR',['../group__crc__registers.html#ga847dac8f0874762f98fd7b2f87c07e75',1,'crc_common_all.h']]],
  ['crc_5finit_88',['CRC_INIT',['../group__crc__registers.html#ga67f2b73e9152930dccf1e6d6d48c49f2',1,'crc_v2.h']]],
  ['crc_5fpol_89',['CRC_POL',['../group__crc__registers.html#ga845c3c4c68beed60aa8d748e4335d7f2',1,'crc_v2.h']]],
  ['crc_5fpol_5fdefault_90',['CRC_POL_DEFAULT',['../group__crc__defines.html#gae383ecb7e7ccc6e01d78451d87fe045d',1,'crc_v2.h']]],
  ['crc_5freset_91',['crc_reset',['../group__crc__defines.html#ga9b1b3754c7aac60163254b184f993501',1,'crc_reset(void):&#160;crc_common_all.c'],['../group__crc__file.html#ga9b1b3754c7aac60163254b184f993501',1,'crc_reset(void):&#160;crc_common_all.c']]],
  ['crc_5freverse_5foutput_5fdisable_92',['crc_reverse_output_disable',['../group__crc__defines.html#ga4b8ffc0a0c7574d02ffeeb32fb9ce7a9',1,'crc_v2.h']]],
  ['crc_5freverse_5foutput_5fenable_93',['crc_reverse_output_enable',['../group__crc__defines.html#ga3d3e8414eaa1dbc672f1925b3c635ab2',1,'crc_v2.h']]],
  ['crc_5fset_5finitial_94',['crc_set_initial',['../group__crc__defines.html#ga69536c54eacce511af07fa24e4e8d2e0',1,'crc_v2.h']]],
  ['crc_5fset_5fpolynomial_95',['crc_set_polynomial',['../group__crc__defines.html#ga45904a318bebf63ee9e9a2e096318ba7',1,'crc_v2.h']]],
  ['crc_5fset_5fpolysize_96',['crc_set_polysize',['../group__crc__defines.html#ga6af25bc26d25c4febaff923c1492145e',1,'crc_v2.h']]],
  ['crc_5fset_5freverse_5finput_97',['crc_set_reverse_input',['../group__crc__defines.html#ga94444bf45798ee8e40cfab638eb1a1ba',1,'crc_v2.h']]],
  ['crc_5fv2_2eh_98',['crc_v2.h',['../crc__v2_8h.html',1,'']]],
  ['crs_5fbase_99',['CRS_BASE',['../stm32_2g0_2memorymap_8h.html#a53cd25310ec0663a7395042bd860fedc',1,'memorymap.h']]],
  ['csr_20control_20and_20status_20register_100',['CSR Control and Status Register',['../group__rcc__csr.html',1,'']]],
  ['csr_20request_20line_20multiplexer_20interrupt_20channel_20status_20register_101',['CSR request line multiplexer interrupt channel status register',['../group__dmamux__csr.html',1,'']]],
  ['cxcr_20dma_20request_20line_20multiplexer_20channel_20x_20control_20register_102',['CxCR DMA request line multiplexer channel x control register',['../group__dmamux__cxcr.html',1,'']]],
  ['memorymap_2eh_103',['memorymap.h',['../cm3_2memorymap_8h.html',1,'']]],
  ['nvic_2eh_104',['nvic.h',['../cm3_2nvic_8h.html',1,'']]]
];
