<?xml version="1.0" encoding="ISO-8859-1"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head><meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1" /><title>AArch64 Registers</title><link rel="stylesheet" type="text/css" href="insn.css" /></head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Operations</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Operations</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="alphindextitle">AArch64 System Registers</h1>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-actlr_el1.html" name="ACTLR_EL1" id="ACTLR_EL1">ACTLR_EL1</a>:
        Auxiliary Control Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-actlr_el2.html" name="ACTLR_EL2" id="ACTLR_EL2">ACTLR_EL2</a>:
        Auxiliary Control Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-actlr_el3.html" name="ACTLR_EL3" id="ACTLR_EL3">ACTLR_EL3</a>:
        Auxiliary Control Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-afsr0_el1.html" name="AFSR0_EL1" id="AFSR0_EL1">AFSR0_EL1</a>:
        Auxiliary Fault Status Register 0 (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-afsr0_el2.html" name="AFSR0_EL2" id="AFSR0_EL2">AFSR0_EL2</a>:
        Auxiliary Fault Status Register 0 (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-afsr0_el3.html" name="AFSR0_EL3" id="AFSR0_EL3">AFSR0_EL3</a>:
        Auxiliary Fault Status Register 0 (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-afsr1_el1.html" name="AFSR1_EL1" id="AFSR1_EL1">AFSR1_EL1</a>:
        Auxiliary Fault Status Register 1 (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-afsr1_el2.html" name="AFSR1_EL2" id="AFSR1_EL2">AFSR1_EL2</a>:
        Auxiliary Fault Status Register 1 (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-afsr1_el3.html" name="AFSR1_EL3" id="AFSR1_EL3">AFSR1_EL3</a>:
        Auxiliary Fault Status Register 1 (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-aidr_el1.html" name="AIDR_EL1" id="AIDR_EL1">AIDR_EL1</a>:
        Auxiliary ID Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-amair_el1.html" name="AMAIR_EL1" id="AMAIR_EL1">AMAIR_EL1</a>:
        Auxiliary Memory Attribute Indirection Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-amair_el2.html" name="AMAIR_EL2" id="AMAIR_EL2">AMAIR_EL2</a>:
        Auxiliary Memory Attribute Indirection Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-amair_el3.html" name="AMAIR_EL3" id="AMAIR_EL3">AMAIR_EL3</a>:
        Auxiliary Memory Attribute Indirection Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ccsidr_el1.html" name="CCSIDR_EL1" id="CCSIDR_EL1">CCSIDR_EL1</a>:
        Current Cache Size ID Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-clidr_el1.html" name="CLIDR_EL1" id="CLIDR_EL1">CLIDR_EL1</a>:
        Cache Level ID Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntfrq_el0.html" name="CNTFRQ_EL0" id="CNTFRQ_EL0">CNTFRQ_EL0</a>:
        Counter-timer Frequency register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthctl_el2.html" name="CNTHCTL_EL2" id="CNTHCTL_EL2">CNTHCTL_EL2</a>:
        Counter-timer Hypervisor Control register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthp_ctl_el2.html" name="CNTHP_CTL_EL2" id="CNTHP_CTL_EL2">CNTHP_CTL_EL2</a>:
        Counter-timer Hypervisor Physical Timer Control register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthp_cval_el2.html" name="CNTHP_CVAL_EL2" id="CNTHP_CVAL_EL2">CNTHP_CVAL_EL2</a>:
        Counter-timer Hypervisor Physical Timer CompareValue register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthp_tval_el2.html" name="CNTHP_TVAL_EL2" id="CNTHP_TVAL_EL2">CNTHP_TVAL_EL2</a>:
        Counter-timer Hypervisor Physical Timer TimerValue register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthv_ctl_el2.html" name="CNTHV_CTL_EL2" id="CNTHV_CTL_EL2">CNTHV_CTL_EL2</a>:
        Counter-timer Virtual Timer Control register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthv_cval_el2.html" name="CNTHV_CVAL_EL2" id="CNTHV_CVAL_EL2">CNTHV_CVAL_EL2</a>:
        Counter-timer Virtual Timer CompareValue register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cnthv_tval_el2.html" name="CNTHV_TVAL_EL2" id="CNTHV_TVAL_EL2">CNTHV_TVAL_EL2</a>:
        Counter-timer Virtual Timer TimerValue register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntkctl_el1.html" name="CNTKCTL_EL1" id="CNTKCTL_EL1">CNTKCTL_EL1</a>:
        Counter-timer Kernel Control register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntpct_el0.html" name="CNTPCT_EL0" id="CNTPCT_EL0">CNTPCT_EL0</a>:
        Counter-timer Physical Count register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntps_ctl_el1.html" name="CNTPS_CTL_EL1" id="CNTPS_CTL_EL1">CNTPS_CTL_EL1</a>:
        Counter-timer Physical Secure Timer Control register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntps_cval_el1.html" name="CNTPS_CVAL_EL1" id="CNTPS_CVAL_EL1">CNTPS_CVAL_EL1</a>:
        Counter-timer Physical Secure Timer CompareValue register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntps_tval_el1.html" name="CNTPS_TVAL_EL1" id="CNTPS_TVAL_EL1">CNTPS_TVAL_EL1</a>:
        Counter-timer Physical Secure Timer TimerValue register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntp_ctl_el0.html" name="CNTP_CTL_EL0" id="CNTP_CTL_EL0">CNTP_CTL_EL0</a>:
        Counter-timer Physical Timer Control register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntp_cval_el0.html" name="CNTP_CVAL_EL0" id="CNTP_CVAL_EL0">CNTP_CVAL_EL0</a>:
        Counter-timer Physical Timer CompareValue register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntp_tval_el0.html" name="CNTP_TVAL_EL0" id="CNTP_TVAL_EL0">CNTP_TVAL_EL0</a>:
        Counter-timer Physical Timer TimerValue register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntvct_el0.html" name="CNTVCT_EL0" id="CNTVCT_EL0">CNTVCT_EL0</a>:
        Counter-timer Virtual Count register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntvoff_el2.html" name="CNTVOFF_EL2" id="CNTVOFF_EL2">CNTVOFF_EL2</a>:
        Counter-timer Virtual Offset register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntv_ctl_el0.html" name="CNTV_CTL_EL0" id="CNTV_CTL_EL0">CNTV_CTL_EL0</a>:
        Counter-timer Virtual Timer Control register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntv_cval_el0.html" name="CNTV_CVAL_EL0" id="CNTV_CVAL_EL0">CNTV_CVAL_EL0</a>:
        Counter-timer Virtual Timer CompareValue register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cntv_tval_el0.html" name="CNTV_TVAL_EL0" id="CNTV_TVAL_EL0">CNTV_TVAL_EL0</a>:
        Counter-timer Virtual Timer TimerValue register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-contextidr_el1.html" name="CONTEXTIDR_EL1" id="CONTEXTIDR_EL1">CONTEXTIDR_EL1</a>:
        Context ID Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-contextidr_el2.html" name="CONTEXTIDR_EL2" id="CONTEXTIDR_EL2">CONTEXTIDR_EL2</a>:
        Context ID Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cpacr_el1.html" name="CPACR_EL1" id="CPACR_EL1">CPACR_EL1</a>:
        Architectural Feature Access Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cptr_el2.html" name="CPTR_EL2" id="CPTR_EL2">CPTR_EL2</a>:
        Architectural Feature Trap Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-cptr_el3.html" name="CPTR_EL3" id="CPTR_EL3">CPTR_EL3</a>:
        Architectural Feature Trap Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-csselr_el1.html" name="CSSELR_EL1" id="CSSELR_EL1">CSSELR_EL1</a>:
        Cache Size Selection Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ctr_el0.html" name="CTR_EL0" id="CTR_EL0">CTR_EL0</a>:
        Cache Type Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-currentel.html" name="CurrentEL" id="CurrentEL">CurrentEL</a>:
        Current Exception Level</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dacr32_el2.html" name="DACR32_EL2" id="DACR32_EL2">DACR32_EL2</a>:
        Domain Access Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-daif.html" name="DAIF" id="DAIF">DAIF</a>:
        Interrupt Mask Bits</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgauthstatus_el1.html" name="DBGAUTHSTATUS_EL1" id="DBGAUTHSTATUS_EL1">DBGAUTHSTATUS_EL1</a>:
        Debug Authentication Status register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgbcrn_el1.html" name="DBGBCR&lt;n&gt;_EL1" id="DBGBCR&lt;n&gt;_EL1">DBGBCR&lt;n&gt;_EL1</a>:
        Debug Breakpoint Control Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgbvrn_el1.html" name="DBGBVR&lt;n&gt;_EL1" id="DBGBVR&lt;n&gt;_EL1">DBGBVR&lt;n&gt;_EL1</a>:
        Debug Breakpoint Value Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgclaimclr_el1.html" name="DBGCLAIMCLR_EL1" id="DBGCLAIMCLR_EL1">DBGCLAIMCLR_EL1</a>:
        Debug Claim Tag Clear register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgclaimset_el1.html" name="DBGCLAIMSET_EL1" id="DBGCLAIMSET_EL1">DBGCLAIMSET_EL1</a>:
        Debug Claim Tag Set register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgdtrrx_el0.html" name="DBGDTRRX_EL0" id="DBGDTRRX_EL0">DBGDTRRX_EL0</a>:
        Debug Data Transfer Register, Receive</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgdtrtx_el0.html" name="DBGDTRTX_EL0" id="DBGDTRTX_EL0">DBGDTRTX_EL0</a>:
        Debug Data Transfer Register, Transmit</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgdtr_el0.html" name="DBGDTR_EL0" id="DBGDTR_EL0">DBGDTR_EL0</a>:
        Debug Data Transfer Register, half-duplex</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgprcr_el1.html" name="DBGPRCR_EL1" id="DBGPRCR_EL1">DBGPRCR_EL1</a>:
        Debug Power Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgvcr32_el2.html" name="DBGVCR32_EL2" id="DBGVCR32_EL2">DBGVCR32_EL2</a>:
        Debug Vector Catch Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgwcrn_el1.html" name="DBGWCR&lt;n&gt;_EL1" id="DBGWCR&lt;n&gt;_EL1">DBGWCR&lt;n&gt;_EL1</a>:
        Debug Watchpoint Control Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dbgwvrn_el1.html" name="DBGWVR&lt;n&gt;_EL1" id="DBGWVR&lt;n&gt;_EL1">DBGWVR&lt;n&gt;_EL1</a>:
        Debug Watchpoint Value Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dczid_el0.html" name="DCZID_EL0" id="DCZID_EL0">DCZID_EL0</a>:
        Data Cache Zero ID register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dlr_el0.html" name="DLR_EL0" id="DLR_EL0">DLR_EL0</a>:
        Debug Link Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-dspsr_el0.html" name="DSPSR_EL0" id="DSPSR_EL0">DSPSR_EL0</a>:
        Debug Saved Program Status Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-elr_el1.html" name="ELR_EL1" id="ELR_EL1">ELR_EL1</a>:
        Exception Link Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-elr_el2.html" name="ELR_EL2" id="ELR_EL2">ELR_EL2</a>:
        Exception Link Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-elr_el3.html" name="ELR_EL3" id="ELR_EL3">ELR_EL3</a>:
        Exception Link Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-esr_el1.html" name="ESR_EL1" id="ESR_EL1">ESR_EL1</a>:
        Exception Syndrome Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-esr_el2.html" name="ESR_EL2" id="ESR_EL2">ESR_EL2</a>:
        Exception Syndrome Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-esr_el3.html" name="ESR_EL3" id="ESR_EL3">ESR_EL3</a>:
        Exception Syndrome Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-esr_elx.html" name="ESR_ELx" id="ESR_ELx">ESR_ELx</a>:
        Exception Syndrome Register (ELx)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-far_el1.html" name="FAR_EL1" id="FAR_EL1">FAR_EL1</a>:
        Fault Address Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-far_el2.html" name="FAR_EL2" id="FAR_EL2">FAR_EL2</a>:
        Fault Address Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-far_el3.html" name="FAR_EL3" id="FAR_EL3">FAR_EL3</a>:
        Fault Address Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-fpcr.html" name="FPCR" id="FPCR">FPCR</a>:
        Floating-point Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-fpexc32_el2.html" name="FPEXC32_EL2" id="FPEXC32_EL2">FPEXC32_EL2</a>:
        Floating-Point Exception Control register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-fpsr.html" name="FPSR" id="FPSR">FPSR</a>:
        Floating-point Status Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-hacr_el2.html" name="HACR_EL2" id="HACR_EL2">HACR_EL2</a>:
        Hypervisor Auxiliary Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-hcr_el2.html" name="HCR_EL2" id="HCR_EL2">HCR_EL2</a>:
        Hypervisor Configuration Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-hpfar_el2.html" name="HPFAR_EL2" id="HPFAR_EL2">HPFAR_EL2</a>:
        Hypervisor IPA Fault Address Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-hstr_el2.html" name="HSTR_EL2" id="HSTR_EL2">HSTR_EL2</a>:
        Hypervisor System Trap Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_ap0rn_el1.html" name="ICC_AP0R&lt;n&gt;_EL1" id="ICC_AP0R&lt;n&gt;_EL1">ICC_AP0R&lt;n&gt;_EL1</a>:
        Interrupt Controller Active Priorities Group 0 Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_ap1rn_el1.html" name="ICC_AP1R&lt;n&gt;_EL1" id="ICC_AP1R&lt;n&gt;_EL1">ICC_AP1R&lt;n&gt;_EL1</a>:
        Interrupt Controller Active Priorities Group 1 Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_asgi1r_el1.html" name="ICC_ASGI1R_EL1" id="ICC_ASGI1R_EL1">ICC_ASGI1R_EL1</a>:
        Interrupt Controller Alias Software Generated Interrupt Group 1 Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_bpr0_el1.html" name="ICC_BPR0_EL1" id="ICC_BPR0_EL1">ICC_BPR0_EL1</a>:
        Interrupt Controller Binary Point Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_bpr1_el1.html" name="ICC_BPR1_EL1" id="ICC_BPR1_EL1">ICC_BPR1_EL1</a>:
        Interrupt Controller Binary Point Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_ctlr_el1.html" name="ICC_CTLR_EL1" id="ICC_CTLR_EL1">ICC_CTLR_EL1</a>:
        Interrupt Controller Control Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_ctlr_el3.html" name="ICC_CTLR_EL3" id="ICC_CTLR_EL3">ICC_CTLR_EL3</a>:
        Interrupt Controller Control Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_dir_el1.html" name="ICC_DIR_EL1" id="ICC_DIR_EL1">ICC_DIR_EL1</a>:
        Interrupt Controller Deactivate Interrupt Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_eoir0_el1.html" name="ICC_EOIR0_EL1" id="ICC_EOIR0_EL1">ICC_EOIR0_EL1</a>:
        Interrupt Controller End Of Interrupt Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_eoir1_el1.html" name="ICC_EOIR1_EL1" id="ICC_EOIR1_EL1">ICC_EOIR1_EL1</a>:
        Interrupt Controller End Of Interrupt Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_hppir0_el1.html" name="ICC_HPPIR0_EL1" id="ICC_HPPIR0_EL1">ICC_HPPIR0_EL1</a>:
        Interrupt Controller Highest Priority Pending Interrupt Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_hppir1_el1.html" name="ICC_HPPIR1_EL1" id="ICC_HPPIR1_EL1">ICC_HPPIR1_EL1</a>:
        Interrupt Controller Highest Priority Pending Interrupt Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_iar0_el1.html" name="ICC_IAR0_EL1" id="ICC_IAR0_EL1">ICC_IAR0_EL1</a>:
        Interrupt Controller Interrupt Acknowledge Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_iar1_el1.html" name="ICC_IAR1_EL1" id="ICC_IAR1_EL1">ICC_IAR1_EL1</a>:
        Interrupt Controller Interrupt Acknowledge Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_igrpen0_el1.html" name="ICC_IGRPEN0_EL1" id="ICC_IGRPEN0_EL1">ICC_IGRPEN0_EL1</a>:
        Interrupt Controller Interrupt Group 0 Enable register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_igrpen1_el1.html" name="ICC_IGRPEN1_EL1" id="ICC_IGRPEN1_EL1">ICC_IGRPEN1_EL1</a>:
        Interrupt Controller Interrupt Group 1 Enable register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_igrpen1_el3.html" name="ICC_IGRPEN1_EL3" id="ICC_IGRPEN1_EL3">ICC_IGRPEN1_EL3</a>:
        Interrupt Controller Interrupt Group 1 Enable register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_pmr_el1.html" name="ICC_PMR_EL1" id="ICC_PMR_EL1">ICC_PMR_EL1</a>:
        Interrupt Controller Interrupt Priority Mask Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_rpr_el1.html" name="ICC_RPR_EL1" id="ICC_RPR_EL1">ICC_RPR_EL1</a>:
        Interrupt Controller Running Priority Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_sgi0r_el1.html" name="ICC_SGI0R_EL1" id="ICC_SGI0R_EL1">ICC_SGI0R_EL1</a>:
        Interrupt Controller Software Generated Interrupt Group 0 Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_sgi1r_el1.html" name="ICC_SGI1R_EL1" id="ICC_SGI1R_EL1">ICC_SGI1R_EL1</a>:
        Interrupt Controller Software Generated Interrupt Group 1 Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_sre_el1.html" name="ICC_SRE_EL1" id="ICC_SRE_EL1">ICC_SRE_EL1</a>:
        Interrupt Controller System Register Enable register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_sre_el2.html" name="ICC_SRE_EL2" id="ICC_SRE_EL2">ICC_SRE_EL2</a>:
        Interrupt Controller System Register Enable register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icc_sre_el3.html" name="ICC_SRE_EL3" id="ICC_SRE_EL3">ICC_SRE_EL3</a>:
        Interrupt Controller System Register Enable register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_ap0rn_el2.html" name="ICH_AP0R&lt;n&gt;_EL2" id="ICH_AP0R&lt;n&gt;_EL2">ICH_AP0R&lt;n&gt;_EL2</a>:
        Interrupt Controller Hyp Active Priorities Group 0 Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_ap1rn_el2.html" name="ICH_AP1R&lt;n&gt;_EL2" id="ICH_AP1R&lt;n&gt;_EL2">ICH_AP1R&lt;n&gt;_EL2</a>:
        Interrupt Controller Hyp Active Priorities Group 1 Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_eisr_el2.html" name="ICH_EISR_EL2" id="ICH_EISR_EL2">ICH_EISR_EL2</a>:
        Interrupt Controller End of Interrupt Status Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_elrsr_el2.html" name="ICH_ELRSR_EL2" id="ICH_ELRSR_EL2">ICH_ELRSR_EL2</a>:
        Interrupt Controller Empty List Register Status Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_hcr_el2.html" name="ICH_HCR_EL2" id="ICH_HCR_EL2">ICH_HCR_EL2</a>:
        Interrupt Controller Hyp Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_lrn_el2.html" name="ICH_LR&lt;n&gt;_EL2" id="ICH_LR&lt;n&gt;_EL2">ICH_LR&lt;n&gt;_EL2</a>:
        Interrupt Controller List Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_misr_el2.html" name="ICH_MISR_EL2" id="ICH_MISR_EL2">ICH_MISR_EL2</a>:
        Interrupt Controller Maintenance Interrupt State Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_vmcr_el2.html" name="ICH_VMCR_EL2" id="ICH_VMCR_EL2">ICH_VMCR_EL2</a>:
        Interrupt Controller Virtual Machine Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ich_vtr_el2.html" name="ICH_VTR_EL2" id="ICH_VTR_EL2">ICH_VTR_EL2</a>:
        Interrupt Controller VGIC Type Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_ap0rn_el1.html" name="ICV_AP0R&lt;n&gt;_EL1" id="ICV_AP0R&lt;n&gt;_EL1">ICV_AP0R&lt;n&gt;_EL1</a>:
        Interrupt Controller Virtual Active Priorities Group 0 Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_ap1rn_el1.html" name="ICV_AP1R&lt;n&gt;_EL1" id="ICV_AP1R&lt;n&gt;_EL1">ICV_AP1R&lt;n&gt;_EL1</a>:
        Interrupt Controller Virtual Active Priorities Group 1 Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_bpr0_el1.html" name="ICV_BPR0_EL1" id="ICV_BPR0_EL1">ICV_BPR0_EL1</a>:
        Interrupt Controller Virtual Binary Point Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_bpr1_el1.html" name="ICV_BPR1_EL1" id="ICV_BPR1_EL1">ICV_BPR1_EL1</a>:
        Interrupt Controller Virtual Binary Point Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_ctlr_el1.html" name="ICV_CTLR_EL1" id="ICV_CTLR_EL1">ICV_CTLR_EL1</a>:
        Interrupt Controller Virtual Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_dir_el1.html" name="ICV_DIR_EL1" id="ICV_DIR_EL1">ICV_DIR_EL1</a>:
        Interrupt Controller Deactivate Virtual Interrupt Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_eoir0_el1.html" name="ICV_EOIR0_EL1" id="ICV_EOIR0_EL1">ICV_EOIR0_EL1</a>:
        Interrupt Controller Virtual End Of Interrupt Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_eoir1_el1.html" name="ICV_EOIR1_EL1" id="ICV_EOIR1_EL1">ICV_EOIR1_EL1</a>:
        Interrupt Controller Virtual End Of Interrupt Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_hppir0_el1.html" name="ICV_HPPIR0_EL1" id="ICV_HPPIR0_EL1">ICV_HPPIR0_EL1</a>:
        Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_hppir1_el1.html" name="ICV_HPPIR1_EL1" id="ICV_HPPIR1_EL1">ICV_HPPIR1_EL1</a>:
        Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_iar0_el1.html" name="ICV_IAR0_EL1" id="ICV_IAR0_EL1">ICV_IAR0_EL1</a>:
        Interrupt Controller Virtual Interrupt Acknowledge Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_iar1_el1.html" name="ICV_IAR1_EL1" id="ICV_IAR1_EL1">ICV_IAR1_EL1</a>:
        Interrupt Controller Virtual Interrupt Acknowledge Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_igrpen0_el1.html" name="ICV_IGRPEN0_EL1" id="ICV_IGRPEN0_EL1">ICV_IGRPEN0_EL1</a>:
        Interrupt Controller Virtual Interrupt Group 0 Enable register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_igrpen1_el1.html" name="ICV_IGRPEN1_EL1" id="ICV_IGRPEN1_EL1">ICV_IGRPEN1_EL1</a>:
        Interrupt Controller Virtual Interrupt Group 1 Enable register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_pmr_el1.html" name="ICV_PMR_EL1" id="ICV_PMR_EL1">ICV_PMR_EL1</a>:
        Interrupt Controller Virtual Interrupt Priority Mask Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-icv_rpr_el1.html" name="ICV_RPR_EL1" id="ICV_RPR_EL1">ICV_RPR_EL1</a>:
        Interrupt Controller Virtual Running Priority Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64afr0_el1.html" name="ID_AA64AFR0_EL1" id="ID_AA64AFR0_EL1">ID_AA64AFR0_EL1</a>:
        AArch64 Auxiliary Feature Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64afr1_el1.html" name="ID_AA64AFR1_EL1" id="ID_AA64AFR1_EL1">ID_AA64AFR1_EL1</a>:
        AArch64 Auxiliary Feature Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64dfr0_el1.html" name="ID_AA64DFR0_EL1" id="ID_AA64DFR0_EL1">ID_AA64DFR0_EL1</a>:
        AArch64 Debug Feature Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64dfr1_el1.html" name="ID_AA64DFR1_EL1" id="ID_AA64DFR1_EL1">ID_AA64DFR1_EL1</a>:
        AArch64 Debug Feature Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64isar0_el1.html" name="ID_AA64ISAR0_EL1" id="ID_AA64ISAR0_EL1">ID_AA64ISAR0_EL1</a>:
        AArch64 Instruction Set Attribute Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64isar1_el1.html" name="ID_AA64ISAR1_EL1" id="ID_AA64ISAR1_EL1">ID_AA64ISAR1_EL1</a>:
        AArch64 Instruction Set Attribute Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64mmfr0_el1.html" name="ID_AA64MMFR0_EL1" id="ID_AA64MMFR0_EL1">ID_AA64MMFR0_EL1</a>:
        AArch64 Memory Model Feature Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64mmfr1_el1.html" name="ID_AA64MMFR1_EL1" id="ID_AA64MMFR1_EL1">ID_AA64MMFR1_EL1</a>:
        AArch64 Memory Model Feature Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64pfr0_el1.html" name="ID_AA64PFR0_EL1" id="ID_AA64PFR0_EL1">ID_AA64PFR0_EL1</a>:
        AArch64 Processor Feature Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_aa64pfr1_el1.html" name="ID_AA64PFR1_EL1" id="ID_AA64PFR1_EL1">ID_AA64PFR1_EL1</a>:
        AArch64 Processor Feature Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_afr0_el1.html" name="ID_AFR0_EL1" id="ID_AFR0_EL1">ID_AFR0_EL1</a>:
        AArch32 Auxiliary Feature Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_dfr0_el1.html" name="ID_DFR0_EL1" id="ID_DFR0_EL1">ID_DFR0_EL1</a>:
        AArch32 Debug Feature Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar0_el1.html" name="ID_ISAR0_EL1" id="ID_ISAR0_EL1">ID_ISAR0_EL1</a>:
        AArch32 Instruction Set Attribute Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar1_el1.html" name="ID_ISAR1_EL1" id="ID_ISAR1_EL1">ID_ISAR1_EL1</a>:
        AArch32 Instruction Set Attribute Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar2_el1.html" name="ID_ISAR2_EL1" id="ID_ISAR2_EL1">ID_ISAR2_EL1</a>:
        AArch32 Instruction Set Attribute Register 2</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar3_el1.html" name="ID_ISAR3_EL1" id="ID_ISAR3_EL1">ID_ISAR3_EL1</a>:
        AArch32 Instruction Set Attribute Register 3</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar4_el1.html" name="ID_ISAR4_EL1" id="ID_ISAR4_EL1">ID_ISAR4_EL1</a>:
        AArch32 Instruction Set Attribute Register 4</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_isar5_el1.html" name="ID_ISAR5_EL1" id="ID_ISAR5_EL1">ID_ISAR5_EL1</a>:
        AArch32 Instruction Set Attribute Register 5</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_mmfr0_el1.html" name="ID_MMFR0_EL1" id="ID_MMFR0_EL1">ID_MMFR0_EL1</a>:
        AArch32 Memory Model Feature Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_mmfr1_el1.html" name="ID_MMFR1_EL1" id="ID_MMFR1_EL1">ID_MMFR1_EL1</a>:
        AArch32 Memory Model Feature Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_mmfr2_el1.html" name="ID_MMFR2_EL1" id="ID_MMFR2_EL1">ID_MMFR2_EL1</a>:
        AArch32 Memory Model Feature Register 2</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_mmfr3_el1.html" name="ID_MMFR3_EL1" id="ID_MMFR3_EL1">ID_MMFR3_EL1</a>:
        AArch32 Memory Model Feature Register 3</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_mmfr4_el1.html" name="ID_MMFR4_EL1" id="ID_MMFR4_EL1">ID_MMFR4_EL1</a>:
        AArch32 Memory Model Feature Register 4</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_pfr0_el1.html" name="ID_PFR0_EL1" id="ID_PFR0_EL1">ID_PFR0_EL1</a>:
        AArch32 Processor Feature Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-id_pfr1_el1.html" name="ID_PFR1_EL1" id="ID_PFR1_EL1">ID_PFR1_EL1</a>:
        AArch32 Processor Feature Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ifsr32_el2.html" name="IFSR32_EL2" id="IFSR32_EL2">IFSR32_EL2</a>:
        Instruction Fault Status Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-isr_el1.html" name="ISR_EL1" id="ISR_EL1">ISR_EL1</a>:
        Interrupt Status Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-lorc_el1.html" name="LORC_EL1" id="LORC_EL1">LORC_EL1</a>:
        LORegion Control (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-lorea_el1.html" name="LOREA_EL1" id="LOREA_EL1">LOREA_EL1</a>:
        LORegion End Address (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-lorid_el1.html" name="LORID_EL1" id="LORID_EL1">LORID_EL1</a>:
        LORegionID (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-lorn_el1.html" name="LORN_EL1" id="LORN_EL1">LORN_EL1</a>:
        LORegion Number (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-lorsa_el1.html" name="LORSA_EL1" id="LORSA_EL1">LORSA_EL1</a>:
        LORegion Start Address (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mair_el1.html" name="MAIR_EL1" id="MAIR_EL1">MAIR_EL1</a>:
        Memory Attribute Indirection Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mair_el2.html" name="MAIR_EL2" id="MAIR_EL2">MAIR_EL2</a>:
        Memory Attribute Indirection Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mair_el3.html" name="MAIR_EL3" id="MAIR_EL3">MAIR_EL3</a>:
        Memory Attribute Indirection Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mdccint_el1.html" name="MDCCINT_EL1" id="MDCCINT_EL1">MDCCINT_EL1</a>:
        Monitor DCC Interrupt Enable Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mdccsr_el0.html" name="MDCCSR_EL0" id="MDCCSR_EL0">MDCCSR_EL0</a>:
        Monitor DCC Status Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mdcr_el2.html" name="MDCR_EL2" id="MDCR_EL2">MDCR_EL2</a>:
        Monitor Debug Configuration Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mdcr_el3.html" name="MDCR_EL3" id="MDCR_EL3">MDCR_EL3</a>:
        Monitor Debug Configuration Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mdrar_el1.html" name="MDRAR_EL1" id="MDRAR_EL1">MDRAR_EL1</a>:
        Monitor Debug ROM Address Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mdscr_el1.html" name="MDSCR_EL1" id="MDSCR_EL1">MDSCR_EL1</a>:
        Monitor Debug System Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-midr_el1.html" name="MIDR_EL1" id="MIDR_EL1">MIDR_EL1</a>:
        Main ID Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mpidr_el1.html" name="MPIDR_EL1" id="MPIDR_EL1">MPIDR_EL1</a>:
        Multiprocessor Affinity Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mvfr0_el1.html" name="MVFR0_EL1" id="MVFR0_EL1">MVFR0_EL1</a>:
        AArch32 Media and VFP Feature Register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mvfr1_el1.html" name="MVFR1_EL1" id="MVFR1_EL1">MVFR1_EL1</a>:
        AArch32 Media and VFP Feature Register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-mvfr2_el1.html" name="MVFR2_EL1" id="MVFR2_EL1">MVFR2_EL1</a>:
        AArch32 Media and VFP Feature Register 2</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-nzcv.html" name="NZCV" id="NZCV">NZCV</a>:
        Condition Flags</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-osdlr_el1.html" name="OSDLR_EL1" id="OSDLR_EL1">OSDLR_EL1</a>:
        OS Double Lock Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-osdtrrx_el1.html" name="OSDTRRX_EL1" id="OSDTRRX_EL1">OSDTRRX_EL1</a>:
        OS Lock Data Transfer Register, Receive</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-osdtrtx_el1.html" name="OSDTRTX_EL1" id="OSDTRTX_EL1">OSDTRTX_EL1</a>:
        OS Lock Data Transfer Register, Transmit</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-oseccr_el1.html" name="OSECCR_EL1" id="OSECCR_EL1">OSECCR_EL1</a>:
        OS Lock Exception Catch Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-oslar_el1.html" name="OSLAR_EL1" id="OSLAR_EL1">OSLAR_EL1</a>:
        OS Lock Access Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-oslsr_el1.html" name="OSLSR_EL1" id="OSLSR_EL1">OSLSR_EL1</a>:
        OS Lock Status Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pan.html" name="PAN" id="PAN">PAN</a>:
        Privileged Access Never</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-par_el1.html" name="PAR_EL1" id="PAR_EL1">PAR_EL1</a>:
        Physical Address Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmccfiltr_el0.html" name="PMCCFILTR_EL0" id="PMCCFILTR_EL0">PMCCFILTR_EL0</a>:
        Performance Monitors Cycle Count Filter Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmccntr_el0.html" name="PMCCNTR_EL0" id="PMCCNTR_EL0">PMCCNTR_EL0</a>:
        Performance Monitors Cycle Count Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmceid0_el0.html" name="PMCEID0_EL0" id="PMCEID0_EL0">PMCEID0_EL0</a>:
        Performance Monitors Common Event Identification register 0</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmceid1_el0.html" name="PMCEID1_EL0" id="PMCEID1_EL0">PMCEID1_EL0</a>:
        Performance Monitors Common Event Identification register 1</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmcntenclr_el0.html" name="PMCNTENCLR_EL0" id="PMCNTENCLR_EL0">PMCNTENCLR_EL0</a>:
        Performance Monitors Count Enable Clear register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmcntenset_el0.html" name="PMCNTENSET_EL0" id="PMCNTENSET_EL0">PMCNTENSET_EL0</a>:
        Performance Monitors Count Enable Set register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmcr_el0.html" name="PMCR_EL0" id="PMCR_EL0">PMCR_EL0</a>:
        Performance Monitors Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmevcntrn_el0.html" name="PMEVCNTR&lt;n&gt;_EL0" id="PMEVCNTR&lt;n&gt;_EL0">PMEVCNTR&lt;n&gt;_EL0</a>:
        Performance Monitors Event Count Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmevtypern_el0.html" name="PMEVTYPER&lt;n&gt;_EL0" id="PMEVTYPER&lt;n&gt;_EL0">PMEVTYPER&lt;n&gt;_EL0</a>:
        Performance Monitors Event Type Registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmintenclr_el1.html" name="PMINTENCLR_EL1" id="PMINTENCLR_EL1">PMINTENCLR_EL1</a>:
        Performance Monitors Interrupt Enable Clear register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmintenset_el1.html" name="PMINTENSET_EL1" id="PMINTENSET_EL1">PMINTENSET_EL1</a>:
        Performance Monitors Interrupt Enable Set register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmovsclr_el0.html" name="PMOVSCLR_EL0" id="PMOVSCLR_EL0">PMOVSCLR_EL0</a>:
        Performance Monitors Overflow Flag Status Clear Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmovsset_el0.html" name="PMOVSSET_EL0" id="PMOVSSET_EL0">PMOVSSET_EL0</a>:
        Performance Monitors Overflow Flag Status Set register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmselr_el0.html" name="PMSELR_EL0" id="PMSELR_EL0">PMSELR_EL0</a>:
        Performance Monitors Event Counter Selection Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmswinc_el0.html" name="PMSWINC_EL0" id="PMSWINC_EL0">PMSWINC_EL0</a>:
        Performance Monitors Software Increment register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmuserenr_el0.html" name="PMUSERENR_EL0" id="PMUSERENR_EL0">PMUSERENR_EL0</a>:
        Performance Monitors User Enable Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmxevcntr_el0.html" name="PMXEVCNTR_EL0" id="PMXEVCNTR_EL0">PMXEVCNTR_EL0</a>:
        Performance Monitors Selected Event Count Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-pmxevtyper_el0.html" name="PMXEVTYPER_EL0" id="PMXEVTYPER_EL0">PMXEVTYPER_EL0</a>:
        Performance Monitors Selected Event Type Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-revidr_el1.html" name="REVIDR_EL1" id="REVIDR_EL1">REVIDR_EL1</a>:
        Revision ID Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-rmr_el1.html" name="RMR_EL1" id="RMR_EL1">RMR_EL1</a>:
        Reset Management Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-rmr_el2.html" name="RMR_EL2" id="RMR_EL2">RMR_EL2</a>:
        Reset Management Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-rmr_el3.html" name="RMR_EL3" id="RMR_EL3">RMR_EL3</a>:
        Reset Management Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-rvbar_el1.html" name="RVBAR_EL1" id="RVBAR_EL1">RVBAR_EL1</a>:
        Reset Vector Base Address Register (if EL2 and EL3 not implemented)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-rvbar_el2.html" name="RVBAR_EL2" id="RVBAR_EL2">RVBAR_EL2</a>:
        Reset Vector Base Address Register (if EL3 not implemented)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-rvbar_el3.html" name="RVBAR_EL3" id="RVBAR_EL3">RVBAR_EL3</a>:
        Reset Vector Base Address Register (if EL3 implemented)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-s3_op1_cn_cm_op2.html" name="S3_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;" id="S3_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;">S3_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;</a>:
        IMPLEMENTATION DEFINED registers</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-scr_el3.html" name="SCR_EL3" id="SCR_EL3">SCR_EL3</a>:
        Secure Configuration Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-sctlr_el1.html" name="SCTLR_EL1" id="SCTLR_EL1">SCTLR_EL1</a>:
        System Control Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-sctlr_el2.html" name="SCTLR_EL2" id="SCTLR_EL2">SCTLR_EL2</a>:
        System Control Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-sctlr_el3.html" name="SCTLR_EL3" id="SCTLR_EL3">SCTLR_EL3</a>:
        System Control Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-sder32_el3.html" name="SDER32_EL3" id="SDER32_EL3">SDER32_EL3</a>:
        AArch32 Secure Debug Enable Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_el1.html" name="SPSR_EL1" id="SPSR_EL1">SPSR_EL1</a>:
        Saved Program Status Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_el2.html" name="SPSR_EL2" id="SPSR_EL2">SPSR_EL2</a>:
        Saved Program Status Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_el3.html" name="SPSR_EL3" id="SPSR_EL3">SPSR_EL3</a>:
        Saved Program Status Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_abt.html" name="SPSR_abt" id="SPSR_abt">SPSR_abt</a>:
        Saved Program Status Register (Abort mode)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_fiq.html" name="SPSR_fiq" id="SPSR_fiq">SPSR_fiq</a>:
        Saved Program Status Register (FIQ mode)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_irq.html" name="SPSR_irq" id="SPSR_irq">SPSR_irq</a>:
        Saved Program Status Register (IRQ mode)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsr_und.html" name="SPSR_und" id="SPSR_und">SPSR_und</a>:
        Saved Program Status Register (Undefined mode)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-spsel.html" name="SPSel" id="SPSel">SPSel</a>:
        Stack Pointer Select</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-sp_el0.html" name="SP_EL0" id="SP_EL0">SP_EL0</a>:
        Stack Pointer (EL0)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-sp_el1.html" name="SP_EL1" id="SP_EL1">SP_EL1</a>:
        Stack Pointer (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-sp_el2.html" name="SP_EL2" id="SP_EL2">SP_EL2</a>:
        Stack Pointer (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-sp_el3.html" name="SP_EL3" id="SP_EL3">SP_EL3</a>:
        Stack Pointer (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-tcr_el1.html" name="TCR_EL1" id="TCR_EL1">TCR_EL1</a>:
        Translation Control Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-tcr_el2.html" name="TCR_EL2" id="TCR_EL2">TCR_EL2</a>:
        Translation Control Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-tcr_el3.html" name="TCR_EL3" id="TCR_EL3">TCR_EL3</a>:
        Translation Control Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-tpidrro_el0.html" name="TPIDRRO_EL0" id="TPIDRRO_EL0">TPIDRRO_EL0</a>:
        EL0 Read-Only Software Thread ID Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-tpidr_el0.html" name="TPIDR_EL0" id="TPIDR_EL0">TPIDR_EL0</a>:
        EL0 Read/Write Software Thread ID Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-tpidr_el1.html" name="TPIDR_EL1" id="TPIDR_EL1">TPIDR_EL1</a>:
        EL1 Software Thread ID Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-tpidr_el2.html" name="TPIDR_EL2" id="TPIDR_EL2">TPIDR_EL2</a>:
        EL2 Software Thread ID Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-tpidr_el3.html" name="TPIDR_EL3" id="TPIDR_EL3">TPIDR_EL3</a>:
        EL3 Software Thread ID Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ttbr0_el1.html" name="TTBR0_EL1" id="TTBR0_EL1">TTBR0_EL1</a>:
        Translation Table Base Register 0 (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ttbr0_el2.html" name="TTBR0_EL2" id="TTBR0_EL2">TTBR0_EL2</a>:
        Translation Table Base Register 0 (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ttbr0_el3.html" name="TTBR0_EL3" id="TTBR0_EL3">TTBR0_EL3</a>:
        Translation Table Base Register 0 (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ttbr1_el1.html" name="TTBR1_EL1" id="TTBR1_EL1">TTBR1_EL1</a>:
        Translation Table Base Register 1 (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-ttbr1_el2.html" name="TTBR1_EL2" id="TTBR1_EL2">TTBR1_EL2</a>:
        Translation Table Base Register 1 (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-vbar_el1.html" name="VBAR_EL1" id="VBAR_EL1">VBAR_EL1</a>:
        Vector Base Address Register (EL1)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-vbar_el2.html" name="VBAR_EL2" id="VBAR_EL2">VBAR_EL2</a>:
        Vector Base Address Register (EL2)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-vbar_el3.html" name="VBAR_EL3" id="VBAR_EL3">VBAR_EL3</a>:
        Vector Base Address Register (EL3)</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-vmpidr_el2.html" name="VMPIDR_EL2" id="VMPIDR_EL2">VMPIDR_EL2</a>:
        Virtualization Multiprocessor ID Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-vpidr_el2.html" name="VPIDR_EL2" id="VPIDR_EL2">VPIDR_EL2</a>:
        Virtualization Processor ID Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-vtcr_el2.html" name="VTCR_EL2" id="VTCR_EL2">VTCR_EL2</a>:
        Virtualization Translation Control Register</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch64-vttbr_el2.html" name="VTTBR_EL2" id="VTTBR_EL2">VTTBR_EL2</a>:
        Virtualization Translation Table Base Register</span></p></div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Operations</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Operations</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright  2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
  
</html>
