// Seed: 658651404
module module_0;
  wire id_1;
  wire id_2;
  assign module_1.id_3 = 0;
  wire id_3, id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1;
  id_1 :
  assert property (@(posedge id_1) id_1 ? id_1 < 1 : id_1);
  module_0 modCall_1 ();
  id_2(
      .id_0(1), .id_1(module_1[-1].id_1 | id_3 == id_1), .id_2(-1), .id_3(1), .id_4(-1)
  );
  wire id_4, id_5, id_6;
  wire id_7, id_8;
endmodule
