#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56244d575790 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x56244d5aaca0_0 .var "Clk", 0 0;
v0x56244d5aad40_0 .var "Reset", 0 0;
v0x56244d5aae50_0 .var "Start", 0 0;
v0x56244d5aaf40_0 .var/i "counter", 31 0;
v0x56244d5aafe0_0 .var/i "i", 31 0;
v0x56244d5ab110_0 .var/i "outfile", 31 0;
S_0x56244d55fee0 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x56244d575790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x56244d5aa840_0 .net "clk_i", 0 0, v0x56244d5aaca0_0;  1 drivers
v0x56244d5aa930_0 .net "inst", 31 0, L_0x56244d5ab290;  1 drivers
v0x56244d5aa9f0_0 .net "inst_addr", 31 0, v0x56244d5a8f40_0;  1 drivers
v0x56244d5aaac0_0 .net "rst_i", 0 0, v0x56244d5aad40_0;  1 drivers
v0x56244d5aab90_0 .net "start_i", 0 0, v0x56244d5aae50_0;  1 drivers
L_0x56244d5bb800 .part L_0x56244d5ab290, 16, 5;
L_0x56244d5bb8a0 .part L_0x56244d5ab290, 11, 5;
L_0x56244d5bbfc0 .part L_0x56244d5ab290, 21, 5;
L_0x56244d5bc0b0 .part L_0x56244d5ab290, 16, 5;
L_0x56244d5bc1d0 .part L_0x56244d5ab290, 26, 6;
L_0x56244d5bc270 .part L_0x56244d5ab290, 0, 16;
L_0x56244d5bc350 .part L_0x56244d5ab290, 0, 6;
S_0x56244d560060 .scope module, "ALU" "ALU" 3 73, 4 1 0, S_0x56244d55fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x56244d588240_0 .net "ALUCtrl_i", 2 0, v0x56244d5a6650_0;  1 drivers
o0x7fcb8e59a048 .functor BUFZ 1, C4<z>; HiZ drive
v0x56244d5a5fa0_0 .net "Zero_o", 0 0, o0x7fcb8e59a048;  0 drivers
v0x56244d5a6060_0 .net "data1_i", 31 0, L_0x56244d5bbb60;  1 drivers
v0x56244d5a6120_0 .net "data2_i", 31 0, v0x56244d5a8220_0;  1 drivers
v0x56244d5a6200_0 .var "data_o", 31 0;
E_0x56244d55e400 .event edge, v0x56244d588240_0, v0x56244d5a6120_0, v0x56244d5a6060_0;
S_0x56244d5a63d0 .scope module, "ALU_Control" "ALU_Control" 3 82, 5 1 0, S_0x56244d55fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x56244d5a6650_0 .var "ALUCtrl_o", 2 0;
v0x56244d5a6730_0 .net "ALUOp_i", 1 0, v0x56244d5a70c0_0;  1 drivers
v0x56244d5a67f0_0 .net "funct_i", 5 0, L_0x56244d5bc350;  1 drivers
E_0x56244d55dd20 .event edge, v0x56244d5a67f0_0, v0x56244d5a6730_0;
S_0x56244d5a6930 .scope module, "Add_PC" "Adder" 3 15, 6 1 0, S_0x56244d55fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x56244d5a6b50_0 .net "data1_in", 31 0, v0x56244d5a8f40_0;  alias, 1 drivers
L_0x7fcb8e526018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56244d5a6c30_0 .net "data2_in", 31 0, L_0x7fcb8e526018;  1 drivers
v0x56244d5a6d10_0 .net "data_o", 31 0, L_0x56244d5ab1f0;  1 drivers
L_0x56244d5ab1f0 .arith/sum 32, v0x56244d5a8f40_0, L_0x7fcb8e526018;
S_0x56244d5a6e50 .scope module, "Control" "Control" 3 53, 7 1 0, S_0x56244d55fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegDst_o"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
v0x56244d5a70c0_0 .var "ALUOp_o", 1 0;
v0x56244d5a71a0_0 .var "ALUSrc_o", 0 0;
v0x56244d5a7240_0 .net "Op_i", 5 0, L_0x56244d5bc1d0;  1 drivers
v0x56244d5a7330_0 .var "RegDst_o", 0 0;
v0x56244d5a73f0_0 .var "RegWrite_o", 0 0;
E_0x56244d55de60 .event edge, v0x56244d5a7240_0;
S_0x56244d5a75a0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 29, 8 1 0, S_0x56244d55fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x56244d5ab290 .functor BUFZ 32, L_0x56244d5bb410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56244d5a77e0_0 .net *"_s0", 31 0, L_0x56244d5bb410;  1 drivers
v0x56244d5a78e0_0 .net *"_s2", 31 0, L_0x56244d5bb5d0;  1 drivers
v0x56244d5a79c0_0 .net *"_s4", 29 0, L_0x56244d5bb4d0;  1 drivers
L_0x7fcb8e526060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56244d5a7a80_0 .net *"_s6", 1 0, L_0x7fcb8e526060;  1 drivers
v0x56244d5a7b60_0 .net "addr_i", 31 0, v0x56244d5a8f40_0;  alias, 1 drivers
v0x56244d5a7c70_0 .net "instr_o", 31 0, L_0x56244d5ab290;  alias, 1 drivers
v0x56244d5a7d30 .array "memory", 255 0, 31 0;
L_0x56244d5bb410 .array/port v0x56244d5a7d30, L_0x56244d5bb5d0;
L_0x56244d5bb4d0 .part v0x56244d5a8f40_0, 2, 30;
L_0x56244d5bb5d0 .concat [ 30 2 0 0], L_0x56244d5bb4d0, L_0x7fcb8e526060;
S_0x56244d5a7e50 .scope module, "MUX32" "MUX32" 3 66, 9 1 0, S_0x56244d55fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x56244d5a8040_0 .net "data1_i", 31 0, L_0x56244d5bbeb0;  1 drivers
v0x56244d5a8140_0 .net "data2_i", 31 0, v0x56244d5aa710_0;  1 drivers
v0x56244d5a8220_0 .var "data_o", 31 0;
v0x56244d5a8320_0 .net "select_i", 0 0, v0x56244d5a71a0_0;  1 drivers
E_0x56244d587710 .event edge, v0x56244d5a71a0_0, v0x56244d5a8140_0, v0x56244d5a8040_0;
S_0x56244d5a8460 .scope module, "MUX5" "MUX5" 3 35, 10 1 0, S_0x56244d55fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0x56244d5a8670_0 .net "data1_i", 4 0, L_0x56244d5bb800;  1 drivers
v0x56244d5a8770_0 .net "data2_i", 4 0, L_0x56244d5bb8a0;  1 drivers
v0x56244d5a8850_0 .var "data_o", 4 0;
v0x56244d5a8940_0 .net "select_i", 0 0, v0x56244d5a7330_0;  1 drivers
E_0x56244d587750 .event edge, v0x56244d5a7330_0, v0x56244d5a8770_0, v0x56244d5a8670_0;
S_0x56244d5a8aa0 .scope module, "PC" "PC" 3 21, 11 1 0, S_0x56244d55fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x56244d5a8d70_0 .net "clk_i", 0 0, v0x56244d5aaca0_0;  alias, 1 drivers
v0x56244d5a8e50_0 .net "pc_i", 31 0, L_0x56244d5ab1f0;  alias, 1 drivers
v0x56244d5a8f40_0 .var "pc_o", 31 0;
v0x56244d5a9060_0 .net "rst_i", 0 0, v0x56244d5aad40_0;  alias, 1 drivers
v0x56244d5a9100_0 .net "start_i", 0 0, v0x56244d5aae50_0;  alias, 1 drivers
E_0x56244d5a8cf0/0 .event negedge, v0x56244d5a9060_0;
E_0x56244d5a8cf0/1 .event posedge, v0x56244d5a8d70_0;
E_0x56244d5a8cf0 .event/or E_0x56244d5a8cf0/0, E_0x56244d5a8cf0/1;
S_0x56244d5a92b0 .scope module, "Registers" "Registers" 3 42, 12 1 0, S_0x56244d55fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x56244d5bbb60 .functor BUFZ 32, L_0x56244d5bb9d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56244d5bbeb0 .functor BUFZ 32, L_0x56244d5bbc70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56244d5a95d0_0 .net "RDaddr_i", 4 0, v0x56244d5a8850_0;  1 drivers
v0x56244d5a96b0_0 .net "RDdata_i", 31 0, v0x56244d5a6200_0;  1 drivers
v0x56244d5a9750_0 .net "RSaddr_i", 4 0, L_0x56244d5bbfc0;  1 drivers
v0x56244d5a9820_0 .net "RSdata_o", 31 0, L_0x56244d5bbb60;  alias, 1 drivers
v0x56244d5a9910_0 .net "RTaddr_i", 4 0, L_0x56244d5bc0b0;  1 drivers
v0x56244d5a9a20_0 .net "RTdata_o", 31 0, L_0x56244d5bbeb0;  alias, 1 drivers
v0x56244d5a9ae0_0 .net "RegWrite_i", 0 0, v0x56244d5a73f0_0;  1 drivers
v0x56244d5a9bb0_0 .net *"_s0", 31 0, L_0x56244d5bb9d0;  1 drivers
v0x56244d5a9c50_0 .net *"_s10", 6 0, L_0x56244d5bbd10;  1 drivers
L_0x7fcb8e5260f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56244d5a9dc0_0 .net *"_s13", 1 0, L_0x7fcb8e5260f0;  1 drivers
v0x56244d5a9ea0_0 .net *"_s2", 6 0, L_0x56244d5bba70;  1 drivers
L_0x7fcb8e5260a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56244d5a9f80_0 .net *"_s5", 1 0, L_0x7fcb8e5260a8;  1 drivers
v0x56244d5aa060_0 .net *"_s8", 31 0, L_0x56244d5bbc70;  1 drivers
v0x56244d5aa140_0 .net "clk_i", 0 0, v0x56244d5aaca0_0;  alias, 1 drivers
v0x56244d5aa210 .array "register", 31 0, 31 0;
E_0x56244d5a9550 .event posedge, v0x56244d5a8d70_0;
L_0x56244d5bb9d0 .array/port v0x56244d5aa210, L_0x56244d5bba70;
L_0x56244d5bba70 .concat [ 5 2 0 0], L_0x56244d5bbfc0, L_0x7fcb8e5260a8;
L_0x56244d5bbc70 .array/port v0x56244d5aa210, L_0x56244d5bbd10;
L_0x56244d5bbd10 .concat [ 5 2 0 0], L_0x56244d5bc0b0, L_0x7fcb8e5260f0;
S_0x56244d5aa3b0 .scope module, "Sign_Extend" "Sign_Extend" 3 61, 13 1 0, S_0x56244d55fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x56244d5aa610_0 .net "data_i", 15 0, L_0x56244d5bc270;  1 drivers
v0x56244d5aa710_0 .var "data_o", 31 0;
E_0x56244d5aa590 .event edge, v0x56244d5aa610_0;
    .scope S_0x56244d5a8aa0;
T_0 ;
    %wait E_0x56244d5a8cf0;
    %load/vec4 v0x56244d5a9060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56244d5a8f40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56244d5a9100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x56244d5a8e50_0;
    %assign/vec4 v0x56244d5a8f40_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x56244d5a8f40_0;
    %assign/vec4 v0x56244d5a8f40_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56244d5a8460;
T_1 ;
    %wait E_0x56244d587750;
    %load/vec4 v0x56244d5a8940_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x56244d5a8770_0;
    %store/vec4 v0x56244d5a8850_0, 0, 5;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x56244d5a8670_0;
    %store/vec4 v0x56244d5a8850_0, 0, 5;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56244d5a92b0;
T_2 ;
    %wait E_0x56244d5a9550;
    %load/vec4 v0x56244d5a9ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x56244d5a96b0_0;
    %load/vec4 v0x56244d5a95d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56244d5aa210, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56244d5a6e50;
T_3 ;
    %wait E_0x56244d55de60;
    %load/vec4 v0x56244d5a7240_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x56244d5a7330_0;
    %pushi/vec4 3, 0, 2;
    %cassign/vec4 v0x56244d5a70c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x56244d5a71a0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x56244d5a73f0_0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56244d5a7240_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x56244d5a7330_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x56244d5a70c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x56244d5a71a0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x56244d5a73f0_0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56244d5aa3b0;
T_4 ;
    %wait E_0x56244d5aa590;
    %load/vec4 v0x56244d5aa610_0;
    %parti/s 1, 15, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x56244d5aa610_0;
    %pad/u 32;
    %pushi/vec4 4294901760, 0, 32;
    %or;
    %store/vec4 v0x56244d5aa710_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x56244d5aa610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %or;
    %store/vec4 v0x56244d5aa710_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56244d5a7e50;
T_5 ;
    %wait E_0x56244d587710;
    %load/vec4 v0x56244d5a8320_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x56244d5a8140_0;
    %store/vec4 v0x56244d5a8220_0, 0, 32;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x56244d5a8040_0;
    %store/vec4 v0x56244d5a8220_0, 0, 32;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56244d560060;
T_6 ;
    %wait E_0x56244d55e400;
    %load/vec4 v0x56244d588240_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x56244d5a6060_0;
    %load/vec4 v0x56244d5a6120_0;
    %add;
    %store/vec4 v0x56244d5a6200_0, 0, 32;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x56244d5a6060_0;
    %load/vec4 v0x56244d5a6120_0;
    %sub;
    %store/vec4 v0x56244d5a6200_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x56244d5a6060_0;
    %load/vec4 v0x56244d5a6120_0;
    %or;
    %store/vec4 v0x56244d5a6200_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x56244d5a6060_0;
    %load/vec4 v0x56244d5a6120_0;
    %and;
    %store/vec4 v0x56244d5a6200_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x56244d5a6060_0;
    %load/vec4 v0x56244d5a6120_0;
    %mul;
    %store/vec4 v0x56244d5a6200_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56244d5a63d0;
T_7 ;
    %wait E_0x56244d55dd20;
    %load/vec4 v0x56244d5a6730_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 2, 0, 3;
    %cassign/vec4 v0x56244d5a6650_0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56244d5a67f0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 2, 0, 3;
    %cassign/vec4 v0x56244d5a6650_0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56244d5a67f0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 6, 0, 3;
    %cassign/vec4 v0x56244d5a6650_0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x56244d5a67f0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 3;
    %cassign/vec4 v0x56244d5a6650_0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x56244d5a67f0_0;
    %cmpi/e 20, 0, 6;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 3;
    %cassign/vec4 v0x56244d5a6650_0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x56244d5a67f0_0;
    %cmpi/e 24, 0, 6;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 3, 0, 3;
    %cassign/vec4 v0x56244d5a6650_0;
T_7.10 ;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56244d575790;
T_8 ;
    %delay 25, 0;
    %load/vec4 v0x56244d5aaca0_0;
    %inv;
    %store/vec4 v0x56244d5aaca0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56244d575790;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56244d5aaf40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56244d5aafe0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x56244d5aafe0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56244d5aafe0_0;
    %store/vec4a v0x56244d5a7d30, 4, 0;
    %load/vec4 v0x56244d5aafe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56244d5aafe0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56244d5aafe0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x56244d5aafe0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56244d5aafe0_0;
    %store/vec4a v0x56244d5aa210, 4, 0;
    %load/vec4 v0x56244d5aafe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56244d5aafe0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call 2 34 "$readmemb", "instruction.txt", v0x56244d5a7d30 {0 0 0};
    %vpi_func 2 37 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x56244d5ab110_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56244d5aaca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56244d5aad40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56244d5aae50_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56244d5aad40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56244d5aae50_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x56244d575790;
T_10 ;
    %wait E_0x56244d5a9550;
    %load/vec4 v0x56244d5aaf40_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 52 "$stop" {0 0 0};
T_10.0 ;
    %vpi_call 2 55 "$fdisplay", v0x56244d5ab110_0, "PC = %d", v0x56244d5a8f40_0 {0 0 0};
    %vpi_call 2 58 "$fdisplay", v0x56244d5ab110_0, "Registers" {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x56244d5ab110_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x56244d5aa210, 0>, &A<v0x56244d5aa210, 8>, &A<v0x56244d5aa210, 16>, &A<v0x56244d5aa210, 24> {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x56244d5ab110_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x56244d5aa210, 1>, &A<v0x56244d5aa210, 9>, &A<v0x56244d5aa210, 17>, &A<v0x56244d5aa210, 25> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x56244d5ab110_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x56244d5aa210, 2>, &A<v0x56244d5aa210, 10>, &A<v0x56244d5aa210, 18>, &A<v0x56244d5aa210, 26> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x56244d5ab110_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x56244d5aa210, 3>, &A<v0x56244d5aa210, 11>, &A<v0x56244d5aa210, 19>, &A<v0x56244d5aa210, 27> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x56244d5ab110_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x56244d5aa210, 4>, &A<v0x56244d5aa210, 12>, &A<v0x56244d5aa210, 20>, &A<v0x56244d5aa210, 28> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x56244d5ab110_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x56244d5aa210, 5>, &A<v0x56244d5aa210, 13>, &A<v0x56244d5aa210, 21>, &A<v0x56244d5aa210, 29> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x56244d5ab110_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x56244d5aa210, 6>, &A<v0x56244d5aa210, 14>, &A<v0x56244d5aa210, 22>, &A<v0x56244d5aa210, 30> {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0x56244d5ab110_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x56244d5aa210, 7>, &A<v0x56244d5aa210, 15>, &A<v0x56244d5aa210, 23>, &A<v0x56244d5aa210, 31> {0 0 0};
    %vpi_call 2 68 "$fdisplay", v0x56244d5ab110_0, "\012" {0 0 0};
    %load/vec4 v0x56244d5aaf40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56244d5aaf40_0, 0, 32;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "MUX5.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
