strict digraph "compose( ,  )" {
	node [label="\N"];
	"703:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdcd515390>",
		fillcolor=turquoise,
		label="703:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"704:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdcd515e50>",
		fillcolor=springgreen,
		label="704:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"703:BL" -> "704:IF"	 [cond="[]",
		lineno=None];
	"702:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdcd515290>",
		clk_sens=True,
		fillcolor=gold,
		label="702:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Write', 'DataIn', 'SyncReset']"];
	"702:AL" -> "703:BL"	 [cond="[]",
		lineno=None];
	"Leaf_702:AL"	 [def_var="['DataOut']",
		label="Leaf_702:AL"];
	"707:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdcd862bd0>",
		fillcolor=springgreen,
		label="707:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"710:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdcd7f6e90>",
		fillcolor=springgreen,
		label="710:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"707:IF" -> "710:IF"	 [cond="['SyncReset']",
		label="!(SyncReset)",
		lineno=707];
	"708:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdcde0f490>",
		fillcolor=firebrick,
		label="708:NS
DataOut <= RESET_VALUE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdcde0f490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"707:IF" -> "708:NS"	 [cond="['SyncReset']",
		label=SyncReset,
		lineno=707];
	"704:IF" -> "707:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=704];
	"705:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdcd515b50>",
		fillcolor=firebrick,
		label="705:NS
DataOut <= RESET_VALUE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdcd515b50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"704:IF" -> "705:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=704];
	"705:NS" -> "Leaf_702:AL"	 [cond="[]",
		lineno=None];
	"711:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdcd3c1fd0>",
		fillcolor=firebrick,
		label="711:NS
DataOut <= DataIn;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdcd3c1fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"710:IF" -> "711:NS"	 [cond="['Write']",
		label=Write,
		lineno=710];
	"708:NS" -> "Leaf_702:AL"	 [cond="[]",
		lineno=None];
	"711:NS" -> "Leaf_702:AL"	 [cond="[]",
		lineno=None];
}
