#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1733f30 .scope module, "tb_pipelined_alu" "tb_pipelined_alu" 2 1;
 .timescale 0 0;
P_0x17340c0 .param/l "WIDTH" 0 2 3, +C4<00000000000000000000000000010000>;
v0x1798bc0_0 .var "a", 15 0;
v0x1798ca0_0 .var "b", 15 0;
v0x1798d70_0 .var "clk", 0 0;
v0x1798e70_0 .net "invalid_op", 0 0, v0x1798370_0;  1 drivers
v0x1798f40_0 .net "is_equal", 0 0, v0x1798480_0;  1 drivers
v0x1798fe0_0 .net "is_less", 0 0, v0x1798540_0;  1 drivers
v0x17990b0_0 .var "op", 3 0;
v0x1799180_0 .net "overflow", 0 0, v0x17986e0_0;  1 drivers
v0x1799250_0 .net "result", 15 0, v0x17987a0_0;  1 drivers
v0x1799320_0 .var "rst", 0 0;
v0x17993f0_0 .net "underflow", 0 0, v0x1798940_0;  1 drivers
S_0x1734160 .scope module, "dut" "pipelined_alu" 2 12, 3 1 0, S_0x1733f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 4 "op";
    .port_info 5 /OUTPUT 16 "result";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
    .port_info 8 /OUTPUT 1 "invalid_op";
    .port_info 9 /OUTPUT 1 "is_equal";
    .port_info 10 /OUTPUT 1 "is_less";
P_0x1734340 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
v0x1765dd0_0 .net "a", 15 0, v0x1798bc0_0;  1 drivers
v0x17980e0_0 .net "b", 15 0, v0x1798ca0_0;  1 drivers
v0x17981c0_0 .net "clk", 0 0, v0x1798d70_0;  1 drivers
v0x1798290_0 .var "extended", 16 0;
v0x1798370_0 .var "invalid_op", 0 0;
v0x1798480_0 .var "is_equal", 0 0;
v0x1798540_0 .var "is_less", 0 0;
v0x1798600_0 .net "op", 3 0, v0x17990b0_0;  1 drivers
v0x17986e0_0 .var "overflow", 0 0;
v0x17987a0_0 .var "result", 15 0;
v0x1798880_0 .net "rst", 0 0, v0x1799320_0;  1 drivers
v0x1798940_0 .var "underflow", 0 0;
E_0x1777700 .event posedge, v0x1798880_0, v0x17981c0_0;
    .scope S_0x1734160;
T_0 ;
    %wait E_0x1777700;
    %load/vec4 v0x1798880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x17987a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17986e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1798940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1798370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1798480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1798540_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17986e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1798940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1798370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1798480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1798540_0, 0;
    %load/vec4 v0x1798600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x17987a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1798370_0, 0;
    %jmp T_0.13;
T_0.2 ;
    %load/vec4 v0x1765dd0_0;
    %pad/u 17;
    %load/vec4 v0x17980e0_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x1798290_0, 0, 17;
    %load/vec4 v0x1798290_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x17987a0_0, 0;
    %load/vec4 v0x1798290_0;
    %parti/s 1, 16, 6;
    %assign/vec4 v0x17986e0_0, 0;
    %jmp T_0.13;
T_0.3 ;
    %load/vec4 v0x1765dd0_0;
    %pad/u 17;
    %load/vec4 v0x17980e0_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x1798290_0, 0, 17;
    %load/vec4 v0x1798290_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x17987a0_0, 0;
    %load/vec4 v0x1765dd0_0;
    %load/vec4 v0x17980e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x1798940_0, 0;
    %jmp T_0.13;
T_0.4 ;
    %load/vec4 v0x1765dd0_0;
    %load/vec4 v0x17980e0_0;
    %and;
    %assign/vec4 v0x17987a0_0, 0;
    %jmp T_0.13;
T_0.5 ;
    %load/vec4 v0x1765dd0_0;
    %load/vec4 v0x17980e0_0;
    %or;
    %assign/vec4 v0x17987a0_0, 0;
    %jmp T_0.13;
T_0.6 ;
    %load/vec4 v0x1765dd0_0;
    %load/vec4 v0x17980e0_0;
    %xor;
    %assign/vec4 v0x17987a0_0, 0;
    %jmp T_0.13;
T_0.7 ;
    %load/vec4 v0x1765dd0_0;
    %inv;
    %assign/vec4 v0x17987a0_0, 0;
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x1765dd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x17987a0_0, 0;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x1765dd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x17987a0_0, 0;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x1765dd0_0;
    %load/vec4 v0x17980e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1798480_0, 0;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x1765dd0_0;
    %load/vec4 v0x17980e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x1798540_0, 0;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1733f30;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x1798d70_0;
    %inv;
    %store/vec4 v0x1798d70_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1733f30;
T_2 ;
    %vpi_call 2 30 "$dumpfile", "output/tb_pipelined_alu.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1733f30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1798d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1799320_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1798bc0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1798ca0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17990b0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1799320_0, 0, 1;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x1798bc0_0, 0, 16;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x1798ca0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17990b0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 45 "$display", "ADD: %0d + %0d = %0d, Overflow: %b", v0x1798bc0_0, v0x1798ca0_0, v0x1799250_0, v0x1799180_0 {0 0 0};
    %pushi/vec4 50, 0, 16;
    %store/vec4 v0x1798bc0_0, 0, 16;
    %pushi/vec4 80, 0, 16;
    %store/vec4 v0x1798ca0_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17990b0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 49 "$display", "SUB: %0d - %0d = %0d, Underflow: %b", v0x1798bc0_0, v0x1798ca0_0, v0x1799250_0, v0x17993f0_0 {0 0 0};
    %pushi/vec4 65280, 0, 16;
    %store/vec4 v0x1798bc0_0, 0, 16;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v0x1798ca0_0, 0, 16;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x17990b0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 53 "$display", "AND: %h & %h = %h", v0x1798bc0_0, v0x1798ca0_0, v0x1799250_0 {0 0 0};
    %pushi/vec4 42405, 0, 16;
    %store/vec4 v0x1798bc0_0, 0, 16;
    %pushi/vec4 23130, 0, 16;
    %store/vec4 v0x1798ca0_0, 0, 16;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x17990b0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 57 "$display", "OR : %h | %h = %h", v0x1798bc0_0, v0x1798ca0_0, v0x1799250_0 {0 0 0};
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0x1798bc0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x1798ca0_0, 0, 16;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x17990b0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 61 "$display", "XOR: %h ^ %h = %h", v0x1798bc0_0, v0x1798ca0_0, v0x1799250_0 {0 0 0};
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0x1798bc0_0, 0, 16;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x17990b0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 65 "$display", "NOT: ~%h = %h", v0x1798bc0_0, v0x1799250_0 {0 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x1798bc0_0, 0, 16;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x17990b0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 69 "$display", "SHL: %h << 1 = %h", v0x1798bc0_0, v0x1799250_0 {0 0 0};
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x1798bc0_0, 0, 16;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x17990b0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 73 "$display", "SHR: %h >> 1 = %h", v0x1798bc0_0, v0x1799250_0 {0 0 0};
    %pushi/vec4 1234, 0, 16;
    %store/vec4 v0x1798bc0_0, 0, 16;
    %pushi/vec4 1234, 0, 16;
    %store/vec4 v0x1798ca0_0, 0, 16;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x17990b0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 77 "$display", "CMP EQ: %0d == %0d? %b", v0x1798bc0_0, v0x1798ca0_0, v0x1798f40_0 {0 0 0};
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x1798bc0_0, 0, 16;
    %pushi/vec4 50, 0, 16;
    %store/vec4 v0x1798ca0_0, 0, 16;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x17990b0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 81 "$display", "CMP LT: %0d < %0d? %b", v0x1798bc0_0, v0x1798ca0_0, v0x1798fe0_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x17990b0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 85 "$display", "Invalid Op Test: Invalid Flag = %b", v0x1798e70_0 {0 0 0};
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/src/testbench.v";
    "/src/your_design.v";
