<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Prototyp systemu zarządzania roletą okienną: stm32l0xx_hal_rcc_ex.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Prototyp systemu zarządzania roletą okienną
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32l0xx__hal__rcc__ex_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32l0xx_hal_rcc_ex.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL Extension module.  
<a href="#details">More...</a></p>

<p><a href="stm32l0xx__hal__rcc__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC extended clocks structure definition.  <a href="struct_r_c_c___periph_c_l_k_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad0871c1f91966bdd646d4b583ed16f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gad0871c1f91966bdd646d4b583ed16f1b">IS_RCC_USART2CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gad0871c1f91966bdd646d4b583ed16f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1460e301aee805e26a6f6a4936213bd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga1460e301aee805e26a6f6a4936213bd5">IS_RCC_LPUART1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga1460e301aee805e26a6f6a4936213bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08abf8048ad8806f0fb9199ee3095436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga08abf8048ad8806f0fb9199ee3095436">IS_RCC_I2C1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga08abf8048ad8806f0fb9199ee3095436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0dc987cc75a8d4852ba565df935090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gafd0dc987cc75a8d4852ba565df935090">IS_RCC_LPTIMCLK</a>(__LPTIMCLK_)</td></tr>
<tr class="separator:gafd0dc987cc75a8d4852ba565df935090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925a772ad33130a6ab7e10c1ab6e4ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga925a772ad33130a6ab7e10c1ab6e4ebe">IS_RCC_STOPWAKEUP_CLOCK</a>(__SOURCE__)</td></tr>
<tr class="separator:ga925a772ad33130a6ab7e10c1ab6e4ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52778efb019c0bae5ac6dfb3592c290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gad52778efb019c0bae5ac6dfb3592c290">IS_RCC_LSE_DRIVE</a>(__DRIVE__)</td></tr>
<tr class="separator:gad52778efb019c0bae5ac6dfb3592c290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b28da23df63fe2a235536edd669d8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc8bc70fd30f54311218abe6c52c21c">EXTI_IMR_IM19</a>)</td></tr>
<tr class="separator:ga9b28da23df63fe2a235536edd669d8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d259e3e1607db6e547d525043246387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga5d259e3e1607db6e547d525043246387">RCC_PERIPHCLK_USART2</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga5d259e3e1607db6e547d525043246387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26dd46ff44eb9a532070bb3790ce0086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga26dd46ff44eb9a532070bb3790ce0086">RCC_PERIPHCLK_LPUART1</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga26dd46ff44eb9a532070bb3790ce0086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe21bb1cd8d7004373b236a8dd90fd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gafe21bb1cd8d7004373b236a8dd90fd92">RCC_PERIPHCLK_I2C1</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gafe21bb1cd8d7004373b236a8dd90fd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ca02c3ca6c548484cd1302c8adbb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gad3ca02c3ca6c548484cd1302c8adbb53">RCC_PERIPHCLK_I2C2</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gad3ca02c3ca6c548484cd1302c8adbb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede03aaafb5319bb39767bf50182406f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gaede03aaafb5319bb39767bf50182406f">RCC_PERIPHCLK_RTC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gaede03aaafb5319bb39767bf50182406f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ca7e8b3726ee68934795277eb0cbce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga56ca7e8b3726ee68934795277eb0cbce">RCC_PERIPHCLK_LPTIM1</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:ga56ca7e8b3726ee68934795277eb0cbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab289cffbef2f41c7df1866d7da23e8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gab289cffbef2f41c7df1866d7da23e8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06c008b4b6015e3a13fbbdbfe8d0121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab06c008b4b6015e3a13fbbdbfe8d0121">RCC_USART2CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a">RCC_CCIPR_USART2SEL_0</a></td></tr>
<tr class="separator:gab06c008b4b6015e3a13fbbdbfe8d0121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ca7c150d24aa19b3cdfff9859872fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad">RCC_CCIPR_USART2SEL_1</a></td></tr>
<tr class="separator:gae2ca7c150d24aa19b3cdfff9859872fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95fa6fc4e888e6ea48d8f83ea4c0f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a">RCC_CCIPR_USART2SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad">RCC_CCIPR_USART2SEL_1</a>)</td></tr>
<tr class="separator:gae95fa6fc4e888e6ea48d8f83ea4c0f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8158f86dafbb5879aed91b766f64f360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga8158f86dafbb5879aed91b766f64f360">RCC_LPUART1CLKSOURCE_PCLK1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga8158f86dafbb5879aed91b766f64f360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4723bf0172e21fcd0a1f85404c370d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaec4723bf0172e21fcd0a1f85404c370d">RCC_LPUART1CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15">RCC_CCIPR_LPUART1SEL_0</a></td></tr>
<tr class="separator:gaec4723bf0172e21fcd0a1f85404c370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe5b8226a6804b33af9409d3de4986d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de">RCC_CCIPR_LPUART1SEL_1</a></td></tr>
<tr class="separator:gacbe5b8226a6804b33af9409d3de4986d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12ce77cb8bf9ec5b4053c7c3df8d8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15">RCC_CCIPR_LPUART1SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de">RCC_CCIPR_LPUART1SEL_1</a>)</td></tr>
<tr class="separator:gaf12ce77cb8bf9ec5b4053c7c3df8d8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc90800e3059c5e65977746386f651c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga2fc90800e3059c5e65977746386f651c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a04c52a4f4665188e40cd7f4018ea3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">RCC_I2C1CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7">RCC_CCIPR_I2C1SEL_0</a></td></tr>
<tr class="separator:ga1a04c52a4f4665188e40cd7f4018ea3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5645524b292048cfe127da02ba9b3df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda">RCC_CCIPR_I2C1SEL_1</a></td></tr>
<tr class="separator:ga5645524b292048cfe127da02ba9b3df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8151264a427f3eec6e6b641b8bbcbafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___t_i_m___p_rescaler___selection.html#ga8151264a427f3eec6e6b641b8bbcbafa">RCC_TIMPRES_DESACTIVATED</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga8151264a427f3eec6e6b641b8bbcbafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93dc9065111c8aa0e44c30dacc38536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___t_i_m___p_rescaler___selection.html#gae93dc9065111c8aa0e44c30dacc38536">RCC_TIMPRES_ACTIVATED</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gae93dc9065111c8aa0e44c30dacc38536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40cdb170aad26d4c4d0860ad5b35b455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">RCC_LPTIM1CLKSOURCE_PCLK1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga40cdb170aad26d4c4d0860ad5b35b455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6dc141d42b90f46a14f6dc653856055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b">RCC_CCIPR_LPTIM1SEL_0</a></td></tr>
<tr class="separator:gac6dc141d42b90f46a14f6dc653856055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3194a321e6699246642dd78dcdefa7b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga3194a321e6699246642dd78dcdefa7b9">RCC_LPTIM1CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc1b11ae30a53195d0a67e7236b573b2">RCC_CCIPR_LPTIM1SEL_1</a></td></tr>
<tr class="separator:ga3194a321e6699246642dd78dcdefa7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f268c170b61a50711db963c02356874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a></td></tr>
<tr class="separator:ga6f268c170b61a50711db963c02356874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18b40ff768e227cbb2f661b9f40373a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___stop_wake_up___clock.html#gac18b40ff768e227cbb2f661b9f40373a">RCC_STOP_WAKEUPCLOCK_MSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gac18b40ff768e227cbb2f661b9f40373a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7230033023839d06ad8cad89ea60a6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___stop_wake_up___clock.html#ga7230033023839d06ad8cad89ea60a6c9">RCC_STOP_WAKEUPCLOCK_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a></td></tr>
<tr class="separator:ga7230033023839d06ad8cad89ea60a6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fa5b50304710db2d7f6d583a225da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_s_e_drive___configuration.html#gab5fa5b50304710db2d7f6d583a225da3">RCC_LSEDRIVE_LOW</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gab5fa5b50304710db2d7f6d583a225da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1151beb7f9869e91fe7617936ad0efff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_s_e_drive___configuration.html#ga1151beb7f9869e91fe7617936ad0efff">RCC_LSEDRIVE_MEDIUMLOW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa646dd5c63e7f8fb647ba27898eab08f">RCC_CSR_LSEDRV_0</a></td></tr>
<tr class="separator:ga1151beb7f9869e91fe7617936ad0efff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295eed1e1368d526fa0f6356ceecbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_s_e_drive___configuration.html#ga295eed1e1368d526fa0f6356ceecbc48">RCC_LSEDRIVE_MEDIUMHIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8fed5734bffc6ea6250730c0c79bb0c">RCC_CSR_LSEDRV_1</a></td></tr>
<tr class="separator:ga295eed1e1368d526fa0f6356ceecbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b0854f3813d7ab2781519bfa58fd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_s_e_drive___configuration.html#ga90b0854f3813d7ab2781519bfa58fd95">RCC_LSEDRIVE_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94035e22789daabd92f0033fde51f815">RCC_CSR_LSEDRV</a></td></tr>
<tr class="separator:ga90b0854f3813d7ab2781519bfa58fd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b681740c1fd9eaf0f369d155ceeecd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1b681740c1fd9eaf0f369d155ceeecd1">__HAL_RCC_TSC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1b681740c1fd9eaf0f369d155ceeecd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4132ade2f170efda53e3f62924e15f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga4132ade2f170efda53e3f62924e15f6b">__HAL_RCC_TSC_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c">RCC_AHBENR_TSCEN</a>))</td></tr>
<tr class="separator:ga4132ade2f170efda53e3f62924e15f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134d0edbb0b67d1c6276ba2edb4b336a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga134d0edbb0b67d1c6276ba2edb4b336a">__HAL_RCC_TSC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c">RCC_AHBENR_TSCEN</a>) != 0U)</td></tr>
<tr class="separator:ga134d0edbb0b67d1c6276ba2edb4b336a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8d629b7d0faf7a9a257a5a2f2c31a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga9e8d629b7d0faf7a9a257a5a2f2c31a1">__HAL_RCC_TSC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c">RCC_AHBENR_TSCEN</a>) == 0U)</td></tr>
<tr class="separator:ga9e8d629b7d0faf7a9a257a5a2f2c31a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b37cc75f9a14a55b9e89e8ccfac8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga01b37cc75f9a14a55b9e89e8ccfac8af">__HAL_RCC_RNG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga01b37cc75f9a14a55b9e89e8ccfac8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f885339c99130e538e4d7474933d470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga8f885339c99130e538e4d7474933d470">__HAL_RCC_RNG_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ecdd9972dd59729eb4ede668b2a639">RCC_AHBENR_RNGEN</a>))</td></tr>
<tr class="separator:ga8f885339c99130e538e4d7474933d470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb083459b7bbd56c9b89db59bb75fdc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabb083459b7bbd56c9b89db59bb75fdc2">__HAL_RCC_RNG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ecdd9972dd59729eb4ede668b2a639">RCC_AHBENR_RNGEN</a>) != 0U)</td></tr>
<tr class="separator:gabb083459b7bbd56c9b89db59bb75fdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b17b31dc3e560ead96b7d8a74c8c679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga9b17b31dc3e560ead96b7d8a74c8c679">__HAL_RCC_RNG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ecdd9972dd59729eb4ede668b2a639">RCC_AHBENR_RNGEN</a>) == 0U)</td></tr>
<tr class="separator:ga9b17b31dc3e560ead96b7d8a74c8c679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba2aebfe03cd3fd174f5c37a1d62769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___enable___disable.html#gacba2aebfe03cd3fd174f5c37a1d62769">__HAL_RCC_USB_CLK_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>))</td></tr>
<tr class="separator:gacba2aebfe03cd3fd174f5c37a1d62769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248a0f9f8b79b169d2e5ba5bd87b03c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___enable___disable.html#ga248a0f9f8b79b169d2e5ba5bd87b03c7">__HAL_RCC_USB_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>))</td></tr>
<tr class="separator:ga248a0f9f8b79b169d2e5ba5bd87b03c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59dc128f70029f5fba46edd0fb30f94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___enable___disable.html#ga59dc128f70029f5fba46edd0fb30f94b">__HAL_RCC_USB_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>) != 0U)</td></tr>
<tr class="separator:ga59dc128f70029f5fba46edd0fb30f94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd255f230b6f8d7e753f05a854595bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___enable___disable.html#gaccd255f230b6f8d7e753f05a854595bb">__HAL_RCC_USB_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>) == 0U)</td></tr>
<tr class="separator:gaccd255f230b6f8d7e753f05a854595bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbeee793dfe93384ba7526eb243f6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___enable___disable.html#gaacbeee793dfe93384ba7526eb243f6cc">__HAL_RCC_CRS_CLK_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf">RCC_APB1ENR_CRSEN</a>))</td></tr>
<tr class="separator:gaacbeee793dfe93384ba7526eb243f6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a011bda249fc860fe44a88f7b03ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___enable___disable.html#ga67a011bda249fc860fe44a88f7b03ff6">__HAL_RCC_CRS_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR,(<a class="el" href="group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf">RCC_APB1ENR_CRSEN</a>))</td></tr>
<tr class="separator:ga67a011bda249fc860fe44a88f7b03ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeca04d4641a3c80d8f98617696be2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___enable___disable.html#gadeca04d4641a3c80d8f98617696be2c6">__HAL_RCC_CRS_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf">RCC_APB1ENR_CRSEN</a>) != 0U)</td></tr>
<tr class="separator:gadeca04d4641a3c80d8f98617696be2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f05b209c652dd7105da6c3f7762b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___enable___disable.html#ga20f05b209c652dd7105da6c3f7762b4c">__HAL_RCC_CRS_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf">RCC_APB1ENR_CRSEN</a>) == 0U)</td></tr>
<tr class="separator:ga20f05b209c652dd7105da6c3f7762b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fada5a115b059ae6221e18b5a64556d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_h_b___force___release___reset.html#ga1fada5a115b059ae6221e18b5a64556d">__HAL_RCC_TSC_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7">RCC_AHBRSTR_TSCRST</a>))</td></tr>
<tr class="separator:ga1fada5a115b059ae6221e18b5a64556d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1895bd2464945e5cdd357d856fc849f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_h_b___force___release___reset.html#ga1895bd2464945e5cdd357d856fc849f0">__HAL_RCC_TSC_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7">RCC_AHBRSTR_TSCRST</a>))</td></tr>
<tr class="separator:ga1895bd2464945e5cdd357d856fc849f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f1fa1feca39e3aaa09aee9a14015b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_h_b___force___release___reset.html#gad5f1fa1feca39e3aaa09aee9a14015b9">__HAL_RCC_RNG_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gab112a3594ada6f3e8462bc8a2ef5ce95">RCC_AHBRSTR_RNGRST</a>))</td></tr>
<tr class="separator:gad5f1fa1feca39e3aaa09aee9a14015b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd1350e70f9c77e25ea67c9929003e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_h_b___force___release___reset.html#gabdd1350e70f9c77e25ea67c9929003e8">__HAL_RCC_RNG_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gab112a3594ada6f3e8462bc8a2ef5ce95">RCC_AHBRSTR_RNGRST</a>))</td></tr>
<tr class="separator:gabdd1350e70f9c77e25ea67c9929003e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f7c49787fc94edeea74aa4218aeaf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_o_p_o_r_t___force___release___reset.html#gaf0f7c49787fc94edeea74aa4218aeaf6">__HAL_RCC_GPIOD_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8c9ef9d71ea21f69c85d747c51b9066">RCC_IOPRSTR_GPIODRST</a>))</td></tr>
<tr class="separator:gaf0f7c49787fc94edeea74aa4218aeaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fbf71f71ea27ffa38e7283b6dce03d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_o_p_o_r_t___force___release___reset.html#ga29fbf71f71ea27ffa38e7283b6dce03d">__HAL_RCC_GPIOD_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR,(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8c9ef9d71ea21f69c85d747c51b9066">RCC_IOPRSTR_GPIODRST</a>))</td></tr>
<tr class="separator:ga29fbf71f71ea27ffa38e7283b6dce03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d05fde29c4ac7d73fea2b1a107b28bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___force___release___reset.html#ga3d05fde29c4ac7d73fea2b1a107b28bc">__HAL_RCC_USB_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>))</td></tr>
<tr class="separator:ga3d05fde29c4ac7d73fea2b1a107b28bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cdd5ad1a3d93937c9e9917e7d40f003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___force___release___reset.html#ga8cdd5ad1a3d93937c9e9917e7d40f003">__HAL_RCC_USB_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>))</td></tr>
<tr class="separator:ga8cdd5ad1a3d93937c9e9917e7d40f003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a62cae9d5aa34f2809ec31fd0c6e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___force___release___reset.html#ga03a62cae9d5aa34f2809ec31fd0c6e36">__HAL_RCC_CRS_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e86fed1a619189c948972c37dbe4e30">RCC_APB1RSTR_CRSRST</a>))</td></tr>
<tr class="separator:ga03a62cae9d5aa34f2809ec31fd0c6e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17634ef4587b3247b81e73af7e0b32be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___force___release___reset.html#ga17634ef4587b3247b81e73af7e0b32be">__HAL_RCC_CRS_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR,(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e86fed1a619189c948972c37dbe4e30">RCC_APB1RSTR_CRSRST</a>))</td></tr>
<tr class="separator:ga17634ef4587b3247b81e73af7e0b32be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac113d2ed8df0f0d727f8ffa68033e681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_h_b___clock___sleep___enable___disable.html#gac113d2ed8df0f0d727f8ffa68033e681">__HAL_RCC_TSC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3606bdfdc05aa63d2d594cb3dbd7702f">RCC_AHBSMENR_TSCSMEN</a>))</td></tr>
<tr class="separator:gac113d2ed8df0f0d727f8ffa68033e681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ec704e7309312630b3a572fb6f8856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_h_b___clock___sleep___enable___disable.html#ga03ec704e7309312630b3a572fb6f8856">__HAL_RCC_RNG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaac2d171d91eb2b8c771ece6562c1a6e2">RCC_AHBSMENR_RNGSMEN</a>))</td></tr>
<tr class="separator:ga03ec704e7309312630b3a572fb6f8856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf092bddae9a4cffc3616b1669d5b83c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_h_b___clock___sleep___enable___disable.html#gaf092bddae9a4cffc3616b1669d5b83c9">__HAL_RCC_TSC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3606bdfdc05aa63d2d594cb3dbd7702f">RCC_AHBSMENR_TSCSMEN</a>))</td></tr>
<tr class="separator:gaf092bddae9a4cffc3616b1669d5b83c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85e4ea41a2b365ee27c459ddcb9a3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_h_b___clock___sleep___enable___disable.html#gae85e4ea41a2b365ee27c459ddcb9a3a1">__HAL_RCC_RNG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaac2d171d91eb2b8c771ece6562c1a6e2">RCC_AHBSMENR_RNGSMEN</a>))</td></tr>
<tr class="separator:gae85e4ea41a2b365ee27c459ddcb9a3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2effa26842da9516e21bf45d7176de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_h_b___clock___sleep___enable___disable.html#ga2e2effa26842da9516e21bf45d7176de">__HAL_RCC_TSC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3606bdfdc05aa63d2d594cb3dbd7702f">RCC_AHBSMENR_TSCSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga2e2effa26842da9516e21bf45d7176de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536dc31ed0e24ad8b82f5b8c2a920b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_h_b___clock___sleep___enable___disable.html#ga536dc31ed0e24ad8b82f5b8c2a920b42">__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaac2d171d91eb2b8c771ece6562c1a6e2">RCC_AHBSMENR_RNGSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga536dc31ed0e24ad8b82f5b8c2a920b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be7b9fc0e44ced1e4a80be307692d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_h_b___clock___sleep___enable___disable.html#ga9be7b9fc0e44ced1e4a80be307692d9b">__HAL_RCC_TSC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3606bdfdc05aa63d2d594cb3dbd7702f">RCC_AHBSMENR_TSCSMEN</a>) == 0U)</td></tr>
<tr class="separator:ga9be7b9fc0e44ced1e4a80be307692d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b5c1c60774ca2af36591d897eb352b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_h_b___clock___sleep___enable___disable.html#gac7b5c1c60774ca2af36591d897eb352b">__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaac2d171d91eb2b8c771ece6562c1a6e2">RCC_AHBSMENR_RNGSMEN</a>) == 0U)</td></tr>
<tr class="separator:gac7b5c1c60774ca2af36591d897eb352b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f04963ee5709230888d50574008372f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga5f04963ee5709230888d50574008372f">__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701">RCC_IOPSMENR_GPIODSMEN</a>))</td></tr>
<tr class="separator:ga5f04963ee5709230888d50574008372f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8520028c77aa2ecdd497c313665fa381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga8520028c77aa2ecdd497c313665fa381">__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR,(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701">RCC_IOPSMENR_GPIODSMEN</a>))</td></tr>
<tr class="separator:ga8520028c77aa2ecdd497c313665fa381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be4e7cb3610f3242eedb2c38f05cafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga9be4e7cb3610f3242eedb2c38f05cafe">__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701">RCC_IOPSMENR_GPIODSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga9be4e7cb3610f3242eedb2c38f05cafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc54fb0d223358257ea5c9f2d9c2db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i_o_p_o_r_t___clock___sleep___enable___disable.html#gafdc54fb0d223358257ea5c9f2d9c2db6">__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701">RCC_IOPSMENR_GPIODSMEN</a>) == 0U)</td></tr>
<tr class="separator:gafdc54fb0d223358257ea5c9f2d9c2db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96992be78213cf47b37113840179ae2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___sleep___enable___disable.html#ga96992be78213cf47b37113840179ae2e">__HAL_RCC_USB_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gac4073556fef37acaf85ad74efd790228">RCC_APB1SMENR_USBSMEN</a>))</td></tr>
<tr class="separator:ga96992be78213cf47b37113840179ae2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163a738dca988a270e8a1901cbeabd1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___sleep___enable___disable.html#ga163a738dca988a270e8a1901cbeabd1f">__HAL_RCC_USB_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gac4073556fef37acaf85ad74efd790228">RCC_APB1SMENR_USBSMEN</a>))</td></tr>
<tr class="separator:ga163a738dca988a270e8a1901cbeabd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c12160e77cd6927939b64a90261a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___sleep___enable___disable.html#ga01c12160e77cd6927939b64a90261a4b">__HAL_RCC_CRS_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4794a673a43e7e33c15451ed4a8b1515">RCC_APB1SMENR_CRSSMEN</a>))</td></tr>
<tr class="separator:ga01c12160e77cd6927939b64a90261a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f3316b0cfa308ebc3ef3aa84329ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___sleep___enable___disable.html#ga37f3316b0cfa308ebc3ef3aa84329ff0">__HAL_RCC_CRS_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4794a673a43e7e33c15451ed4a8b1515">RCC_APB1SMENR_CRSSMEN</a>))</td></tr>
<tr class="separator:ga37f3316b0cfa308ebc3ef3aa84329ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b1c994ebff003ec3728850962bd9be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___sleep___enable___disable.html#ga7b1c994ebff003ec3728850962bd9be8">__HAL_RCC_USB_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gac4073556fef37acaf85ad74efd790228">RCC_APB1SMENR_USBSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga7b1c994ebff003ec3728850962bd9be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ea1fbdc9d23388137d087f37a42390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___sleep___enable___disable.html#gab9ea1fbdc9d23388137d087f37a42390">__HAL_RCC_USB_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gac4073556fef37acaf85ad74efd790228">RCC_APB1SMENR_USBSMEN</a>) == 0U)</td></tr>
<tr class="separator:gab9ea1fbdc9d23388137d087f37a42390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5789d67fc7f3ba6bd9dd5f3bb422f724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___sleep___enable___disable.html#ga5789d67fc7f3ba6bd9dd5f3bb422f724">__HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4794a673a43e7e33c15451ed4a8b1515">RCC_APB1SMENR_CRSSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga5789d67fc7f3ba6bd9dd5f3bb422f724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae42efe2b704fd28cb1111dc9661be826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_p_b1___clock___sleep___enable___disable.html#gae42efe2b704fd28cb1111dc9661be826">__HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4794a673a43e7e33c15451ed4a8b1515">RCC_APB1SMENR_CRSSMEN</a>) == 0U)</td></tr>
<tr class="separator:gae42efe2b704fd28cb1111dc9661be826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca78bb6fbfed8a31ef7ee030d424b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#gafca78bb6fbfed8a31ef7ee030d424b50">__HAL_RCC_LSECSS_EXTI_ENABLE_IT</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;IMR, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:gafca78bb6fbfed8a31ef7ee030d424b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt on RCC LSE CSS EXTI Line 19.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#gafca78bb6fbfed8a31ef7ee030d424b50">More...</a><br /></td></tr>
<tr class="separator:gafca78bb6fbfed8a31ef7ee030d424b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c2a31f367b8085be517e315b8c0196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#gaa5c2a31f367b8085be517e315b8c0196">__HAL_RCC_LSECSS_EXTI_DISABLE_IT</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;IMR, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:gaa5c2a31f367b8085be517e315b8c0196"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt on RCC LSE CSS EXTI Line 19.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#gaa5c2a31f367b8085be517e315b8c0196">More...</a><br /></td></tr>
<tr class="separator:gaa5c2a31f367b8085be517e315b8c0196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f8173d2752512c30375c9ca7890fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#gad5f8173d2752512c30375c9ca7890fbc">__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;EMR, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:gad5f8173d2752512c30375c9ca7890fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable event on RCC LSE CSS EXTI Line 19.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#gad5f8173d2752512c30375c9ca7890fbc">More...</a><br /></td></tr>
<tr class="separator:gad5f8173d2752512c30375c9ca7890fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20711e52b237c9c598c87d5329a9700f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga20711e52b237c9c598c87d5329a9700f">__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;EMR, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:ga20711e52b237c9c598c87d5329a9700f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable event on RCC LSE CSS EXTI Line 19.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga20711e52b237c9c598c87d5329a9700f">More...</a><br /></td></tr>
<tr class="separator:ga20711e52b237c9c598c87d5329a9700f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a0bf105427b24b377125346b2e597d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga45a0bf105427b24b377125346b2e597d">__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;FTSR, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:ga45a0bf105427b24b377125346b2e597d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC LSE CSS EXTI line configuration: set falling edge trigger.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga45a0bf105427b24b377125346b2e597d">More...</a><br /></td></tr>
<tr class="separator:ga45a0bf105427b24b377125346b2e597d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8a28d3896b67495b996d001084885e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga5b8a28d3896b67495b996d001084885e">__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;FTSR, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:ga5b8a28d3896b67495b996d001084885e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the RCC LSE CSS Extended Interrupt Falling Trigger.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga5b8a28d3896b67495b996d001084885e">More...</a><br /></td></tr>
<tr class="separator:ga5b8a28d3896b67495b996d001084885e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14487ed9c109cb494cae4a9762b7c294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga14487ed9c109cb494cae4a9762b7c294">__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;RTSR, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:ga14487ed9c109cb494cae4a9762b7c294"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC LSE CSS EXTI line configuration: set rising edge trigger.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga14487ed9c109cb494cae4a9762b7c294">More...</a><br /></td></tr>
<tr class="separator:ga14487ed9c109cb494cae4a9762b7c294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2746b06cbf0f080a600f3f895c95f3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga2746b06cbf0f080a600f3f895c95f3fb">__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;RTSR, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:ga2746b06cbf0f080a600f3f895c95f3fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the RCC LSE CSS Extended Interrupt Rising Trigger.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga2746b06cbf0f080a600f3f895c95f3fb">More...</a><br /></td></tr>
<tr class="separator:ga2746b06cbf0f080a600f3f895c95f3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075e9194bfc08b5da32af130a74e7cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga075e9194bfc08b5da32af130a74e7cb4">__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE</a>()</td></tr>
<tr class="memdesc:ga075e9194bfc08b5da32af130a74e7cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC LSE CSS EXTI line configuration: set rising &amp; falling edge trigger.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga075e9194bfc08b5da32af130a74e7cb4">More...</a><br /></td></tr>
<tr class="separator:ga075e9194bfc08b5da32af130a74e7cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea34070069d535080039e3067aba82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#gacea34070069d535080039e3067aba82d">__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE</a>()</td></tr>
<tr class="memdesc:gacea34070069d535080039e3067aba82d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the RCC LSE CSS Extended Interrupt Rising &amp; Falling Trigger.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#gacea34070069d535080039e3067aba82d">More...</a><br /></td></tr>
<tr class="separator:gacea34070069d535080039e3067aba82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fa248e1dd8c7258a50ba03c4e2ff85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga65fa248e1dd8c7258a50ba03c4e2ff85">__HAL_RCC_LSECSS_EXTI_GET_FLAG</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;PR &amp; (<a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>))</td></tr>
<tr class="memdesc:ga65fa248e1dd8c7258a50ba03c4e2ff85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified RCC LSE CSS EXTI interrupt flag is set or not.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga65fa248e1dd8c7258a50ba03c4e2ff85">More...</a><br /></td></tr>
<tr class="separator:ga65fa248e1dd8c7258a50ba03c4e2ff85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6171e2da4b75a993142330025862864f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga6171e2da4b75a993142330025862864f">__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;PR = (<a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>))</td></tr>
<tr class="memdesc:ga6171e2da4b75a993142330025862864f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC LSE CSS EXTI flag.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga6171e2da4b75a993142330025862864f">More...</a><br /></td></tr>
<tr class="separator:ga6171e2da4b75a993142330025862864f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a7ed26daae142eb6cce551728ee88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#gac5a7ed26daae142eb6cce551728ee88c">__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;SWIER, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="memdesc:gac5a7ed26daae142eb6cce551728ee88c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a Software interrupt on selected EXTI line.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#gac5a7ed26daae142eb6cce551728ee88c">More...</a><br /></td></tr>
<tr class="separator:gac5a7ed26daae142eb6cce551728ee88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e36ab9a2478f1c6066432e230845a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga90e36ab9a2478f1c6066432e230845a2">__HAL_RCC_I2C1_CONFIG</a>(__I2C1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>, (uint32_t)(__I2C1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga90e36ab9a2478f1c6066432e230845a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C1 clock (I2C1CLK).  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga90e36ab9a2478f1c6066432e230845a2">More...</a><br /></td></tr>
<tr class="separator:ga90e36ab9a2478f1c6066432e230845a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9372aa811e622a602d2b3657790c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>)))</td></tr>
<tr class="memdesc:gab9372aa811e622a602d2b3657790c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C1 clock source.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#gab9372aa811e622a602d2b3657790c8e7">More...</a><br /></td></tr>
<tr class="separator:gab9372aa811e622a602d2b3657790c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413643f4a106ca54111e8ff510290ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#gaa413643f4a106ca54111e8ff510290ca">__HAL_RCC_USART2_CONFIG</a>(__USART2_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>, (uint32_t)(__USART2_CLKSOURCE__))</td></tr>
<tr class="memdesc:gaa413643f4a106ca54111e8ff510290ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART2 clock (USART2CLK).  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#gaa413643f4a106ca54111e8ff510290ca">More...</a><br /></td></tr>
<tr class="separator:gaa413643f4a106ca54111e8ff510290ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">__HAL_RCC_GET_USART2_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>)))</td></tr>
<tr class="memdesc:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART2 clock source.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">More...</a><br /></td></tr>
<tr class="separator:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85728cc36ce921048d46f6f9be3bf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#gac85728cc36ce921048d46f6f9be3bf39">__HAL_RCC_LPUART1_CONFIG</a>(__LPUART1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, (uint32_t)(__LPUART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:gac85728cc36ce921048d46f6f9be3bf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPUART1 clock (LPUART1CLK).  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#gac85728cc36ce921048d46f6f9be3bf39">More...</a><br /></td></tr>
<tr class="separator:gac85728cc36ce921048d46f6f9be3bf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga193015f4df5fb541bd4fbbc20d1e20ae">__HAL_RCC_GET_LPUART1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>)))</td></tr>
<tr class="memdesc:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPUART1 clock source.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga193015f4df5fb541bd4fbbc20d1e20ae">More...</a><br /></td></tr>
<tr class="separator:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">__HAL_RCC_LPTIM1_CONFIG</a>(__LPTIM1_CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>, (uint32_t)(__LPTIM1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM1 clock (LPTIM1CLK).  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">More...</a><br /></td></tr>
<tr class="separator:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6688c07a2a8c314df547de8caf378bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>)))</td></tr>
<tr class="memdesc:gad6688c07a2a8c314df547de8caf378bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM1 clock source.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#gad6688c07a2a8c314df547de8caf378bb">More...</a><br /></td></tr>
<tr class="separator:gad6688c07a2a8c314df547de8caf378bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae069a430441e0547d753a7b47feaebd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#gae069a430441e0547d753a7b47feaebd1">__HAL_RCC_HSISTOP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td></tr>
<tr class="memdesc:gae069a430441e0547d753a7b47feaebd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for USART and I2C.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#gae069a430441e0547d753a7b47feaebd1">More...</a><br /></td></tr>
<tr class="separator:gae069a430441e0547d753a7b47feaebd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#gaca5ca4b6c2cbd0e638b4c3b8b71cbc61">__HAL_RCC_HSISTOP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td></tr>
<tr class="memdesc:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for USART and I2C.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#gaca5ca4b6c2cbd0e638b4c3b8b71cbc61">More...</a><br /></td></tr>
<tr class="separator:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e21c193560567cfc3f908d733d9b19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#ga9e21c193560567cfc3f908d733d9b19b">__HAL_RCC_LSEDRIVE_CONFIG</a>(__RCC_LSEDRIVE__)</td></tr>
<tr class="memdesc:ga9e21c193560567cfc3f908d733d9b19b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configures the External Low Speed oscillator (LSE) drive capability.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#ga9e21c193560567cfc3f908d733d9b19b">More...</a><br /></td></tr>
<tr class="separator:ga9e21c193560567cfc3f908d733d9b19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada37410b216acbb9cd062f17c585517b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html#gada37410b216acbb9cd062f17c585517b">__HAL_RCC_WAKEUPSTOP_CLK_CONFIG</a>(__RCC_STOPWUCLK__)</td></tr>
<tr class="memdesc:gada37410b216acbb9cd062f17c585517b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configures the wake up from stop clock.  <a href="group___s_t_m32_l0xx___h_a_l___driver.html#gada37410b216acbb9cd062f17c585517b">More...</a><br /></td></tr>
<tr class="separator:gada37410b216acbb9cd062f17c585517b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0c0f61a1e2f47cc81bc43d83ba3e0d95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32l0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga0c0f61a1e2f47cc81bc43d83ba3e0d95">HAL_RCCEx_PeriphCLKConfig</a> (<a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a> *PeriphClkInit)</td></tr>
<tr class="separator:ga0c0f61a1e2f47cc81bc43d83ba3e0d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754fc5136c63ad52b7c459aafc8a3927"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga754fc5136c63ad52b7c459aafc8a3927">HAL_RCCEx_GetPeriphCLKConfig</a> (<a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a> *PeriphClkInit)</td></tr>
<tr class="separator:ga754fc5136c63ad52b7c459aafc8a3927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14acaeb88163a6bb0839470b753ba1bd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga14acaeb88163a6bb0839470b753ba1bd">HAL_RCCEx_GetPeriphCLKFreq</a> (uint32_t PeriphClk)</td></tr>
<tr class="separator:ga14acaeb88163a6bb0839470b753ba1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d237da5647613e86a997794b864f0fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga7d237da5647613e86a997794b864f0fa">HAL_RCCEx_EnableLSECSS</a> (void)</td></tr>
<tr class="separator:ga7d237da5647613e86a997794b864f0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5959cd3a8acfbed2c967f7b2336151c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#gae5959cd3a8acfbed2c967f7b2336151c">HAL_RCCEx_DisableLSECSS</a> (void)</td></tr>
<tr class="separator:gae5959cd3a8acfbed2c967f7b2336151c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddfc54f96412cceafa11f4a6389e261"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga8ddfc54f96412cceafa11f4a6389e261">HAL_RCCEx_EnableLSECSS_IT</a> (void)</td></tr>
<tr class="separator:ga8ddfc54f96412cceafa11f4a6389e261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a422344cd65e2eda4107252c1fc749"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga88a422344cd65e2eda4107252c1fc749">HAL_RCCEx_LSECSS_IRQHandler</a> (void)</td></tr>
<tr class="separator:ga88a422344cd65e2eda4107252c1fc749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0c850cc08b2788116cf0c2bf993778"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga6a0c850cc08b2788116cf0c2bf993778">HAL_RCCEx_LSECSS_Callback</a> (void)</td></tr>
<tr class="separator:ga6a0c850cc08b2788116cf0c2bf993778"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of RCC HAL Extension module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright(c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p >This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4c4cf36c2d9eea2521e35a4672d1c86e.html">workspace_1.7.0__</a></li><li class="navelem"><a class="el" href="dir_06a561f76b6164bcfdeee1e6f6a62760.html">curtain-manage-prototype</a></li><li class="navelem"><a class="el" href="dir_2006ca96eb118cba51e99ac6b565d4b2.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_d770a2434d26dc606005af21f9b7a4d9.html">STM32L0xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_fceb3ca34d8d6e6429feb318d95699b3.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l0xx__hal__rcc__ex_8h.html">stm32l0xx_hal_rcc_ex.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
