16:43:03 INFO  : Registering command handlers for SDK TCF services
16:43:04 INFO  : Launching XSCT server: xsct -n -interactive /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/temp_xsdb_launch_script.tcl
16:43:07 INFO  : XSCT server has started successfully.
16:43:11 INFO  : Successfully done setting XSCT server connection channel  
16:43:11 INFO  : Successfully done setting SDK workspace  
16:43:11 INFO  : Processing command line option -hwspec /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/top_module.hdf.
19:40:15 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/fsbl/bootimage/BOOT.bin
19:40:15 INFO  : Creating new bif file /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/fsbl/bootimage/fsbl.bif
19:40:16 INFO  : Bootgen command execution is done.
12:27:49 INFO  : Registering command handlers for SDK TCF services
12:27:51 INFO  : Launching XSCT server: xsct -n -interactive /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/temp_xsdb_launch_script.tcl
12:27:53 INFO  : XSCT server has started successfully.
12:27:53 INFO  : Successfully done setting XSCT server connection channel  
12:27:53 INFO  : Successfully done setting SDK workspace  
12:32:23 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/fsbl/bootimage/BOOT.bin -w on
12:32:24 INFO  : Bootgen command execution is done.
12:45:44 INFO  : Registering command handlers for SDK TCF services
12:45:45 INFO  : Launching XSCT server: xsct -n -interactive /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/temp_xsdb_launch_script.tcl
12:45:47 INFO  : XSCT server has started successfully.
12:45:47 INFO  : Successfully done setting XSCT server connection channel  
12:45:47 INFO  : Successfully done setting SDK workspace  
12:49:23 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/fsbl/bootimage/BOOT.bin
12:49:23 INFO  : Creating new bif file /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/fsbl/bootimage/fsbl.bif
12:49:24 INFO  : Bootgen command execution is done.
13:01:05 INFO  : No changes in MSS file content so not generating sources.
13:10:09 INFO  : Invoking Bootgen: bootgen -image simple_led.bif -arch zynq -o /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/BOOT.bin
13:10:09 INFO  : Creating new bif file /home/petr/Projects/fpga_edu/zedboard/wrk/ps_freertos_systems/sw/simple_led/bootimage/simple_led.bif
13:10:10 INFO  : Bootgen command execution is done.
