INFO: [VRFC 10-163] Analyzing VHDL file "F:/ece527/UIUC-ECE527/final_project/source_code/FPGA_VHDL_code_and_data/sim/KSC_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'image_test'
