

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>envi.archs.i386.opcode86 &mdash; Visi Debugger  documentation</title>
    
    <link rel="stylesheet" href="../../../../_static/default.css" type="text/css" />
    <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../../../../',
        VERSION:     '',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../../../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../../../_static/doctools.js"></script>
    <link rel="top" title="Visi Debugger  documentation" href="../../../../index.html" />
    <link rel="up" title="envi.archs.i386" href="../i386.html" /> 
  </head>
  <body>
    <div class="related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li><a href="../../../../index.html">Visi Debugger  documentation</a> &raquo;</li>
          <li><a href="../../../index.html" >Module code</a> &raquo;</li>
          <li><a href="../../../envi.html" >envi</a> &raquo;</li>
          <li><a href="../i386.html" accesskey="U">envi.archs.i386</a> &raquo;</li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body">
            
  <h1>Source code for envi.archs.i386.opcode86</h1><div class="highlight"><pre>
<span class="c"># The opcode tables were taken from Mammon_&#39;s Guide to Writing Disassemblers in Perl, You Morons!&quot;</span>
<span class="c"># and the bastard project. http://www.eccentrix.com/members/mammon/</span>

<span class="n">INSTR_PREFIX</span><span class="o">=</span>      <span class="mh">0xF0000000</span><span class="n">L</span>
<span class="n">PREFIX_LOCK</span> <span class="o">=</span>      <span class="mh">0x00100000</span>
<span class="n">PREFIX_REPNZ</span><span class="o">=</span>      <span class="mh">0x00200000</span>
<span class="n">PREFIX_REPZ</span> <span class="o">=</span>      <span class="mh">0x00400000</span>
<span class="n">PREFIX_REP</span>  <span class="o">=</span>      <span class="mh">0x00800000</span>
<span class="n">PREFIX_REP_SIMD</span><span class="o">=</span>   <span class="mh">0x01000000</span>
<span class="n">PREFIX_OP_SIZE</span><span class="o">=</span>    <span class="mh">0x02000000</span>
<span class="n">PREFIX_ADDR_SIZE</span><span class="o">=</span>  <span class="mh">0x04000000</span>
<span class="n">PREFIX_SIMD</span><span class="o">=</span>       <span class="mh">0x08000000</span>
<span class="n">PREFIX_CS</span>  <span class="o">=</span>       <span class="mh">0x10000000</span>
<span class="n">PREFIX_SS</span>  <span class="o">=</span>       <span class="mh">0x20000000</span>
<span class="n">PREFIX_DS</span>  <span class="o">=</span>       <span class="mh">0x30000000</span>
<span class="n">PREFIX_ES</span>  <span class="o">=</span>       <span class="mh">0x40000000</span>
<span class="n">PREFIX_FS</span>  <span class="o">=</span>       <span class="mh">0x50000000</span>
<span class="n">PREFIX_GS</span>  <span class="o">=</span>       <span class="mh">0x60000000</span>
<span class="n">PREFIX_REG_MASK</span><span class="o">=</span>   <span class="mh">0xF0000000</span><span class="n">L</span>

<span class="n">ADDRMETH_MASK</span> <span class="o">=</span>     <span class="mh">0x00FF0000</span><span class="n">L</span>
<span class="n">ADDRMETH_A</span><span class="o">=</span>   <span class="mh">0x00010000</span>    <span class="c">#   Direct address with segment prefix</span>
<span class="n">ADDRMETH_C</span><span class="o">=</span>   <span class="mh">0x00020000</span>    <span class="c">#   MODRM reg field defines control register</span>
<span class="n">ADDRMETH_D</span><span class="o">=</span>   <span class="mh">0x00030000</span>    <span class="c">#   MODRM reg field defines debug register</span>
<span class="n">ADDRMETH_E</span><span class="o">=</span>   <span class="mh">0x00040000</span>    <span class="c">#   MODRM byte defines reg/memory address</span>
<span class="n">ADDRMETH_F</span><span class="o">=</span>   <span class="mh">0x00050000</span>    <span class="c">#   EFLAGS/RFLAGS register</span>
<span class="n">ADDRMETH_G</span><span class="o">=</span>   <span class="mh">0x00060000</span>    <span class="c">#   MODRM byte defines general-purpose reg</span>
<span class="n">ADDRMETH_I</span><span class="o">=</span>   <span class="mh">0x00070000</span>    <span class="c">#   Immediate data follows</span>
<span class="n">ADDRMETH_J</span><span class="o">=</span>   <span class="mh">0x00080000</span>    <span class="c">#   Immediate value is relative to EIP</span>
<span class="n">ADDRMETH_M</span><span class="o">=</span>   <span class="mh">0x00090000</span>    <span class="c">#   MODRM mod field can refer only to memory</span>
<span class="n">ADDRMETH_N</span><span class="o">=</span>   <span class="mh">0x000A0000</span>    <span class="c">#   R/M field of MODRM selects a packed-quadword, MMX register</span>
<span class="n">ADDRMETH_O</span><span class="o">=</span>   <span class="mh">0x000B0000</span>    <span class="c">#   Displacement follows (without modrm/sib)</span>
<span class="n">ADDRMETH_P</span><span class="o">=</span>   <span class="mh">0x000C0000</span>    <span class="c">#   MODRM reg field defines MMX register</span>
<span class="n">ADDRMETH_Q</span><span class="o">=</span>   <span class="mh">0x000D0000</span>    <span class="c">#   MODRM defines MMX register or memory</span>
<span class="n">ADDRMETH_R</span><span class="o">=</span>   <span class="mh">0x000E0000</span>    <span class="c">#   MODRM mod field can only refer to register</span>
<span class="n">ADDRMETH_S</span><span class="o">=</span>   <span class="mh">0x000F0000</span>    <span class="c">#   MODRM reg field defines segment register</span>
<span class="n">ADDRMETH_U</span><span class="o">=</span>   <span class="mh">0x00100000</span>    <span class="c">#   MODRM reg field defines test register</span>
<span class="n">ADDRMETH_V</span><span class="o">=</span>   <span class="mh">0x00110000</span>    <span class="c">#   MODRM reg field defines XMM register</span>
<span class="n">ADDRMETH_W</span><span class="o">=</span>   <span class="mh">0x00120000</span>    <span class="c">#   MODRM defines XMM register or memory</span>
<span class="n">ADDRMETH_X</span><span class="o">=</span>   <span class="mh">0x00130000</span>    <span class="c">#   Memory addressed by DS:rSI</span>
<span class="n">ADDRMETH_Y</span><span class="o">=</span>   <span class="mh">0x00140000</span>    <span class="c">#   Memory addressd by ES:rDI</span>

<span class="n">OPTYPE_a</span>   <span class="o">=</span> <span class="mh">0x01000000</span>     <span class="c"># 2/4   two one-word operands in memory or two double-word operands in memory (operand-size attribute)   </span>
<span class="n">OPTYPE_b</span>   <span class="o">=</span> <span class="mh">0x02000000</span>     <span class="c"># 1     always 1 byte</span>
<span class="n">OPTYPE_c</span>   <span class="o">=</span> <span class="mh">0x03000000</span>     <span class="c"># 1/2   byte or word, depending on operand</span>
<span class="n">OPTYPE_d</span>   <span class="o">=</span> <span class="mh">0x04000000</span>     <span class="c"># 4     double-word</span>
<span class="n">OPTYPE_dq</span>  <span class="o">=</span> <span class="mh">0x05000000</span>     <span class="c"># 16    double quad-word</span>
<span class="n">OPTYPE_p</span>   <span class="o">=</span> <span class="mh">0x06000000</span>     <span class="c"># 4/6   32-bit or 48-bit pointer</span>
<span class="n">OPTYPE_pi</span>  <span class="o">=</span> <span class="mh">0x07000000</span>     <span class="c"># 8     quadword MMX register</span>
<span class="n">OPTYPE_ps</span>  <span class="o">=</span> <span class="mh">0x08000000</span>     <span class="c"># 16    128-bit single-precision float</span>
<span class="n">OPTYPE_pd</span>  <span class="o">=</span> <span class="mh">0x08000000</span>     <span class="c"># ??    should be a double-precision float?</span>
<span class="n">OPTYPE_q</span>   <span class="o">=</span> <span class="mh">0x09000000</span>     <span class="c"># 8     quad-word</span>
<span class="n">OPTYPE_s</span>   <span class="o">=</span> <span class="mh">0x0A000000</span>     <span class="c"># 6     6-byte pseudo descriptor</span>
<span class="n">OPTYPE_ss</span>  <span class="o">=</span> <span class="mh">0x0B000000</span>     <span class="c"># ??    Scalar of 128-bit single-precision float</span>
<span class="n">OPTYPE_si</span>  <span class="o">=</span> <span class="mh">0x0C000000</span>     <span class="c"># 4     Doubleword integer register</span>
<span class="n">OPTYPE_sd</span>  <span class="o">=</span> <span class="mh">0x0C000000</span>     <span class="c">#   ???  </span>
<span class="n">OPTYPE_v</span>   <span class="o">=</span> <span class="mh">0x0D000000</span>     <span class="c"># 2/4   word or double-word, depending on operand</span>
<span class="n">OPTYPE_w</span>   <span class="o">=</span> <span class="mh">0x0E000000</span>     <span class="c"># 2     always word</span>
<span class="n">OPTYPE_z</span>   <span class="o">=</span> <span class="mh">0x0F000000</span>     <span class="c"># 2/4   is this OPTYPE_z?  word for 16-bit operand size or doubleword for 32 or 64-bit operand-size</span>

<span class="n">OPTYPE_fs</span><span class="o">=</span> <span class="mh">0x10000000</span><span class="n">L</span>      <span class="c">#   </span>
<span class="n">OPTYPE_fd</span><span class="o">=</span> <span class="mh">0x20000000</span><span class="n">L</span>      <span class="c">#   </span>
<span class="n">OPTYPE_fe</span><span class="o">=</span> <span class="mh">0x30000000</span><span class="n">L</span>      <span class="c">#   </span>
<span class="n">OPTYPE_fb</span><span class="o">=</span> <span class="mh">0x40000000</span><span class="n">L</span>      <span class="c">#   </span>
<span class="n">OPTYPE_fv</span><span class="o">=</span> <span class="mh">0x50000000</span><span class="n">L</span>      <span class="c">#   </span>

<span class="c"># FIXME this should probably be a list rather than a dictionary</span>

<span class="n">OPERSIZE</span> <span class="o">=</span> <span class="p">{</span>
             <span class="mi">0</span>        <span class="p">:</span> <span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">4</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span>           <span class="c"># We will only end up here on regs embedded in opcodes</span>
             <span class="n">OPTYPE_a</span> <span class="p">:</span> <span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">4</span><span class="p">,</span><span class="mi">4</span><span class="p">),</span>
             <span class="n">OPTYPE_b</span> <span class="p">:</span> <span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span>
             <span class="n">OPTYPE_c</span> <span class="p">:</span> <span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">),</span>           <span class="c"># 1/2   byte or word, depending on operand</span>
             <span class="n">OPTYPE_d</span> <span class="p">:</span> <span class="p">(</span><span class="mi">4</span><span class="p">,</span><span class="mi">4</span><span class="p">,</span><span class="mi">4</span><span class="p">),</span>           <span class="c"># 4     double-word</span>
             <span class="n">OPTYPE_dq</span><span class="p">:</span> <span class="p">(</span><span class="mi">16</span><span class="p">,</span><span class="mi">16</span><span class="p">,</span><span class="mi">16</span><span class="p">),</span>        <span class="c"># 16    double quad-word</span>
             <span class="n">OPTYPE_p</span> <span class="p">:</span> <span class="p">(</span><span class="mi">4</span><span class="p">,</span><span class="mi">6</span><span class="p">,</span><span class="mi">6</span><span class="p">),</span>           <span class="c"># 4/6   32-bit or 48-bit pointer</span>
             <span class="n">OPTYPE_pi</span><span class="p">:</span> <span class="p">(</span><span class="mi">8</span><span class="p">,</span><span class="mi">8</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span>           <span class="c"># 8     quadword MMX register</span>
             <span class="n">OPTYPE_ps</span><span class="p">:</span> <span class="p">(</span><span class="mi">16</span><span class="p">,</span><span class="mi">16</span><span class="p">,</span><span class="mi">16</span><span class="p">),</span>        <span class="c"># 16    128-bit single-precision float</span>
             <span class="n">OPTYPE_pd</span><span class="p">:</span> <span class="p">(</span><span class="mi">16</span><span class="p">,</span><span class="mi">16</span><span class="p">,</span><span class="mi">16</span><span class="p">),</span>        <span class="c"># ??    should be a double-precision float?</span>
             <span class="n">OPTYPE_q</span> <span class="p">:</span> <span class="p">(</span><span class="mi">8</span><span class="p">,</span><span class="mi">8</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span>           <span class="c"># 8     quad-word</span>
             <span class="n">OPTYPE_s</span> <span class="p">:</span> <span class="p">(</span><span class="mi">6</span><span class="p">,</span><span class="mi">10</span><span class="p">,</span><span class="mi">10</span><span class="p">),</span>         <span class="c"># 6     6-byte pseudo descriptor</span>
             <span class="n">OPTYPE_ss</span><span class="p">:</span> <span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">),</span>           <span class="c"># ??    Scalar of 128-bit single-precision float</span>
             <span class="n">OPTYPE_si</span><span class="p">:</span> <span class="p">(</span><span class="mi">4</span><span class="p">,</span><span class="mi">4</span><span class="p">,</span><span class="mi">4</span><span class="p">),</span>           <span class="c"># 4     Doubleword integer register</span>
             <span class="n">OPTYPE_sd</span><span class="p">:</span> <span class="p">(</span><span class="mi">4</span><span class="p">,</span><span class="mi">4</span><span class="p">,</span><span class="mi">4</span><span class="p">),</span>           <span class="c">#   ???</span>
             <span class="n">OPTYPE_v</span> <span class="p">:</span> <span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">4</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span>           <span class="c"># 2/4   word or double-word, depending on operand</span>
             <span class="n">OPTYPE_w</span> <span class="p">:</span> <span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">),</span>           <span class="c"># 2     always word</span>
             <span class="n">OPTYPE_z</span> <span class="p">:</span> <span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">4</span><span class="p">,</span><span class="mi">4</span><span class="p">),</span>           <span class="c">#  word for 16-bit operand size or doubleword for 32 or 64-bit operand-size</span>
             <span class="c"># Floating point crazyness FIXME these are mostly wrong</span>
             <span class="n">OPTYPE_fs</span><span class="p">:</span> <span class="p">(</span><span class="mi">4</span><span class="p">,</span><span class="mi">4</span><span class="p">,</span><span class="mi">4</span><span class="p">),</span>
             <span class="n">OPTYPE_fd</span><span class="p">:</span> <span class="p">(</span><span class="mi">8</span><span class="p">,</span><span class="mi">8</span><span class="p">,</span><span class="mi">8</span><span class="p">),</span>
             <span class="n">OPTYPE_fe</span><span class="p">:</span> <span class="p">(</span><span class="mi">10</span><span class="p">,</span><span class="mi">10</span><span class="p">,</span><span class="mi">10</span><span class="p">),</span>
             <span class="n">OPTYPE_fb</span><span class="p">:</span> <span class="p">(</span><span class="mi">10</span><span class="p">,</span><span class="mi">10</span><span class="p">,</span><span class="mi">10</span><span class="p">),</span>
             <span class="n">OPTYPE_fv</span><span class="p">:</span> <span class="p">(</span><span class="mi">14</span><span class="p">,</span><span class="mi">14</span><span class="p">,</span><span class="mi">28</span><span class="p">),</span>
<span class="p">}</span>


<span class="n">INS_EXEC</span> <span class="o">=</span>               <span class="mh">0x1000</span>
<span class="n">INS_ARITH</span><span class="o">=</span>               <span class="mh">0x2000</span>
<span class="n">INS_LOGIC</span><span class="o">=</span>               <span class="mh">0x3000</span>
<span class="n">INS_STACK</span><span class="o">=</span>               <span class="mh">0x4000</span>
<span class="n">INS_COND</span> <span class="o">=</span>               <span class="mh">0x5000</span>
<span class="n">INS_LOAD</span> <span class="o">=</span>               <span class="mh">0x6000</span>
<span class="n">INS_ARRAY</span><span class="o">=</span>               <span class="mh">0x7000</span>
<span class="n">INS_BIT</span>  <span class="o">=</span>       	 <span class="mh">0x8000</span>
<span class="n">INS_FLAG</span> <span class="o">=</span>               <span class="mh">0x9000</span>
<span class="n">INS_FPU</span>  <span class="o">=</span>      	 <span class="mh">0xA000</span>
<span class="n">INS_TRAPS</span><span class="o">=</span>               <span class="mh">0xD000</span>
<span class="n">INS_SYSTEM</span> <span class="o">=</span> 	     	 <span class="mh">0xE000</span>
<span class="n">INS_OTHER</span><span class="o">=</span>               <span class="mh">0xF000</span>

<span class="n">INS_BRANCH</span>  <span class="o">=</span>    <span class="n">INS_EXEC</span> <span class="o">|</span> <span class="mh">0x01</span> 
<span class="n">INS_BRANCHCC</span><span class="o">=</span>    <span class="n">INS_EXEC</span> <span class="o">|</span> <span class="mh">0x02</span> 
<span class="n">INS_CALL</span>    <span class="o">=</span>    <span class="n">INS_EXEC</span> <span class="o">|</span> <span class="mh">0x03</span>
<span class="n">INS_CALLCC</span>  <span class="o">=</span>    <span class="n">INS_EXEC</span> <span class="o">|</span> <span class="mh">0x04</span> 
<span class="n">INS_RET</span>     <span class="o">=</span>    <span class="n">INS_EXEC</span> <span class="o">|</span> <span class="mh">0x05</span> 
<span class="n">INS_LOOP</span>    <span class="o">=</span>    <span class="n">INS_EXEC</span> <span class="o">|</span> <span class="mh">0x06</span> 
                                                                                
<span class="n">INS_ADD</span><span class="o">=</span>         <span class="n">INS_ARITH</span> <span class="o">|</span> <span class="mh">0x01</span>
<span class="n">INS_SUB</span><span class="o">=</span>         <span class="n">INS_ARITH</span> <span class="o">|</span> <span class="mh">0x02</span>
<span class="n">INS_MUL</span><span class="o">=</span>         <span class="n">INS_ARITH</span> <span class="o">|</span> <span class="mh">0x03</span>
<span class="n">INS_DIV</span><span class="o">=</span>         <span class="n">INS_ARITH</span> <span class="o">|</span> <span class="mh">0x04</span>
<span class="n">INS_INC</span><span class="o">=</span>         <span class="n">INS_ARITH</span> <span class="o">|</span> <span class="mh">0x05</span>        
<span class="n">INS_DEC</span><span class="o">=</span>         <span class="n">INS_ARITH</span> <span class="o">|</span> <span class="mh">0x06</span> 
<span class="n">INS_SHL</span><span class="o">=</span>         <span class="n">INS_ARITH</span> <span class="o">|</span> <span class="mh">0x07</span> 
<span class="n">INS_SHR</span><span class="o">=</span>         <span class="n">INS_ARITH</span> <span class="o">|</span> <span class="mh">0x08</span>
<span class="n">INS_ROL</span><span class="o">=</span>         <span class="n">INS_ARITH</span> <span class="o">|</span> <span class="mh">0x09</span>
<span class="n">INS_ROR</span><span class="o">=</span>         <span class="n">INS_ARITH</span> <span class="o">|</span> <span class="mh">0x0A</span>

<span class="n">INS_AND</span><span class="o">=</span>         <span class="n">INS_LOGIC</span> <span class="o">|</span> <span class="mh">0x01</span>
<span class="n">INS_OR</span> <span class="o">=</span>         <span class="n">INS_LOGIC</span> <span class="o">|</span> <span class="mh">0x02</span>
<span class="n">INS_XOR</span><span class="o">=</span>         <span class="n">INS_LOGIC</span> <span class="o">|</span> <span class="mh">0x03</span>
<span class="n">INS_NOT</span><span class="o">=</span>         <span class="n">INS_LOGIC</span> <span class="o">|</span> <span class="mh">0x04</span>
<span class="n">INS_NEG</span><span class="o">=</span>         <span class="n">INS_LOGIC</span> <span class="o">|</span> <span class="mh">0x05</span>
                                                                                
<span class="n">INS_PUSH</span><span class="o">=</span>                <span class="n">INS_STACK</span> <span class="o">|</span> <span class="mh">0x01</span>
<span class="n">INS_POP</span> <span class="o">=</span>        <span class="n">INS_STACK</span> <span class="o">|</span> <span class="mh">0x02</span>
<span class="n">INS_PUSHREGS</span><span class="o">=</span>    <span class="n">INS_STACK</span> <span class="o">|</span> <span class="mh">0x03</span> 
<span class="n">INS_POPREGS</span><span class="o">=</span>     <span class="n">INS_STACK</span> <span class="o">|</span> <span class="mh">0x04</span>  
<span class="n">INS_PUSHFLAGS</span><span class="o">=</span>   <span class="n">INS_STACK</span> <span class="o">|</span> <span class="mh">0x05</span> 
<span class="n">INS_POPFLAGS</span><span class="o">=</span>    <span class="n">INS_STACK</span> <span class="o">|</span> <span class="mh">0x06</span> 
<span class="n">INS_ENTER</span><span class="o">=</span>               <span class="n">INS_STACK</span> <span class="o">|</span> <span class="mh">0x07</span>   
<span class="n">INS_LEAVE</span> <span class="o">=</span>              <span class="n">INS_STACK</span> <span class="o">|</span> <span class="mh">0x08</span>

<span class="n">INS_TEST</span>  <span class="o">=</span>              <span class="n">INS_COND</span> <span class="o">|</span> <span class="mh">0x01</span>
<span class="n">INS_CMP</span>   <span class="o">=</span>      <span class="n">INS_COND</span> <span class="o">|</span> <span class="mh">0x02</span>
                                                                                
<span class="n">INS_MOV</span>    <span class="o">=</span>     <span class="n">INS_LOAD</span> <span class="o">|</span> <span class="mh">0x01</span>
<span class="n">INS_MOVCC</span>  <span class="o">=</span>             <span class="n">INS_LOAD</span> <span class="o">|</span> <span class="mh">0x02</span>
<span class="n">INS_XCHG</span>   <span class="o">=</span>             <span class="n">INS_LOAD</span> <span class="o">|</span> <span class="mh">0x03</span>
<span class="n">INS_XCHGCC</span> <span class="o">=</span>     <span class="n">INS_LOAD</span> <span class="o">|</span> <span class="mh">0x04</span>
<span class="n">INS_LEA</span>    <span class="o">=</span>     <span class="n">INS_LOAD</span> <span class="o">|</span> <span class="mh">0x05</span>
                                                                                
<span class="n">INS_STRCMP</span>  <span class="o">=</span>    <span class="n">INS_ARRAY</span> <span class="o">|</span> <span class="mh">0x01</span>
<span class="n">INS_STRLOAD</span> <span class="o">=</span>    <span class="n">INS_ARRAY</span> <span class="o">|</span> <span class="mh">0x02</span>
<span class="n">INS_STRMOV</span>  <span class="o">=</span>    <span class="n">INS_ARRAY</span> <span class="o">|</span> <span class="mh">0x03</span>
<span class="n">INS_STRSTOR</span> <span class="o">=</span>    <span class="n">INS_ARRAY</span> <span class="o">|</span> <span class="mh">0x04</span>
<span class="n">INS_XLAT</span>    <span class="o">=</span>            <span class="n">INS_ARRAY</span> <span class="o">|</span> <span class="mh">0x05</span>
                                                                                
<span class="n">INS_BITTEST</span> <span class="o">=</span>    <span class="n">INS_BIT</span> <span class="o">|</span> <span class="mh">0x01</span>
<span class="n">INS_BITSET</span>  <span class="o">=</span>    <span class="n">INS_BIT</span> <span class="o">|</span> <span class="mh">0x02</span>
<span class="n">INS_BITCLR</span>  <span class="o">=</span>    <span class="n">INS_BIT</span> <span class="o">|</span> <span class="mh">0x03</span>

<span class="n">INS_CLEARCF</span>  <span class="o">=</span>   <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x01</span>
<span class="n">INS_CLEARZF</span>  <span class="o">=</span>   <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x02</span> 
<span class="n">INS_CLEAROF</span>  <span class="o">=</span>   <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x03</span>
<span class="n">INS_CLEARDF</span>  <span class="o">=</span>   <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x04</span>
<span class="n">INS_CLEARSF</span>  <span class="o">=</span>   <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x05</span> 
<span class="n">INS_CLEARPF</span>  <span class="o">=</span>   <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x06</span> 
<span class="n">INS_SETCF</span>    <span class="o">=</span>           <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x07</span>
<span class="n">INS_SETZF</span>    <span class="o">=</span>           <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x08</span>
<span class="n">INS_SETOF</span>    <span class="o">=</span>           <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x09</span>
<span class="n">INS_SETDF</span>    <span class="o">=</span>           <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x0A</span>
<span class="n">INS_SETSF</span>    <span class="o">=</span>           <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x0B</span>
<span class="n">INS_SETPF</span>    <span class="o">=</span>           <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x0C</span>
<span class="n">INS_TOGCF</span>    <span class="o">=</span>           <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x10</span> <span class="c">#/* toggle */</span>
<span class="n">INS_TOGZF</span>    <span class="o">=</span>           <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x20</span>
<span class="n">INS_TOGOF</span>    <span class="o">=</span>           <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x30</span>
<span class="n">INS_TOGDF</span>    <span class="o">=</span>           <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x40</span>
<span class="n">INS_TOGSF</span>    <span class="o">=</span>           <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x50</span>
<span class="n">INS_TOGPF</span>    <span class="o">=</span>           <span class="n">INS_FLAG</span> <span class="o">|</span> <span class="mh">0x60</span>

<span class="n">INS_TRAP</span>  <span class="o">=</span>              <span class="n">INS_TRAPS</span> <span class="o">|</span> <span class="mh">0x01</span>  <span class="c">#/* generate trap */</span>
<span class="n">INS_TRAPCC</span><span class="o">=</span>      <span class="n">INS_TRAPS</span> <span class="o">|</span> <span class="mh">0x02</span>          <span class="c">#/* conditional trap gen */</span>
<span class="n">INS_TRET</span>  <span class="o">=</span>              <span class="n">INS_TRAPS</span> <span class="o">|</span> <span class="mh">0x03</span>  <span class="c">#/* return from trap */</span>
<span class="n">INS_BOUNDS</span><span class="o">=</span>      <span class="n">INS_TRAPS</span> <span class="o">|</span> <span class="mh">0x04</span>          <span class="c">#/* gen bounds trap */</span>
<span class="n">INS_DEBUG</span> <span class="o">=</span>              <span class="n">INS_TRAPS</span> <span class="o">|</span> <span class="mh">0x05</span>  <span class="c">#/* gen breakpoint trap */</span>
<span class="n">INS_TRACE</span>  <span class="o">=</span>             <span class="n">INS_TRAPS</span> <span class="o">|</span> <span class="mh">0x06</span>  <span class="c">#/* gen single step trap */</span>
<span class="n">INS_INVALIDOP</span><span class="o">=</span>   <span class="n">INS_TRAPS</span> <span class="o">|</span> <span class="mh">0x07</span>          <span class="c">#     /* gen invalid instruction */</span>
<span class="n">INS_OFLOW</span>    <span class="o">=</span>           <span class="n">INS_TRAPS</span> <span class="o">|</span> <span class="mh">0x08</span>  <span class="c">#      /* gen overflow trap */</span>
                                                                                
<span class="c">#/* INS_SYSTEM */</span>
<span class="n">INS_HALT</span>    <span class="o">=</span>            <span class="n">INS_SYSTEM</span> <span class="o">|</span> <span class="mh">0x01</span> <span class="c">#               /* halt machine */</span>
<span class="n">INS_IN</span>      <span class="o">=</span>    <span class="n">INS_SYSTEM</span> <span class="o">|</span> <span class="mh">0x02</span>         <span class="c">#      /* input form port */</span>
<span class="n">INS_OUT</span>     <span class="o">=</span>    <span class="n">INS_SYSTEM</span> <span class="o">|</span> <span class="mh">0x03</span>         <span class="c">#      /* output to port */</span>
<span class="n">INS_CPUID</span>   <span class="o">=</span>            <span class="n">INS_SYSTEM</span> <span class="o">|</span> <span class="mh">0x04</span> <span class="c">#              /* iden</span>

<span class="n">INS_NOP</span>     <span class="o">=</span>    <span class="n">INS_OTHER</span> <span class="o">|</span> <span class="mh">0x01</span>
<span class="n">INS_BCDCONV</span> <span class="o">=</span>    <span class="n">INS_OTHER</span> <span class="o">|</span> <span class="mh">0x02</span>        <span class="c">#/* convert to/from BCD */</span>
<span class="n">INS_SZCONV</span>  <span class="o">=</span>    <span class="n">INS_OTHER</span> <span class="o">|</span> <span class="mh">0x03</span>        <span class="c">#/* convert size of operand */</span>


<span class="n">OP_R</span><span class="o">=</span>         <span class="mh">0x001</span>    
<span class="n">OP_W</span><span class="o">=</span>         <span class="mh">0x002</span> 
<span class="n">OP_X</span><span class="o">=</span>         <span class="mh">0x004</span>  
<span class="n">OP_UNK</span><span class="o">=</span>       <span class="mh">0x000</span>  
<span class="n">OP_REG</span><span class="o">=</span>       <span class="mh">0x100</span>   
<span class="n">OP_IMM</span><span class="o">=</span>       <span class="mh">0x200</span>  
<span class="n">OP_REL</span><span class="o">=</span>       <span class="mh">0x300</span>   
<span class="n">OP_ADDR</span><span class="o">=</span>      <span class="mh">0x400</span> 
<span class="n">OP_EXPR</span><span class="o">=</span>      <span class="mh">0x500</span>   
<span class="n">OP_PTR</span> <span class="o">=</span>      <span class="mh">0x600</span> 
<span class="n">OP_OFF</span> <span class="o">=</span>      <span class="mh">0x700</span>   

<span class="n">OP_SIGNED</span><span class="o">=</span>    <span class="mh">0x001000</span>  
<span class="n">OP_STRING</span><span class="o">=</span>    <span class="mh">0x002000</span>  
<span class="n">OP_CONST</span> <span class="o">=</span>    <span class="mh">0x004000</span>

<span class="c"># NOTE: These are junk and can&#39;t be used because</span>
<span class="c">#       they overlap with the addressing modes.</span>
<span class="n">OP_EXTRASEG</span><span class="o">=</span>  <span class="mh">0x010000</span> 
<span class="n">OP_CODESEG</span> <span class="o">=</span>  <span class="mh">0x020000</span>
<span class="n">OP_STACKSEG</span><span class="o">=</span>  <span class="mh">0x030000</span>
<span class="n">OP_DATASEG</span> <span class="o">=</span>  <span class="mh">0x040000</span>
<span class="n">OP_DATA1SEG</span><span class="o">=</span>  <span class="mh">0x050000</span>
<span class="n">OP_DATA2SEG</span><span class="o">=</span>  <span class="mh">0x060000</span>

<span class="n">ARG_NONE</span> <span class="o">=</span> <span class="mi">0</span>
<span class="n">cpu_8086</span> <span class="o">=</span>        <span class="mh">0x00001000</span>
<span class="n">cpu_80286</span><span class="o">=</span>        <span class="mh">0x00002000</span>
<span class="n">cpu_80386</span><span class="o">=</span>        <span class="mh">0x00003000</span>
<span class="n">cpu_80387</span><span class="o">=</span>        <span class="mh">0x00004000</span>
<span class="n">cpu_80486</span><span class="o">=</span>        <span class="mh">0x00005000</span>
<span class="n">cpu_PENTIUM</span><span class="o">=</span>      <span class="mh">0x00006000</span>
<span class="n">cpu_PENTPRO</span><span class="o">=</span>      <span class="mh">0x00007000</span>
<span class="n">cpu_PENTMMX</span><span class="o">=</span>      <span class="mh">0x00008000</span>
<span class="n">cpu_PENTIUM2</span><span class="o">=</span>     <span class="mh">0x00009000</span>
<span class="n">cpu_AMD64</span><span class="o">=</span>        <span class="mh">0x0000a000</span>

<span class="n">x86_MAIN</span> <span class="o">=</span><span class="mi">0</span>
<span class="n">x86_0F</span>   <span class="o">=</span><span class="mi">1</span>
<span class="n">x86_80</span>   <span class="o">=</span><span class="mi">2</span>

<span class="c">#import envi.archs.i386.regs as e_i386_regs</span>
<span class="c"># Relative import priority...</span>
<span class="kn">import</span> <span class="nn">regs</span> <span class="kn">as</span> <span class="nn">e_i386_regs</span>
                                                                                
<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodenane&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_Main</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;add&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;add&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;add&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;add&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;add&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;add&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ES</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ES</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;or&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;or&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;or&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;or&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;or&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;or&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># 0x0f</span>
<span class="c"># 0x10</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_SS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_SS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sbb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sbb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sbb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sbb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sbb&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sbb&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_DS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_DS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0x20</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;and&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;and&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;and&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;and&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;and&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;and&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INSTR_PREFIX</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_BCDCONV</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;daa&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sub&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sub&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INSTR_PREFIX</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_BCDCONV</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;das&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0x30</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xor&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xor&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INSTR_PREFIX</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_BCDCONV</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;aaa&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmp&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmp&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INSTR_PREFIX</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_BCDCONV</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;aas&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0x40</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_INC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;inc&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_INC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;inc&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ECX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_INC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;inc&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_INC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;inc&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_INC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;inc&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_INC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;inc&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_INC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;inc&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_INC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;inc&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  

<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DEC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;dec&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DEC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;dec&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ECX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DEC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;dec&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DEC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;dec&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DEC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;dec&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DEC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;dec&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DEC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;dec&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DEC</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;dec&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0x50</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ECX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  

<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ECX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="c"># 0x60</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSHREGS</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pushad&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_POPREGS</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;popad&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BOUNDS</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_a</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bound&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;arpl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INSTR_PREFIX</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INSTR_PREFIX</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">44</span><span class="p">,</span> <span class="n">INSTR_PREFIX</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># 0x66</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INSTR_PREFIX</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span><span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;imul&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span>  <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OPTYPE_b</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;imul&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_IN</span><span class="p">,</span>  <span class="n">ADDRMETH_Y</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;insb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_IN</span><span class="p">,</span>  <span class="n">ADDRMETH_Y</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;insd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OUT</span><span class="p">,</span>  <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_X</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;outsb&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OUT</span><span class="p">,</span>  <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_X</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;outsd&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0x70</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ja&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;js&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0x80</span>
<span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_TEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;test&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_TEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;test&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xchg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xchg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_S</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_LEA</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lea&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_S</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0x90</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_NOP</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;nop&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xchg&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ECX</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xchg&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xchg&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBX</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xchg&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESP</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xchg&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBP</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xchg&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESI</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xchg&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDI</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SZCONV</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cwde&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SZCONV</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cdq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CALL</span><span class="p">,</span> <span class="n">ADDRMETH_A</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;callf&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;wait&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSHFLAGS</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pushfd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_POPFLAGS</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;popfd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sahf&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lahf&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0xa0</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_O</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_O</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_O</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_O</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_STRMOV</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movsb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_STRMOV</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movsd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_STRCMP</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmpsb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_STRCMP</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmpsd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_TEST</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;test&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_TEST</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;test&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_STRSTOR</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;stosb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_STRSTOR</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;stosd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_STRLOAD</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lodsb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_STRLOAD</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lodsd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_STRCMP</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;scasb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_STRCMP</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;scasd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0xb0</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_DL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_BL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># FIXME 64</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AH</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CH</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_DH</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_BH</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  

<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ECX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0xc0</span>
<span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_RET</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ret&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_RET</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ret&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;les&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lds&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ENTER</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;enter&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_LEAVE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;leave&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_RET</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;retf&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_RET</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;retf&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_DEBUG</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;int3&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_TRAP</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;int&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OFLOW</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;into&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_TRET</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;iret&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0xd0</span>
<span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BCDCONV</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;aam&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BCDCONV</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;aad&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_XLAT</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xlat&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">26</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">28</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">30</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">34</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">36</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">38</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">40</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0xf0</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;loopnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;loopz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;loop&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jecxz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_IN</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;in&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_IN</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;in&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OUT</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;out&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OUT</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;out&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CALL</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;call&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCH</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCH</span><span class="p">,</span> <span class="n">ADDRMETH_A</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCH</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_IN</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;in&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_DX</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_IN</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;in&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_DX</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OUT</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;out&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_DX</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OUT</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;out&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_DX</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INSTR_PREFIX</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lock:&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">45</span><span class="p">,</span> <span class="n">INSTR_PREFIX</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;repne:&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">46</span><span class="p">,</span> <span class="n">INSTR_PREFIX</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rep:&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_HALT</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;hlt&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_TOGCF</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>  <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_CLEARCF</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;clc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SETCF</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;stc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cli&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sti&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_CLEARDF</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SETDF</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;std&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span>
<span class="p">]</span>



<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_0F</span> <span class="o">=</span> <span class="p">[</span>
<span class="c"># 0f00</span>
<span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lar&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lsl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_AMD64</span><span class="p">,</span> <span class="s">&quot;syscall&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;clts&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_AMD64</span><span class="p">,</span> <span class="s">&quot;sysret&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;invd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;wbinvd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ud2&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;NOP&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0f10</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movups&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movups&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movlps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movlps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;unpcklps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;unpckhps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movhps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movhps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;NOP&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0f20</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_C</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_D</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_C</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_D</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movaps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movaps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtpi2ps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movntps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvttps2pi&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtps2pi&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ss</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ss</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;ucomiss&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;comiss&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0f30</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;wrmsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;rdtsc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;rdmsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;rdpmc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sysenter&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sysexit&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># 3-byte escape 28</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># 3-byte escape 2a</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0f40</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmova&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0f50</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_U</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movmskps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sqrtps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;rsqrtps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;rcpps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;andps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;andnps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;orps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;xorps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;addps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;mulps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtps2pd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span><span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtdq2ps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;subps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;minps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DIV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;divps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;maxps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0f60</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpcklbw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpcklwd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckldq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;packsswb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpgtb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpgtw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpgtd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;packuswb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhbw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhwd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhdq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;packssdw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0f70</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span>  <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pshufw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">19</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">20</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">21</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpeqb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpeqw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpeqd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;emms&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;vmread&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;vmwrite&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0f80</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ja&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;js&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0f90</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;seto&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;seta&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sets&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0fa0</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_FS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_FS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_CPUID</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;cpuid&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bt&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_REG</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_GS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_GS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rsm&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bts&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shrd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_REG</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shrd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">),</span> 
<span class="p">(</span><span class="mi">22</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;imul&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0fb0</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHGCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;cmpxchg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHGCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;cmpxchg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lss&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;btr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span><span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lfs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lgs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movzx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movzx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ud1&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#### GROUP 10?</span>
<span class="p">(</span><span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;btc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bsf&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movsx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movsx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0fc0</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;xadd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;xadd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span><span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span><span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cmpps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span><span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movnti&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pinsrw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pextrw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;shufps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">24</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># group 9</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ECX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0fd0</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrlw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrlq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmullw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmovmskb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubusb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubusw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pminub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pand&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddusb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddusw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmaxub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pandn&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c"># 0ff0</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pavgb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psraw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrad&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pavgw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmulhuw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmulhw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movntq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubsb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pminsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;por&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddsb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmaxsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pxor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psllw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pslld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psllq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmuludq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmaddwd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;psadbw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;maskmovq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>

<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_660F</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lar&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lsl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;clts&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;invd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;wbinvd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ud2&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;NOP&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movupd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movupd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movlpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movlpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;unpcklpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;unpckhpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movhpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movhpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span><span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;NOP&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_C</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_D</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_C</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_D</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movapd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movapd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtpi2pd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movntpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvttpd2pi&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtpd2pi&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_sd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_sd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;ucomisd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_sd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;comisd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
    <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;wrmsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;rdtsc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;rdmsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;rdpmc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sysenter&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sysexit&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># 3-byte escape 28</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># 3-byte escape 2a</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmova&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_U</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movmskpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sqrtpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;rsqrtpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;rcppd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;andpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;andnpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;orpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;xorpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;addpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;mulpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;cvtpd2pd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;movntpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;subpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;minpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DIV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;divpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;maxpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpcklbw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpcklwd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckldq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;packsswb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpgtb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpgtw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpgtd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;packuswb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhbw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhwd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhdq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;packssdw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpcklqdq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhqdq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="c">#VISI</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># FIXME HORKED</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span>  <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pshufd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">54</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># 66 0f 73</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpeqb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpeqw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpeqd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;emms&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;vmread&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;vmwrite&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;haddpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;hsubpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ja&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;js&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;seto&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;seta&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sets&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
    <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_FS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_FS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_CPUID</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;cpuid&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bt&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_REG</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_GS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_GS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rsm&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bts&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shrd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_REG</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shrd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">),</span>
<span class="p">(</span><span class="mi">22</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;imul&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHGCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;cmpxchg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHGCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;cmpxchg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lss&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;btr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span><span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lfs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lgs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movzx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movzx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ud1&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#### GROUP 10?</span>
<span class="p">(</span><span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;btc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bsf&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movsx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movsx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;xadd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;xadd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span><span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span><span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cmppd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span><span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movnti&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pinsrw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_U</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pextrw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;shufps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span><span class="mi">47</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># 660FC7 table #</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ECX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;addsubpd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrlw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrlq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmullw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_U</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmovmskb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubusb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubusw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pminub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pand&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddusb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddusw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmaxub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pandn&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pavgb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psraw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrad&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pavgw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmulhuw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmulhw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;cvttpd2dq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movntdq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubsb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pminsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;por&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddsb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmaxsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pxor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
    <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psllw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pslld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psllq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmuludq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmaddwd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;psadbw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_U</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;maskmovq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>

<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_F20F</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lar&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lsl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;clts&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;invd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;wbinvd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ud2&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;NOP&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movups&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movups&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movlps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movlps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;unpcklps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;unpckhps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movhps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movhps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;NOP&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_C</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_D</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_C</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_D</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movaps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movaps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtpi2ps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movntps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvttps2pi&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtps2pi&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ss</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ss</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;ucomiss&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;comiss&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;wrmsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;rdtsc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;rdmsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;rdpmc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sysenter&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sysexit&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># 3-byte escape 28</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># 3-byte escape 2a</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmova&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_U</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movmskps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sqrtps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;rsqrtps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;rcpps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;andps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;andnps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;orps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;xorps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;addps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;mulps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtps2pd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span><span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtdq2ps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;subps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;minps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DIV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;divps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;maxps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpcklbw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpcklwd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckldq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;packsswb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpgtb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpgtw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpgtd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;packuswb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhbw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhwd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhdq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;packssdw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span>  <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pshufw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">19</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">20</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">21</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpeqb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpeqw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpeqd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;emms&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;vmread&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;vmwrite&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ja&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;js&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;seto&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;seta&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sets&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_FS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_FS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_CPUID</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;cpuid&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bt&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_REG</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_GS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_GS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rsm&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bts&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shrd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_REG</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shrd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">),</span> 
<span class="p">(</span><span class="mi">22</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;imul&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHGCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;cmpxchg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHGCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;cmpxchg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lss&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;btr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span><span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lfs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lgs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movzx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movzx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ud1&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#### GROUP 10?</span>
<span class="p">(</span><span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;btc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bsf&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movsx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movsx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;xadd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;xadd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span><span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span><span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cmpps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span><span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movnti&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pinsrw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pextrw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;shufps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># group 9</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ECX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrlw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrlq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmullw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmovmskb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubusb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubusw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pminub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pand&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddusb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddusw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmaxub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pandn&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pavgb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psraw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrad&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pavgw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmulhuw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmulhw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movntq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubsb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pminsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;por&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddsb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmaxsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pxor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psllw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pslld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psllq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmuludq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmaddwd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;psadbw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;maskmovq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_F30F</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> 
<span class="p">(</span><span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lar&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lsl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;clts&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;invd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;wbinvd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ud2&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;NOP&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movups&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movups&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movlps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movlps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;unpcklps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;unpckhps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movhps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movhps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;NOP&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_C</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_D</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_C</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_D</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_R</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mov&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movaps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movaps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtpi2ps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movntps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvttps2pi&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtps2pi&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ss</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ss</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;ucomiss&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;comiss&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;wrmsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;rdtsc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;rdmsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;rdpmc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sysenter&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sysexit&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># 3-byte escape 28</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># 3-byte escape 2a</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmova&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTPRO</span><span class="p">,</span> <span class="s">&quot;cmovg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_U</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movmskps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sqrtps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;rsqrtps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;rcpps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;andps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;andnps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;orps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;xorps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;addps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;mulps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_pd</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtps2pd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span><span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cvtdq2ps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;subps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;minps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DIV</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;divps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;maxps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpcklbw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpcklwd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckldq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;packsswb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpgtb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpgtw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpgtd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;packuswb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhbw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhwd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;punpckhdq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;packssdw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span>  <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pshufw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">19</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">20</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">21</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpeqb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpeqw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pcmpeqd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;emms&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;vmread&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;vmwrite&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;movq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ja&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;js&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCHCC</span><span class="p">,</span> <span class="n">ADDRMETH_J</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;seto&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setno&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setnc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setnz&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setbe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;seta&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sets&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setns&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setpe&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setpo&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setge&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setle&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOVCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;setg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_FS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_FS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_CPUID</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;cpuid&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bt&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_REG</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_GS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_POP</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;pop&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_GS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rsm&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bts&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shrd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_REG</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shrd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">),</span> 
<span class="p">(</span><span class="mi">22</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;imul&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHGCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;cmpxchg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHGCC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;cmpxchg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lss&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;btr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span><span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lfs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lgs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movzx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movzx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ud1&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c">#### GROUP 10?</span>
<span class="p">(</span><span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;btc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bsf&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movsx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;movsx&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;xadd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_v</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;xadd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span><span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span><span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;cmpps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span><span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movnti&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pinsrw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pextrw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_W</span> <span class="o">|</span> <span class="n">OPTYPE_ps</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;shufps&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  <span class="c"># group 9</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ECX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EBP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ESI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHG</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;bswap&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EDI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrlw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrlq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmullw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_G</span> <span class="o">|</span> <span class="n">OPTYPE_d</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmovmskb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubusb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubusw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pminub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pand&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddusb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddusw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmaxub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pandn&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pavgb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psraw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrad&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pavgw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmulhuw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmulhw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;movntq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubsb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pminsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;por&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddsb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ARITH</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;pmaxsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pxor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
    <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psllw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pslld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psllq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmuludq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pmaddwd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;psadbw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MOV</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;maskmovq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psubq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_P</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_Q</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;paddd&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>

<span class="n">tbl32_0F00</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sldt&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;str&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lldt&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ltr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;verr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;verw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>

<span class="n">tbl32_0F01_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_s</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sgdt&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_s</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sidt&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_s</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lgdt&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_s</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lidt&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;smsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lmsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80486</span><span class="p">,</span> <span class="s">&quot;invlpg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span>
<span class="p">]</span>

<span class="n">tbl32_0F01_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;vmcall&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;vmlaunch&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;vmresume&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;vmxoff&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;smsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lmsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;monitor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;mwait&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>    
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
 <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;smsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lmsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
 <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;smsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lmsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
 <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;swapgs&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;smsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_w</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;lmsw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_0F18</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span>  <span class="n">OP_W</span> <span class="o">|</span> <span class="n">ADDRMETH_M</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;prefetch&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;prefetch&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_TEST0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;prefetch&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_TEST1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;prefetch&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_TEST2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="c">#( 0, INS_SYSTEM, OP_REG | OP_W | ADDRMETH_M, ARG_NONE, ARG_NONE, cpu_PENTIUM2, &quot;prefetch&quot;, 0 + REG_TEST_OFFSET, 0, 0),  </span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_0F71</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrlw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psraw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psllw&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_0F72</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrad&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;pslld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_0F73</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrlq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_N</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psllq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">)</span> 
<span class="p">]</span>

<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="c">#FIXME there are more...  like 660F72 and all the VM ones...</span>
<span class="n">tbl32_660F73</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="c">#( 0, INS_OTHER, ADDRMETH_V | OPTYPE_q | OP_W, ADDRMETH_I | OPTYPE_b | OP_R, ARG_NONE, cpu_PENTMMX, &quot;psrlq&quot;, 0, 0, 0),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psrlq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="c">#(0, 0, ARG_NONE, ARG_NONE, ARG_NONE, 0, 0, 0, 0, 0  ), </span>
<span class="c">#(0, 0, ARG_NONE, ARG_NONE, ARG_NONE, 0, 0, 0, 0, 0  ) </span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psllq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_OTHER</span><span class="p">,</span> <span class="n">ADDRMETH_V</span> <span class="o">|</span> <span class="n">OPTYPE_dq</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;psldq&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">]</span>

<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_0FAE_00BF</span> <span class="o">=</span> <span class="p">[</span>	<span class="c"># IA32 manuals don&#39;t list an actual address method... guessing by trial/error</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_FPU</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;fxsave&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_FPU</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTMMX</span><span class="p">,</span> <span class="s">&quot;fxrstor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_FPU</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;ldmxcsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_FPU</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;stmxcsr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_FPU</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&#39;xsave&#39;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_FPU</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&#39;xrstor&#39;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="c">#( 0, 0, ARG_NONE, ARG_NONE, ARG_NONE, 0, 0, 0, 0, 0  ), </span>
<span class="c">#( 0, 0, ARG_NONE, ARG_NONE, ARG_NONE, 0, 0, 0, 0, 0  ), </span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_FPU</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;clflush&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_0FAE_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_FPU</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;lfence&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_FPU</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;mfence&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_FPU</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM2</span><span class="p">,</span> <span class="s">&quot;sfence&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_0FBA</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">),</span> 
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bt&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;bts&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;btr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BITTEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;btc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_0FC2</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHGCC</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;cmpxch8b&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;vmptrld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_0FC7_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHGCC</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;cmpxch8b&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;vmptrld&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;vmptrst&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>  
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_0FC7_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_660FC7_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XCHGCC</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_PENTIUM</span><span class="p">,</span> <span class="s">&quot;cmpxch8b&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;vmclear&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;vmptrst&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>  
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_660FC7_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_F20FC7_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_F20FC7_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_F30FC7_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;vmclear&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_F30FC7_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_F30FC7_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INS_SYSTEM</span><span class="p">,</span> <span class="n">ADDRMETH_M</span> <span class="o">|</span> <span class="n">OPTYPE_q</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;vmxon&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_F30FC7_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_80</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;add&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span>  <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;or&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sbb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;and&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_81</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;add&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span>  <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;or&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sbb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;and&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_82</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;add&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span>  <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;or&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sbb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;and&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_83</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;add&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_OR</span><span class="p">,</span>  <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;or&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ADD</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sbb&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_AND</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;and&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SUB</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sub&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_XOR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;xor&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CMP</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;cmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_C0</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rol&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ror&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rcl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rcr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sal&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sar&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_C1</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rol&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ror&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rcl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rcr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sal&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sar&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_D0</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span>  <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rol&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span>  <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ror&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span>  <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rcl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span>  <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rcr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span>  <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span>  <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span>  <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sal&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span>  <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sar&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_D1</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rol&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ror&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rcl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rcr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sal&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_IMM</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sar&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>
<span class="c">#( 0, INS_SHR, ADDRMETH_E | OPTYPE_v | OP_W, ADDRMETH_I | OP_IMM | OP_R, ARG_NONE, cpu_80386, &quot;sar&quot;, 0, 1, 0   ) </span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_D2</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rol&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ror&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rcl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rcr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sal&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sar&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_D3</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rol&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;ror&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rcl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_ROR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;rcr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shl&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;shr&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sal&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_SHR</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;sar&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_CL</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_F6</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_TEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;test&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_TEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_SIGNED</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;test&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_NOT</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;not&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_NEG</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;neg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mul&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;imul&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DIV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;div&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c">#( 0, INS_DIV, OP_REG | OP_W, ADDRMETH_E | OPTYPE_b | OP_R, ARG_NONE, cpu_80386, &quot;idiv&quot;, e_i386_regs.REG_AL, 0, 0   ) </span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DIV</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;idiv&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_F7</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_TEST</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ADDRMETH_I</span> <span class="o">|</span> <span class="n">OPTYPE_z</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;test&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">),</span>
<span class="c">#( 0, INS_TEST, ADDRMETH_E | OPTYPE_v | OP_R, ADDRMETH_I | OPTYPE_z | OP_SIGNED | OP_R, ARG_NONE, cpu_80386, &quot;test&quot;, 0, 0, 0),  </span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_NOT</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;not&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_NEG</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;neg&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;mul&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_MUL</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;imul&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DIV</span><span class="p">,</span> <span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;div&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="c">#( 0, INS_DIV, OP_REG | OP_W, ADDRMETH_E | OPTYPE_v | OP_R, ARG_NONE, cpu_80386, &quot;idiv&quot;, e_i386_regs.REG_EAX, 0, 0) </span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DIV</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;idiv&quot;</span><span class="p">,</span> <span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_EAX</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_FE</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_INC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;inc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DEC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_b</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;dec&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> 
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">),</span>
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_FF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_INC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;inc&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_DEC</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;dec&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CALL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;call&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_CALL</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;call&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCH</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_BRANCH</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_p</span> <span class="o">|</span> <span class="n">OP_X</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;jmp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INS_PUSH</span><span class="p">,</span> <span class="n">ADDRMETH_E</span> <span class="o">|</span> <span class="n">OPTYPE_v</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">cpu_80386</span><span class="p">,</span> <span class="s">&quot;push&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>  
<span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="n">ARG_NONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>   <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuD8_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fs</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fs</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fs</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcom&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fs</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fs</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fs</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fs</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fs</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuD8_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuD9_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fs</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fld&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fs</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fst&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fs</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fv</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fldenv&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fldcw&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fv</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstenv&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstcw&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuD9_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fld&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fld&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fld&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fld&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fld&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fld&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fld&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fld&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  

<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fxch&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fxch&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fxch&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fxch&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fxch&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fxch&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fxch&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fxch&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fnop&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fchs&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fabs&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ftst&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fxam&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fld1&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fldl2t&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fldl2e&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fldpi&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fldlg2&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fldln2&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fldz&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;f2xm1&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fyl2x&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fptan&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fpatan&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fxtract&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fprem1&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdecstp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fincstp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fprem&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fyl2xp1&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsqrt&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsincos&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;frndint&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fscale&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsin&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcos&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuDA_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_d</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fiadd&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_d</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fimul&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_d</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ficom&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_d</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ficomp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_d</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fisub&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_d</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fisubr&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_d</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fidiv&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_d</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fidivr&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuDA_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmove&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmove&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmove&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmove&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmove&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmove&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmove&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmove&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucompp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span> 
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuDB_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_d</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fild&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_d</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fist&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_d</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fistp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fe</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fld&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fe</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuDB_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnb&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovne&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovne&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovne&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovne&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovne&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovne&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovne&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovne&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnbe&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcmovnu&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fclex&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;finit&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomi&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuDC_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fd</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fd</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fd</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcom&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fd</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fd</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fd</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fd</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fd</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuDC_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fadd&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmul&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsub&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivr&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdiv&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuDD_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fd</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fld&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fd</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fst&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fd</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fv</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;frstor&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fv</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsave&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstsw&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuDD_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ffree&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ffree&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ffree&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ffree&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ffree&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ffree&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ffree&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ffree&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fst&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fst&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fst&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fst&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fst&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fst&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fst&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fst&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucom&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuDE_00BF</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fiadd&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fimul&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ficom&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;ficomp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fisub&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fisubr&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fidiv&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fidivr&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">)</span>
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuDE_rest</span> <span class="o">=</span> <span class="p">[</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;faddp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;faddp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;faddp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;faddp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;faddp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;faddp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;faddp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;faddp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmulp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmulp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmulp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmulp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmulp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmulp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmulp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fmulp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcompp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fsubp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivrp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fdivp&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">)</span>
<span class="p">]</span>



<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuDF_00BF</span> <span class="o">=</span> <span class="p">[</span> 
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fild&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fisttp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fist&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_w</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fistp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fb</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fbld&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_q</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fild&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_fb</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fbstp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">ADDRMETH_M</span><span class="o">|</span><span class="n">OPTYPE_q</span><span class="o">|</span><span class="n">OP_W</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fistp&quot;</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">)</span> 
<span class="p">]</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">(optable, optype, operand 0, operand 1, operand 2, CPU required, &quot;opcodename&quot;, op0Register, op1Register, op2Register)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tbl32_fpuDF_rest</span> <span class="o">=</span> <span class="p">[</span> 
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fstsw&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_AX</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fucomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST1</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST2</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST3</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST4</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST5</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST6</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="n">INS_FPU</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_W</span><span class="p">,</span><span class="n">OP_REG</span> <span class="o">|</span> <span class="n">OP_R</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="s">&quot;fcomip&quot;</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST0</span><span class="p">,</span><span class="n">e_i386_regs</span><span class="o">.</span><span class="n">REG_ST7</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">),</span>  
<span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">cpu_80387</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">)]</span>


<span class="n">tbl_INVALID</span> <span class="o">=</span> <span class="p">[</span> <span class="p">(</span> <span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="n">ARG_NONE</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span> <span class="p">)</span> <span class="p">]</span>

<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        ### These values allow an opcode to be sliced and diced to make it fit correctly into the current lookup table.</span>
<span class="sd">        #</span>
<span class="sd">        #   (tbl32_0F, 0, 0xff, 0, 0xff),</span>
<span class="sd">        #   (tbl32_80, 3, 0x07, 0, 0xff, 4),</span>
<span class="sd">        #</span>
<span class="sd">        #           Table pointer</span>
<span class="sd">        #           shift bits right        (eg.  &gt;&gt; 4 makes each line in the table valid for 16 numbers... ie 0xc0-0xcf are all one entry in the table)</span>
<span class="sd">        #           mask part of the byte   (eg.  &amp; 0x7 only makes use of the 00000111 bits...)</span>
<span class="sd">        #           simple subtraction</span>
<span class="sd">        #           highest acceptable value</span>
<span class="sd">        #           tables86 entry to handle the falloff (from the previous check)</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="n">tables86</span><span class="o">=</span><span class="p">[</span>
<span class="p">(</span><span class="n">tbl32_Main</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>              <span class="c">#0</span>
<span class="p">(</span><span class="n">tbl32_0F</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#1</span>
<span class="p">(</span><span class="n">tbl32_80</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#2</span>
<span class="p">(</span><span class="n">tbl32_81</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#3</span>
<span class="p">(</span><span class="n">tbl32_82</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#4</span>
<span class="p">(</span><span class="n">tbl32_83</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#5</span>
<span class="p">(</span><span class="n">tbl32_C0</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#6</span>
<span class="p">(</span><span class="n">tbl32_C1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#7</span>
<span class="p">(</span><span class="n">tbl32_D0</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#8</span>
<span class="p">(</span><span class="n">tbl32_D1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#9</span>
<span class="p">(</span><span class="n">tbl32_D2</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#10</span>
<span class="p">(</span><span class="n">tbl32_D3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#11</span>
<span class="p">(</span><span class="n">tbl32_F6</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#12</span>
<span class="p">(</span><span class="n">tbl32_F7</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#13</span>
<span class="p">(</span><span class="n">tbl32_FE</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#14</span>
<span class="p">(</span><span class="n">tbl32_FF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>                <span class="c">#15</span>
<span class="p">(</span><span class="n">tbl32_0F00</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>              <span class="c">#16</span>
<span class="p">(</span><span class="n">tbl32_0F01_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xbf</span><span class="p">,</span><span class="mi">42</span><span class="p">),</span>      <span class="c">#17</span>
<span class="p">(</span><span class="n">tbl32_0F18</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>              <span class="c">#18</span>
<span class="p">(</span><span class="n">tbl32_0F71</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>              <span class="c">#19</span>
<span class="p">(</span><span class="n">tbl32_0F72</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>              <span class="c">#20</span>
<span class="p">(</span><span class="n">tbl32_0F73</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>              <span class="c">#21</span>
<span class="p">(</span><span class="n">tbl32_0FAE_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xbf</span><span class="p">,</span> <span class="mi">53</span><span class="p">),</span>     <span class="c">#22</span>
<span class="p">(</span><span class="n">tbl32_0FBA</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>              <span class="c">#23</span>
<span class="p">(</span><span class="n">tbl32_0FC7_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xbf</span><span class="p">,</span> <span class="mi">25</span><span class="p">),</span>     <span class="c">#24</span>
<span class="p">(</span><span class="n">tbl32_0FC7_rest</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>      <span class="c">#25</span>
<span class="p">(</span><span class="n">tbl32_fpuD8_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xbf</span><span class="p">,</span> <span class="mi">27</span><span class="p">),</span>    <span class="c">#26</span>
<span class="p">(</span><span class="n">tbl32_fpuD8_rest</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>     <span class="c">#27</span>
<span class="p">(</span><span class="n">tbl32_fpuD9_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xbf</span><span class="p">,</span> <span class="mi">29</span><span class="p">),</span>    <span class="c">#28</span>
<span class="p">(</span><span class="n">tbl32_fpuD9_rest</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>     <span class="c">#29</span>
<span class="p">(</span><span class="n">tbl32_fpuDA_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xbf</span><span class="p">,</span> <span class="mi">31</span><span class="p">),</span>    <span class="c">#30</span>
<span class="p">(</span><span class="n">tbl32_fpuDA_rest</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>     <span class="c">#31</span>
<span class="p">(</span><span class="n">tbl32_fpuDB_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xbf</span><span class="p">,</span> <span class="mi">33</span><span class="p">),</span>    <span class="c">#32</span>
<span class="p">(</span><span class="n">tbl32_fpuDB_rest</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>     <span class="c">#33</span>
<span class="p">(</span><span class="n">tbl32_fpuDC_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xbf</span><span class="p">,</span> <span class="mi">35</span><span class="p">),</span>    <span class="c">#34</span>
<span class="p">(</span><span class="n">tbl32_fpuDC_rest</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>     <span class="c">#35</span>
<span class="p">(</span><span class="n">tbl32_fpuDD_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xbf</span><span class="p">,</span> <span class="mi">37</span><span class="p">),</span>    <span class="c">#36</span>
<span class="p">(</span><span class="n">tbl32_fpuDD_rest</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>     <span class="c">#37</span>
<span class="p">(</span><span class="n">tbl32_fpuDE_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xbf</span><span class="p">,</span> <span class="mi">39</span><span class="p">),</span>    <span class="c">#38</span>
<span class="p">(</span><span class="n">tbl32_fpuDE_rest</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>     <span class="c">#39</span>
<span class="p">(</span><span class="n">tbl32_fpuDF_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xbf</span><span class="p">,</span> <span class="mi">41</span><span class="p">),</span>    <span class="c">#40</span>
<span class="p">(</span><span class="n">tbl32_fpuDF_rest</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>     <span class="c">#41</span>
<span class="p">(</span><span class="n">tbl32_0F01_rest</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0x0f</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>      <span class="c">#42</span>
<span class="p">(</span><span class="n">tbl_INVALID</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span><span class="mh">0x00</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">),</span>          <span class="c">#43</span>
<span class="p">(</span><span class="n">tbl32_660F</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>              <span class="c">#44</span>
<span class="p">(</span><span class="n">tbl32_F20F</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>              <span class="c">#45</span>
<span class="p">(</span><span class="n">tbl32_F30F</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>              <span class="c">#46</span>
<span class="p">(</span><span class="n">tbl32_660FC7_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">48</span><span class="p">),</span>   <span class="c">#47</span>
<span class="p">(</span><span class="n">tbl32_660FC7_rest</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>    <span class="c">#48</span>
<span class="p">(</span><span class="n">tbl32_F20FC7_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">50</span><span class="p">),</span>   <span class="c">#49</span>
<span class="p">(</span><span class="n">tbl32_F20FC7_rest</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>    <span class="c">#50</span>
<span class="p">(</span><span class="n">tbl32_F30FC7_00BF</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">50</span><span class="p">),</span>   <span class="c">#51</span>
<span class="p">(</span><span class="n">tbl32_F30FC7_rest</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>    <span class="c">#52</span>
<span class="p">(</span><span class="n">tbl32_0FAE_rest</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x07</span><span class="p">,</span><span class="mh">0xc0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">),</span>      <span class="c">#53</span>
<span class="p">(</span><span class="n">tbl32_660F73</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mh">0x7</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mh">0xff</span><span class="p">)</span>              <span class="c">#54</span>
<span class="p">]</span>

<span class="n">regs</span><span class="o">=</span><span class="p">[</span>
        <span class="p">(</span><span class="s">&quot;eax&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL,REG_RET&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;ecx&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL,REG_COUNT&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;edx&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;ebx&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;esp&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SP&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;ebp&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL,REG_FP&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;esi&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL,REG_SRC&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;edi&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL,REG_DEST&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;ax&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL,REG_RET&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;cx&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL,REG_COUNT&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;dx&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;bx&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;sp&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SP&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;bp&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL,REG_FP&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;si&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL,REG_SRC&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;di&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL,REG_DEST&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;al&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;cl&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;dl&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;bl&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;ah&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;ch&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;dh&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;bh&quot;</span><span class="p">,</span> <span class="s">&quot;REG_GENERAL&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;mm0&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;mm1&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;mm2&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;mm3&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;mm4&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;mm5&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;mm6&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;mm7&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;xmm0&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;xmm1&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;xmm2&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;xmm3&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;xmm4&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;xmm5&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;xmm6&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;xmm7&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SIMD&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;dr0&quot;</span><span class="p">,</span> <span class="s">&quot;REG_DEBUG&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;dr1&quot;</span><span class="p">,</span> <span class="s">&quot;REG_DEBUG&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;dr2&quot;</span><span class="p">,</span> <span class="s">&quot;REG_DEBUG&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;dr3&quot;</span><span class="p">,</span> <span class="s">&quot;REG_DEBUG&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;dr4&quot;</span><span class="p">,</span> <span class="s">&quot;REG_DEBUG&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;dr5&quot;</span><span class="p">,</span> <span class="s">&quot;REG_DEBUG&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;dr6&quot;</span><span class="p">,</span> <span class="s">&quot;REG_DEBUG,REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;dr7&quot;</span><span class="p">,</span> <span class="s">&quot;REG_DEBUG,REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;cr0&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;cr1&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;cr2&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;cr3&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;cr4&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;cr5&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;cr6&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;cr7&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;tr0&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;tr1&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;tr2&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;tr3&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;tr4&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;tr5&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;tr6&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;tr7&quot;</span><span class="p">,</span> <span class="s">&quot;REG_SYS&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;es&quot;</span><span class="p">,</span> <span class="s">&quot;REG_DATASEG&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;cs&quot;</span><span class="p">,</span> <span class="s">&quot;REG_CODESEG&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;ss&quot;</span><span class="p">,</span> <span class="s">&quot;REG_STACKSEG&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;ds&quot;</span><span class="p">,</span> <span class="s">&quot;REG_DATASEG&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;fs&quot;</span><span class="p">,</span> <span class="s">&quot;REG_DATASEG&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;gs&quot;</span><span class="p">,</span> <span class="s">&quot;REG_DATASEG&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot; &quot;</span><span class="p">,</span> <span class="s">&quot;REG_INVALID&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot; &quot;</span><span class="p">,</span> <span class="s">&quot;REG_INVALID&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;st(0)&quot;</span><span class="p">,</span> <span class="s">&quot;REG_FPU&quot;</span><span class="p">,</span> <span class="s">&quot;OPSIZE_FPREG&quot;</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;st(1)&quot;</span><span class="p">,</span> <span class="s">&quot;REG_FPU&quot;</span><span class="p">,</span> <span class="s">&quot;OPSIZE_FPREG&quot;</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;st(2)&quot;</span><span class="p">,</span> <span class="s">&quot;REG_FPU&quot;</span><span class="p">,</span> <span class="s">&quot;OPSIZE_FPREG&quot;</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;st(3)&quot;</span><span class="p">,</span> <span class="s">&quot;REG_FPU&quot;</span><span class="p">,</span> <span class="s">&quot;OPSIZE_FPREG&quot;</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;st(4)&quot;</span><span class="p">,</span> <span class="s">&quot;REG_FPU&quot;</span><span class="p">,</span> <span class="s">&quot;OPSIZE_FPREG&quot;</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;st(5)&quot;</span><span class="p">,</span> <span class="s">&quot;REG_FPU&quot;</span><span class="p">,</span> <span class="s">&quot;OPSIZE_FPREG&quot;</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;st(6)&quot;</span><span class="p">,</span> <span class="s">&quot;REG_FPU&quot;</span><span class="p">,</span> <span class="s">&quot;OPSIZE_FPREG&quot;</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;st(7)&quot;</span><span class="p">,</span> <span class="s">&quot;REG_FPU&quot;</span><span class="p">,</span> <span class="s">&quot;OPSIZE_FPREG&quot;</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;eflags&quot;</span><span class="p">,</span> <span class="s">&quot;REG_CC&quot;</span><span class="p">,</span> <span class="s">&quot;OPSIZE_FPREG&quot;</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;fpctrl&quot;</span><span class="p">,</span> <span class="s">&quot;REG_FPU,REG_SYS&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;fpstat&quot;</span><span class="p">,</span> <span class="s">&quot;REG_FPU,REG_SYS&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;fptag&quot;</span><span class="p">,</span> <span class="s">&quot;REG_FPU,REG_SYS&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;eip&quot;</span><span class="p">,</span> <span class="s">&quot;REG_PC&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
        <span class="p">(</span><span class="s">&quot;ip&quot;</span><span class="p">,</span> <span class="s">&quot;REG_PC&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">]</span>


<span class="n">prefix_table</span> <span class="o">=</span> <span class="p">{</span>
    <span class="mh">0xF0</span> <span class="p">:</span> <span class="n">PREFIX_LOCK</span> <span class="p">,</span>
    <span class="mh">0xF2</span><span class="p">:</span> <span class="n">PREFIX_REPNZ</span><span class="p">,</span>
    <span class="mh">0xF3</span><span class="p">:</span> <span class="n">PREFIX_REP</span><span class="p">,</span>
    <span class="mh">0x2E</span><span class="p">:</span> <span class="n">PREFIX_CS</span><span class="p">,</span>
    <span class="mh">0x36</span><span class="p">:</span> <span class="n">PREFIX_SS</span><span class="p">,</span>
    <span class="mh">0x3E</span><span class="p">:</span> <span class="n">PREFIX_DS</span><span class="p">,</span>
    <span class="mh">0x26</span><span class="p">:</span> <span class="n">PREFIX_ES</span><span class="p">,</span>
    <span class="mh">0x64</span><span class="p">:</span> <span class="n">PREFIX_FS</span><span class="p">,</span>
    <span class="mh">0x65</span><span class="p">:</span> <span class="n">PREFIX_GS</span><span class="p">,</span>
    <span class="mh">0x66</span><span class="p">:</span> <span class="n">PREFIX_OP_SIZE</span><span class="p">,</span>
    <span class="mh">0x67</span><span class="p">:</span> <span class="n">PREFIX_ADDR_SIZE</span><span class="p">,</span>
    <span class="mi">0</span><span class="p">:</span>    <span class="mi">0</span>
<span class="p">}</span>

<span class="c">#eventually, change this for your own codes</span>
<span class="c">#ADDEXP_SCALE_OFFSET= 0 </span>
<span class="c">#ADDEXP_INDEX_OFFSET= 8</span>
<span class="c">#ADDEXP_BASE_OFFSET = 16</span>
<span class="c">#ADDEXP_DISP_OFFSET = 24</span>
<span class="c">#MODRM_EA =  1</span>
<span class="c">#MODRM_reg=  0</span>
<span class="n">ADDRMETH_MASK</span> <span class="o">=</span>     <span class="mh">0x00FF0000</span>
<span class="n">OPTYPE_MASK</span>   <span class="o">=</span>     <span class="mh">0xFF000000</span><span class="n">L</span>
<span class="n">OPFLAGS_MASK</span>  <span class="o">=</span>     <span class="mh">0x0000FFFF</span>
</pre></div>

          </div>
        </div>
      </div>
      <div class="sphinxsidebar">
        <div class="sphinxsidebarwrapper">
<div id="searchbox" style="display: none">
  <h3>Quick search</h3>
    <form class="search" action="../../../../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li><a href="../../../../index.html">Visi Debugger  documentation</a> &raquo;</li>
          <li><a href="../../../index.html" >Module code</a> &raquo;</li>
          <li><a href="../../../envi.html" >envi</a> &raquo;</li>
          <li><a href="../i386.html" >envi.archs.i386</a> &raquo;</li> 
      </ul>
    </div>
    <div class="footer">
        &copy; Copyright 2012, @invisig0th.
      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
    </div>
  </body>
</html>