
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000386                       # Number of seconds simulated
sim_ticks                                   386219152                       # Number of ticks simulated
final_tick                                  386219152                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166435                       # Simulator instruction rate (inst/s)
host_op_rate                                   231071                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              846294099                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649076                       # Number of bytes of host memory used
host_seconds                                     0.46                       # Real time elapsed on the host
sim_insts                                       75952                       # Number of instructions simulated
sim_ops                                        105451                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1111                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           34752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          113472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              148224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        34752                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          34752                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4928                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4928                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              543                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1773                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2316                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            77                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  77                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           89980002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          293802105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              383782107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      89980002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          89980002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        12759595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              12759595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        12759595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          89980002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         293802105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             396541702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        77.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       543.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1773.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000084602958                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             3                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             3                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4775                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  49                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2316                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          77                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2316                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        77                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  148224                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     3328                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   148224                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  4928                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                231                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 70                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 91                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 97                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                196                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               156                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               154                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               138                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  7                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 11                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 25                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      386169157                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2316                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    77                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2197                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      109                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          291                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     519.697595                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    341.217640                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    393.532987                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            49     16.84%     16.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           55     18.90%     35.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           37     12.71%     48.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           19      6.53%     54.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           15      5.15%     60.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           11      3.78%     63.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      2.75%     66.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      1.37%     68.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           93     31.96%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           291                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      754.333333                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     194.777524                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1204.367607                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              2     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2175            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              3                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.333333                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.306995                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.154701                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 2     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              3                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        34752                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       113472                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         3328                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 89980001.820313662291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 293802105.391189873219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 8616869.419256556779                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          543                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1773                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           77                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     19047245                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     54499684                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks    901701376                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35077.80                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30738.68                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  11710407.48                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      30121929                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 73546929                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11580000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13006.01                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31756.01                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        383.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          8.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     383.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      12.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          3.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      3.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.07                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        3.09                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2027                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       47                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  87.52                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 61.04                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      161374.49                       # Average gap between requests
system.mem_ctrl.pageHitRate                     86.67                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1135260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    595815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  7411320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                  271440                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              16524300                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                653280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         83173260                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          8644800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          34961340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               172424655                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             446.442529                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             347869150                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        598441                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        8060000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     143370535                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     22506788                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       29307463                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    182375925                       # Time in different power states
system.mem_ctrl_1.actEnergy                    963900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    508530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  9124920                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              20003010                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1628640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        100038990                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         18371520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          19221660                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               194446770                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             503.462267                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             338057874                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2587899                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       10400000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      70886930                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     47835342                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       35104112                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    219404869                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   10952                       # Number of BP lookups
system.cpu.branchPred.condPredicted              8499                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               811                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 9593                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    5663                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.032628                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     875                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                115                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             415                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                239                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              176                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          108                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       386219152                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           347632                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                       75952                       # Number of instructions committed
system.cpu.committedOps                        105451                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                          2554                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               4.576996                       # CPI: cycles per instruction
system.cpu.ipc                               0.218484                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   57999     55.00%     55.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                      7      0.01%     55.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                  14944     14.17%     69.18% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 32485     30.81%     99.98% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%     99.98% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   105451                       # Class of committed instruction
system.cpu.tickCycles                          137539                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          210093                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions              41516                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions             15599                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             5551                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           425.686735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               45478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1839                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.729744                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255530                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   425.686735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.831419                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.831419                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            190291                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           190291                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        14513                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           14513                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        28962                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          28962                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           82                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           82                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data        43475                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            43475                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        43475                       # number of overall hits
system.cpu.dcache.overall_hits::total           43475                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           213                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3261                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         3474                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3474                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3474                       # number of overall misses
system.cpu.dcache.overall_misses::total          3474                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23104356                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23104356                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    395532665                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    395532665                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    418637021                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    418637021                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    418637021                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    418637021                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        14726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        14726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        32223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        32223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        46949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        46949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        46949                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        46949                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014464                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.101201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.101201                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073995                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073995                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073995                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073995                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 108471.154930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 108471.154930                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 121291.832260                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 121291.832260                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 120505.763097                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 120505.763097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 120505.763097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 120505.763097                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1228                       # number of writebacks
system.cpu.dcache.writebacks::total              1228                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1617                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1617                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1635                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          195                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1644                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1644                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1839                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1839                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20734593                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20734593                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    196015952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    196015952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    216750545                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    216750545                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    216750545                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    216750545                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051019                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051019                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.039170                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039170                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.039170                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039170                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 106331.246154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 106331.246154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119231.114355                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119231.114355                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 117863.265362                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117863.265362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 117863.265362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117863.265362                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1327                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           266.670500                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               25552                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               600                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.586667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123321                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   266.670500                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.520841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.520841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             51706                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            51706                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        24952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           24952                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        24952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            24952                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        24952                       # number of overall hits
system.cpu.icache.overall_hits::total           24952                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          601                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           601                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          601                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            601                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          601                       # number of overall misses
system.cpu.icache.overall_misses::total           601                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71178437                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71178437                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     71178437                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71178437                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71178437                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71178437                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        25553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        25553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        25553                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        25553                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        25553                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        25553                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023520                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023520                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023520                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023520                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023520                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 118433.339434                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 118433.339434                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 118433.339434                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 118433.339434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 118433.339434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 118433.339434                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          601                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          601                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          601                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          601                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          601                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69845237                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69845237                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69845237                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69845237                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69845237                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69845237                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023520                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023520                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023520                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023520                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023520                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023520                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 116215.036606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 116215.036606                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 116215.036606                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 116215.036606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 116215.036606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 116215.036606                       # average overall mshr miss latency
system.cpu.icache.replacements                    203                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         1238.783765                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs               3656                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             2316                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.578584                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            98879                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   260.994963                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   977.788801                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.127439                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.477436                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.604875                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         1988                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         1612                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses            31660                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses           31660                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks         1228                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total         1228                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data           17                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total           17                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           57                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           38                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           95                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           57                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           55                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total             112                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           57                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           55                       # number of overall hits
system.cpu.l2cache.overall_hits::total            112                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data         1627                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total         1627                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          544                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          157                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          701                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          544                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data         1784                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          2328                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          544                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data         1784                       # number of overall misses
system.cpu.l2cache.overall_misses::total         2328                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data    188158960                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    188158960                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     65306802                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     18578142                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     83884944                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     65306802                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data    206737102                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    272043904                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     65306802                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data    206737102                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    272043904                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks         1228                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total         1228                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data         1644                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total         1644                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          601                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          195                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          796                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          601                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data         1839                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         2440                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          601                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data         1839                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         2440                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.989659                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.989659                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.905158                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.805128                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.880653                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.905158                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.970092                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.954098                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.905158                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.970092                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.954098                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 115647.793485                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 115647.793485                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 120049.268382                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 118332.114650                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 119664.684736                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 120049.268382                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 115884.025785                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 116857.347079                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 120049.268382                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 115884.025785                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 116857.347079                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks           77                       # number of writebacks
system.cpu.l2cache.writebacks::total               77                       # number of writebacks
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data         1627                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total         1627                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          544                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          146                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          690                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          544                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data         1773                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         2317                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          544                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data         1773                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         2317                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    152007020                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    152007020                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     53241342                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     14187470                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     67428812                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     53241342                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data    166194490                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    219435832                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     53241342                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data    166194490                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    219435832                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.989659                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.989659                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.905158                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.748718                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.866834                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.905158                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.964111                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.949590                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.905158                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.964111                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.949590                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 93427.793485                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 93427.793485                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 97870.113971                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97174.452055                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97722.915942                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 97870.113971                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 93736.316977                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 94706.876133                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 97870.113971                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 93736.316977                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 94706.876133                       # average overall mshr miss latency
system.cpu.l2cache.replacements                   328                       # number of replacements
system.l2bus.snoop_filter.tot_requests           3970                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              153                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          153                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 795                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1305                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               553                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1644                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1644                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            796                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1404                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         5005                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    6409                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        38400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       196288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   234688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               328                       # Total snoops (count)
system.l2bus.snoopTraffic                        4928                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2768                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.081647                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.273876                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2542     91.84%     91.84% # Request fanout histogram
system.l2bus.snoop_fanout::1                      226      8.16%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2768                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              9867902                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3333000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            10228965                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          2491                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    386219152                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                689                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           77                       # Transaction distribution
system.membus.trans_dist::CleanEvict               98                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1627                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1627                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           689                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         4807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port       153152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  153152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2316                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2316    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2316                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3109689                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           14589100                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
