# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../aes_key_expansion.sv" \
"../../../../../aes_top.sv" \
"../../../../../mixcolumns.sv" \
"../../../../../shiftrows.sv" \
"../../../../../subbytes_generic.sv" \
"../../../../../tb_aes_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
