
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU, prioritize clean lines

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................................
CYCLE =   50M [ INST:    11M    11M    11M    11M ]
	progress: ..................................................
CYCLE =  100M [ INST:    40M    40M    40M    40M ]
	progress: ..................................................
CYCLE =  150M [ INST:    49M    49M    49M    49M ]
	progress: ..................................................
CYCLE =  200M [ INST:    59M    59M    59M    59M ]
	progress: ....................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	108.563
SIM_TIME_IN_MEM         	584.628
SYS_CYCLES              	219595190

CORE_0_INST             	100498497
CORE_0_IPC              	0.457653
CORE_0_MISSES           	12295415
CORE_0_ACCESSES         	13278247
CORE_0_MPKI             	122.344
CORE_0_APKI             	132.124

CORE_1_INST             	100000002
CORE_1_IPC              	0.455383
CORE_1_MISSES           	12307062
CORE_1_ACCESSES         	13277614
CORE_1_MPKI             	123.071
CORE_1_APKI             	132.776

CORE_2_INST             	100317339
CORE_2_IPC              	0.456828
CORE_2_MISSES           	12296907
CORE_2_ACCESSES         	13278005
CORE_2_MPKI             	122.58
CORE_2_APKI             	132.36

CORE_3_INST             	100244742
CORE_3_IPC              	0.456498
CORE_3_MISSES           	12296071
CORE_3_ACCESSES         	13277915
CORE_3_MPKI             	122.661
CORE_3_APKI             	132.455

LLC_MISSES              	49195455
LLC_ACCESSES            	53111781
LLC_MISS_RATE           	92.6263
LLC_LRU_WB_AVOIDED      	22725301

LLC_MISS_PENALTY        	721.373

OS_MAPPED_PAGES         	321210
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	660

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =       116692   # ACTs Counter
acts.0.7.1                     =       114284   # ACTs Counter
acts.0.7.0                     =       114549   # ACTs Counter
acts.0.6.2                     =       116637   # ACTs Counter
acts.0.6.1                     =       114129   # ACTs Counter
acts.0.5.2                     =       117685   # ACTs Counter
acts.0.5.1                     =       115451   # ACTs Counter
acts.0.4.3                     =       116407   # ACTs Counter
acts.0.4.2                     =       116337   # ACTs Counter
acts.0.4.1                     =       114695   # ACTs Counter
acts.0.4.0                     =       115334   # ACTs Counter
acts.0.3.3                     =       116384   # ACTs Counter
acts.0.3.1                     =       115277   # ACTs Counter
acts.0.3.0                     =       115568   # ACTs Counter
acts.0.2.3                     =       116168   # ACTs Counter
acts.0.2.2                     =       116408   # ACTs Counter
num_ondemand_pres              =      3279357   # Number of ondemend PRE commands
num_pre_cmds                   =      3705995   # Number of PRE commands
num_act_cmds                   =      3706018   # Number of ACT commands
num_write_row_hits             =        42108   # Number of write row buffer hits
num_writes_done                =     13162287   # Number of read requests issued
acts.0.5.0                     =       115062   # ACTs Counter
num_read_cmds                  =     13263504   # Number of READ/READP commands
num_refab_cmds                 =        14031   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       116555   # ACTs Counter
acts.0.1.2                     =       116517   # ACTs Counter
num_read_row_hits              =      9804281   # Number of read row buffer hits
num_reads_done                 =     13263505   # Number of read requests issued
acts.0.7.2                     =       116627   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       114685   # ACTs Counter
acts.0.2.1                     =       114776   # ACTs Counter
num_write_cmds                 =       228641   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       115356   # ACTs Counter
num_cycles                     =    131757114   # Number of DRAM cycles
acts.0.5.3                     =       118625   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       116828   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            1   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       116184   # ACTs Counter
acts.0.0.2                     =       116241   # ACTs Counter
acts.0.1.0                     =       115336   # ACTs Counter
acts.0.0.1                     =       114846   # ACTs Counter
acts.0.1.1                     =       114775   # ACTs Counter
acts.0.2.0                     =       115281   # ACTs Counter
acts.0.1.3                     =       116319   # ACTs Counter
rank_active_cycles.0           =    117378195   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     14378919   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      5483998   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      1004749   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       550120   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =       134664   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =        10009   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =           76   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          256   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     23623560   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1379915   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       577473   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       356958   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       184793   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        83311   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        67281   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        31971   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        23106   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        13155   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        84269   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           58   # Write cmd latency (cycles)
write_latency[60-79]           =           43   # Write cmd latency (cycles)
write_latency[80-99]           =          143   # Write cmd latency (cycles)
write_latency[100-119]         =          252   # Write cmd latency (cycles)
write_latency[120-139]         =          241   # Write cmd latency (cycles)
write_latency[140-159]         =          397   # Write cmd latency (cycles)
write_latency[160-179]         =          283   # Write cmd latency (cycles)
write_latency[180-199]         =          209   # Write cmd latency (cycles)
write_latency[200-]            =       227015   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        56224   # Read request latency (cycles)
read_latency[60-79]            =        92320   # Read request latency (cycles)
read_latency[80-99]            =       166923   # Read request latency (cycles)
read_latency[100-119]          =       197765   # Read request latency (cycles)
read_latency[120-139]          =       597471   # Read request latency (cycles)
read_latency[140-159]          =       934750   # Read request latency (cycles)
read_latency[160-179]          =       958542   # Read request latency (cycles)
read_latency[180-199]          =       786196   # Read request latency (cycles)
read_latency[200-]             =      9473313   # Read request latency (cycles)
refab_energy                   =  2.62434e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.72084e+09   # Write energy
read_energy                    =  1.18162e+11   # Read energy
act_energy                     =  4.21597e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  5.10739e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  5.85952e+10   # Active standby energy rank.0
average_read_latency           =      433.015   # Average read request latency (cycles)
average_interarrival           =      4.98593   # Average request interarrival latency (cycles)
total_energy                   =  2.25745e+11   # Total energy (pJ)
average_power                  =      1713.34   # Average power (mW)
average_bandwidth              =      30.8561   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =       116639   # ACTs Counter
acts.0.7.1                     =       114421   # ACTs Counter
acts.0.7.0                     =       114953   # ACTs Counter
acts.0.6.2                     =       116092   # ACTs Counter
acts.0.6.1                     =       114220   # ACTs Counter
acts.0.5.2                     =       116916   # ACTs Counter
acts.0.5.1                     =       114380   # ACTs Counter
acts.0.4.3                     =       116314   # ACTs Counter
acts.0.4.2                     =       116506   # ACTs Counter
acts.0.4.1                     =       114942   # ACTs Counter
acts.0.4.0                     =       115248   # ACTs Counter
acts.0.3.3                     =       116487   # ACTs Counter
acts.0.3.1                     =       115135   # ACTs Counter
acts.0.3.0                     =       115462   # ACTs Counter
acts.0.2.3                     =       116348   # ACTs Counter
acts.0.2.2                     =       116721   # ACTs Counter
num_ondemand_pres              =      3276228   # Number of ondemend PRE commands
num_pre_cmds                   =      3702866   # Number of PRE commands
num_act_cmds                   =      3702887   # Number of ACT commands
num_write_row_hits             =        42073   # Number of write row buffer hits
num_writes_done                =     13176770   # Number of read requests issued
acts.0.5.0                     =       114183   # ACTs Counter
num_read_cmds                  =     13263448   # Number of READ/READP commands
num_refab_cmds                 =        14031   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       116583   # ACTs Counter
acts.0.1.2                     =       116751   # ACTs Counter
num_read_row_hits              =      9807123   # Number of read row buffer hits
num_reads_done                 =     13263450   # Number of read requests issued
acts.0.7.2                     =       116254   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       114515   # ACTs Counter
acts.0.2.1                     =       114914   # ACTs Counter
num_write_cmds                 =       228262   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       115411   # ACTs Counter
num_cycles                     =    131757114   # Number of DRAM cycles
acts.0.5.3                     =       117216   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       117151   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            1   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       116334   # ACTs Counter
acts.0.0.2                     =       116207   # ACTs Counter
acts.0.1.0                     =       115392   # ACTs Counter
acts.0.0.1                     =       114644   # ACTs Counter
acts.0.1.1                     =       114635   # ACTs Counter
acts.0.2.0                     =       115403   # ACTs Counter
acts.0.1.3                     =       116510   # ACTs Counter
rank_active_cycles.0           =    117379852   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     14377262   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      5483971   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      1005657   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       549677   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =       134345   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         9885   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =           81   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          256   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     23632475   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1386109   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       579219   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       356221   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       185626   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        82986   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        66839   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        31922   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        22623   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        13052   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        83148   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           48   # Write cmd latency (cycles)
write_latency[60-79]           =           37   # Write cmd latency (cycles)
write_latency[80-99]           =          136   # Write cmd latency (cycles)
write_latency[100-119]         =          215   # Write cmd latency (cycles)
write_latency[120-139]         =          245   # Write cmd latency (cycles)
write_latency[140-159]         =          374   # Write cmd latency (cycles)
write_latency[160-179]         =          255   # Write cmd latency (cycles)
write_latency[180-199]         =          174   # Write cmd latency (cycles)
write_latency[200-]            =       226778   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        60939   # Read request latency (cycles)
read_latency[60-79]            =        98493   # Read request latency (cycles)
read_latency[80-99]            =       171499   # Read request latency (cycles)
read_latency[100-119]          =       202042   # Read request latency (cycles)
read_latency[120-139]          =       602346   # Read request latency (cycles)
read_latency[140-159]          =       937392   # Read request latency (cycles)
read_latency[160-179]          =       960913   # Read request latency (cycles)
read_latency[180-199]          =       784095   # Read request latency (cycles)
read_latency[200-]             =      9445729   # Read request latency (cycles)
refab_energy                   =  2.62434e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.71799e+09   # Write energy
read_energy                    =  1.18161e+11   # Read energy
act_energy                     =   4.2124e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =   5.1068e+09   # Precharge standby energy rank.0
act_stb_energy.0               =   5.8596e+10   # Active standby energy rank.0
average_read_latency           =      430.967   # Average read request latency (cycles)
average_interarrival           =       4.9832   # Average request interarrival latency (cycles)
total_energy                   =  2.25706e+11   # Total energy (pJ)
average_power                  =      1713.05   # Average power (mW)
average_bandwidth              =      30.8729   # Average bandwidth
