{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519082210213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519082210221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 20:16:49 2018 " "Processing started: Mon Feb 19 20:16:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519082210221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082210221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082210222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519082211404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519082211405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/pong.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "pong/synthesis/pong.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pong/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pong/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_irq_mapper " "Found entity 1: pong_irq_mapper" {  } { { "pong/synthesis/submodules/pong_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0 " "Found entity 1: pong_mm_interconnect_0" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pong_mm_interconnect_0_avalon_st_adapter" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_rsp_mux_001 " "Found entity 1: pong_mm_interconnect_0_rsp_mux_001" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232894 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_rsp_mux " "Found entity 1: pong_mm_interconnect_0_rsp_mux" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_rsp_demux_002 " "Found entity 1: pong_mm_interconnect_0_rsp_demux_002" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_rsp_demux " "Found entity 1: pong_mm_interconnect_0_rsp_demux" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_cmd_mux_002 " "Found entity 1: pong_mm_interconnect_0_cmd_mux_002" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_cmd_mux " "Found entity 1: pong_mm_interconnect_0_cmd_mux" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_cmd_demux_001 " "Found entity 1: pong_mm_interconnect_0_cmd_demux_001" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_cmd_demux " "Found entity 1: pong_mm_interconnect_0_cmd_demux" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519082232920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519082232921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_014_default_decode " "Found entity 1: pong_mm_interconnect_0_router_014_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232922 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router_014 " "Found entity 2: pong_mm_interconnect_0_router_014" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519082232924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519082232924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_004_default_decode " "Found entity 1: pong_mm_interconnect_0_router_004_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232925 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router_004 " "Found entity 2: pong_mm_interconnect_0_router_004" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519082232927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519082232928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_002_default_decode " "Found entity 1: pong_mm_interconnect_0_router_002_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232929 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router_002 " "Found entity 2: pong_mm_interconnect_0_router_002" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519082232931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519082232931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_001_default_decode " "Found entity 1: pong_mm_interconnect_0_router_001_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232932 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router_001 " "Found entity 2: pong_mm_interconnect_0_router_001" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pong_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519082232935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pong_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pong_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1519082232935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_mm_interconnect_0_router_default_decode " "Found entity 1: pong_mm_interconnect_0_router_default_decode" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232936 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_mm_interconnect_0_router " "Found entity 2: pong_mm_interconnect_0_router" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pong/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pong/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pong/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pong/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pong/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pong/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "pong/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_custom_instruction_master_multi_xconnect " "Found entity 1: pong_nios_custom_instruction_master_multi_xconnect" {  } { { "pong/synthesis/submodules/pong_nios_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "pong/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/ci_resto.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/ci_resto.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_resto " "Found entity 1: CI_resto" {  } { { "pong/synthesis/submodules/CI_resto.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_resto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/resto.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/resto.v" { { "Info" "ISGN_ENTITY_NAME" "1 resto " "Found entity 1: resto" {  } { { "pong/synthesis/submodules/resto.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/resto.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082232976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082232976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios.v 21 21 " "Found 21 design units, including 21 entities, in source file pong/synthesis/submodules/pong_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_register_bank_a_module " "Found entity 1: pong_nios_register_bank_a_module" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_nios_register_bank_b_module " "Found entity 2: pong_nios_register_bank_b_module" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "3 pong_nios_nios2_oci_debug " "Found entity 3: pong_nios_nios2_oci_debug" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "4 pong_nios_ociram_sp_ram_module " "Found entity 4: pong_nios_ociram_sp_ram_module" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "5 pong_nios_nios2_ocimem " "Found entity 5: pong_nios_nios2_ocimem" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "6 pong_nios_nios2_avalon_reg " "Found entity 6: pong_nios_nios2_avalon_reg" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "7 pong_nios_nios2_oci_break " "Found entity 7: pong_nios_nios2_oci_break" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "8 pong_nios_nios2_oci_xbrk " "Found entity 8: pong_nios_nios2_oci_xbrk" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "9 pong_nios_nios2_oci_dbrk " "Found entity 9: pong_nios_nios2_oci_dbrk" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "10 pong_nios_nios2_oci_itrace " "Found entity 10: pong_nios_nios2_oci_itrace" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "11 pong_nios_nios2_oci_td_mode " "Found entity 11: pong_nios_nios2_oci_td_mode" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "12 pong_nios_nios2_oci_dtrace " "Found entity 12: pong_nios_nios2_oci_dtrace" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "13 pong_nios_nios2_oci_compute_input_tm_cnt " "Found entity 13: pong_nios_nios2_oci_compute_input_tm_cnt" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "14 pong_nios_nios2_oci_fifo_wrptr_inc " "Found entity 14: pong_nios_nios2_oci_fifo_wrptr_inc" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "15 pong_nios_nios2_oci_fifo_cnt_inc " "Found entity 15: pong_nios_nios2_oci_fifo_cnt_inc" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "16 pong_nios_nios2_oci_fifo " "Found entity 16: pong_nios_nios2_oci_fifo" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "17 pong_nios_nios2_oci_pib " "Found entity 17: pong_nios_nios2_oci_pib" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "18 pong_nios_nios2_oci_im " "Found entity 18: pong_nios_nios2_oci_im" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "19 pong_nios_nios2_performance_monitors " "Found entity 19: pong_nios_nios2_performance_monitors" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "20 pong_nios_nios2_oci " "Found entity 20: pong_nios_nios2_oci" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""} { "Info" "ISGN_ENTITY_NAME" "21 pong_nios " "Found entity 21: pong_nios" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_jtag_debug_module_sysclk " "Found entity 1: pong_nios_jtag_debug_module_sysclk" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_sysclk.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_jtag_debug_module_tck " "Found entity 1: pong_nios_jtag_debug_module_tck" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_tck.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_jtag_debug_module_wrapper " "Found entity 1: pong_nios_jtag_debug_module_wrapper" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_oci_test_bench " "Found entity 1: pong_nios_oci_test_bench" {  } { { "pong/synthesis/submodules/pong_nios_oci_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_nios_test_bench " "Found entity 1: pong_nios_test_bench" {  } { { "pong/synthesis/submodules/pong_nios_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/ci_multiplicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/ci_multiplicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_multiplicacao " "Found entity 1: CI_multiplicacao" {  } { { "pong/synthesis/submodules/CI_multiplicacao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_multiplicacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/multiplicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/multiplicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacao " "Found entity 1: multiplicacao" {  } { { "pong/synthesis/submodules/multiplicacao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/multiplicacao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_memoria " "Found entity 1: pong_memoria" {  } { { "pong/synthesis/submodules/pong_memoria.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233031 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 LCD.v(69) " "Verilog HDL Expression warning at LCD.v(69): truncated literal to match 16 bits" {  } { { "pong/synthesis/submodules/LCD.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/LCD.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1519082233035 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 LCD.v(83) " "Verilog HDL Expression warning at LCD.v(83): truncated literal to match 16 bits" {  } { { "pong/synthesis/submodules/LCD.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/LCD.v" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1519082233035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "pong/synthesis/submodules/LCD.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/LCD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file pong/synthesis/submodules/pong_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_jtag_uart_sim_scfifo_w " "Found entity 1: pong_jtag_uart_sim_scfifo_w" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233041 ""} { "Info" "ISGN_ENTITY_NAME" "2 pong_jtag_uart_scfifo_w " "Found entity 2: pong_jtag_uart_scfifo_w" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233041 ""} { "Info" "ISGN_ENTITY_NAME" "3 pong_jtag_uart_sim_scfifo_r " "Found entity 3: pong_jtag_uart_sim_scfifo_r" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233041 ""} { "Info" "ISGN_ENTITY_NAME" "4 pong_jtag_uart_scfifo_r " "Found entity 4: pong_jtag_uart_scfifo_r" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233041 ""} { "Info" "ISGN_ENTITY_NAME" "5 pong_jtag_uart " "Found entity 5: pong_jtag_uart" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/ci_divisao.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/ci_divisao.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_divisao " "Found entity 1: CI_divisao" {  } { { "pong/synthesis/submodules/CI_divisao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_divisao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/divisao.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/divisao.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisao " "Found entity 1: divisao" {  } { { "pong/synthesis/submodules/divisao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/divisao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_busy.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_busy.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_busy " "Found entity 1: pong_busy" {  } { { "pong/synthesis/submodules/pong_busy.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_busy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_barra_d_y.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_barra_d_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_barra_d_y " "Found entity 1: pong_barra_d_y" {  } { { "pong/synthesis/submodules/pong_barra_d_y.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_barra_d_y.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong/synthesis/submodules/pong_aleatorio.v 1 1 " "Found 1 design units, including 1 entities, in source file pong/synthesis/submodules/pong_aleatorio.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_aleatorio " "Found entity 1: pong_aleatorio" {  } { { "pong/synthesis/submodules/pong_aleatorio.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_aleatorio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082233056 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pong_nios.v(1617) " "Verilog HDL or VHDL warning at pong_nios.v(1617): conditional expression evaluates to a constant" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1519082233077 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pong_nios.v(1619) " "Verilog HDL or VHDL warning at pong_nios.v(1619): conditional expression evaluates to a constant" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1519082233077 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pong_nios.v(1777) " "Verilog HDL or VHDL warning at pong_nios.v(1777): conditional expression evaluates to a constant" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1519082233078 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pong_nios.v(2607) " "Verilog HDL or VHDL warning at pong_nios.v(2607): conditional expression evaluates to a constant" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1519082233083 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand pong_t.v(67) " "Verilog HDL Declaration warning at pong_t.v(67): \"rand\" is SystemVerilog-2005 keyword" {  } { { "pong_t.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 67 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1519082233632 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_t.v 4 4 " "Using design file pong_t.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sicro " "Found entity 1: sicro" {  } { { "sicro.v" "" { Text "C:/intelFPGA_lite/16.1/pong/sicro.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233634 ""} { "Info" "ISGN_ENTITY_NAME" "2 AD " "Found entity 2: AD" {  } { { "AD.v" "" { Text "C:/intelFPGA_lite/16.1/pong/AD.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233634 ""} { "Info" "ISGN_ENTITY_NAME" "3 RandomNumber " "Found entity 3: RandomNumber" {  } { { "RandomNumber.v" "" { Text "C:/intelFPGA_lite/16.1/pong/RandomNumber.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233634 ""} { "Info" "ISGN_ENTITY_NAME" "4 pong_t " "Found entity 4: pong_t" {  } { { "pong_t.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082233634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1519082233634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RanNum pong_t.v(67) " "Verilog HDL Implicit Net warning at pong_t.v(67): created implicit net for \"RanNum\"" {  } { { "pong_t.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082233635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong_t " "Elaborating entity \"pong_t\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519082233646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong pong:u0 " "Elaborating entity \"pong\" for hierarchy \"pong:u0\"" {  } { { "pong_t.v" "u0" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082233688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_aleatorio pong:u0\|pong_aleatorio:aleatorio " "Elaborating entity \"pong_aleatorio\" for hierarchy \"pong:u0\|pong_aleatorio:aleatorio\"" {  } { { "pong/synthesis/pong.v" "aleatorio" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082233838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_barra_d_y pong:u0\|pong_barra_d_y:barra_d_y " "Elaborating entity \"pong_barra_d_y\" for hierarchy \"pong:u0\|pong_barra_d_y:barra_d_y\"" {  } { { "pong/synthesis/pong.v" "barra_d_y" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082233874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_busy pong:u0\|pong_busy:busy " "Elaborating entity \"pong_busy\" for hierarchy \"pong:u0\|pong_busy:busy\"" {  } { { "pong/synthesis/pong.v" "busy" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082233919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_divisao pong:u0\|CI_divisao:div " "Elaborating entity \"CI_divisao\" for hierarchy \"pong:u0\|CI_divisao:div\"" {  } { { "pong/synthesis/pong.v" "div" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082233943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_divisao.v(35) " "Verilog HDL assignment warning at CI_divisao.v(35): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_divisao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_divisao.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519082233944 "|pong_t|pong:u0|CI_divisao:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_divisao.v(37) " "Verilog HDL assignment warning at CI_divisao.v(37): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_divisao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_divisao.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519082233944 "|pong_t|pong:u0|CI_divisao:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisao pong:u0\|CI_divisao:div\|divisao:div " "Elaborating entity \"divisao\" for hierarchy \"pong:u0\|CI_divisao:div\|divisao:div\"" {  } { { "pong/synthesis/submodules/CI_divisao.v" "div" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_divisao.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082233974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_jtag_uart pong:u0\|pong_jtag_uart:jtag_uart " "Elaborating entity \"pong_jtag_uart\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\"" {  } { { "pong/synthesis/pong.v" "jtag_uart" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082234033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_jtag_uart_scfifo_w pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w " "Elaborating entity \"pong_jtag_uart_scfifo_w\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "the_pong_jtag_uart_scfifo_w" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082234069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "wfifo" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082234468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082234496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082234497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082234497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082234497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082234497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082234497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082234497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082234497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082234497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082234497 ""}  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519082234497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082234620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082234620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082234621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082234663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082234663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/16.1/pong/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082234664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082234706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082234706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/16.1/pong/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082234707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082234807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082234807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/16.1/pong/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082234809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082234918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082234918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/16.1/pong/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082234919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082235059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082235059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_w:the_pong_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/16.1/pong/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082235060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_jtag_uart_scfifo_r pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_r:the_pong_jtag_uart_scfifo_r " "Elaborating entity \"pong_jtag_uart_scfifo_r\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|pong_jtag_uart_scfifo_r:the_pong_jtag_uart_scfifo_r\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "the_pong_jtag_uart_scfifo_r" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082235093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "pong_jtag_uart_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082235672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\"" {  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082235737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082235737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082235737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082235737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082235737 ""}  } { { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519082235737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082236728 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082236794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082236841 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"pong:u0\|pong_jtag_uart:jtag_uart\|alt_jtag_atlantic:pong_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082236898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD pong:u0\|LCD:lcd " "Elaborating entity \"LCD\" for hierarchy \"pong:u0\|LCD:lcd\"" {  } { { "pong/synthesis/pong.v" "lcd" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082236905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_memoria pong:u0\|pong_memoria:memoria " "Elaborating entity \"pong_memoria\" for hierarchy \"pong:u0\|pong_memoria:memoria\"" {  } { { "pong/synthesis/pong.v" "memoria" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082236970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_memoria.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_memoria.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082237074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_memoria.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_memoria.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082237113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex " "Parameter \"init_file\" = \"C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3000 " "Parameter \"maximum_depth\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3000 " "Parameter \"numwords_a\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082237113 ""}  } { { "pong/synthesis/submodules/pong_memoria.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_memoria.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519082237113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3li1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3li1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3li1 " "Found entity 1: altsyncram_3li1" {  } { { "db/altsyncram_3li1.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/altsyncram_3li1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082237201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082237201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3li1 pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_3li1:auto_generated " "Elaborating entity \"altsyncram_3li1\" for hierarchy \"pong:u0\|pong_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_3li1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082237202 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "onchip_mem.hex 253 10 " "Width of data items in \"onchip_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 253 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 onchip_mem.hex " "Data at line (2) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519082237218 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 onchip_mem.hex " "Data at line (3) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519082237218 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 onchip_mem.hex " "Data at line (4) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519082237218 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 onchip_mem.hex " "Data at line (5) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519082237218 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 onchip_mem.hex " "Data at line (6) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519082237218 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 onchip_mem.hex " "Data at line (7) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519082237218 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 onchip_mem.hex " "Data at line (8) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519082237218 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 onchip_mem.hex " "Data at line (9) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519082237218 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 onchip_mem.hex " "Data at line (10) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519082237218 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 onchip_mem.hex " "Data at line (11) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1519082237218 ""}  } { { "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1519082237218 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "3000 2024 C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex " "Memory depth (3000) in the design file differs from memory depth (2024) in the Memory Initialization File \"C:/intelFPGA_lite/16.1/pong/pong/onchip_mem.hex\" -- setting initial value for remaining addresses to 0" {  } { { "pong/synthesis/submodules/pong_memoria.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_memoria.v" 69 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1519082237221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_multiplicacao pong:u0\|CI_multiplicacao:mul_0 " "Elaborating entity \"CI_multiplicacao\" for hierarchy \"pong:u0\|CI_multiplicacao:mul_0\"" {  } { { "pong/synthesis/pong.v" "mul_0" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082237631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_multiplicacao.v(33) " "Verilog HDL assignment warning at CI_multiplicacao.v(33): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_multiplicacao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_multiplicacao.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519082237633 "|pong_t|pong:u0|CI_multiplicacao:mul_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_multiplicacao.v(35) " "Verilog HDL assignment warning at CI_multiplicacao.v(35): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_multiplicacao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_multiplicacao.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519082237634 "|pong_t|pong:u0|CI_multiplicacao:mul_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacao pong:u0\|CI_multiplicacao:mul_0\|multiplicacao:mul " "Elaborating entity \"multiplicacao\" for hierarchy \"pong:u0\|CI_multiplicacao:mul_0\|multiplicacao:mul\"" {  } { { "pong/synthesis/submodules/CI_multiplicacao.v" "mul" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_multiplicacao.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082237689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios pong:u0\|pong_nios:nios " "Elaborating entity \"pong_nios\" for hierarchy \"pong:u0\|pong_nios:nios\"" {  } { { "pong/synthesis/pong.v" "nios" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082237753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_test_bench pong:u0\|pong_nios:nios\|pong_nios_test_bench:the_pong_nios_test_bench " "Elaborating entity \"pong_nios_test_bench\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_test_bench:the_pong_nios_test_bench\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_test_bench" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082237991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_register_bank_a_module pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a " "Elaborating entity \"pong_nios_register_bank_a_module\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "pong_nios_register_bank_a" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 4421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pong_nios_rf_ram_a.mif " "Parameter \"init_file\" = \"pong_nios_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238116 ""}  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519082238116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vf1 " "Found entity 1: altsyncram_6vf1" {  } { { "db/altsyncram_6vf1.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/altsyncram_6vf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082238207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082238207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6vf1 pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6vf1:auto_generated " "Elaborating entity \"altsyncram_6vf1\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_a_module:pong_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6vf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_register_bank_b_module pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b " "Elaborating entity \"pong_nios_register_bank_b_module\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "pong_nios_register_bank_b" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 4442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pong_nios_rf_ram_b.mif " "Parameter \"init_file\" = \"pong_nios_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238455 ""}  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519082238455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vf1 " "Found entity 1: altsyncram_7vf1" {  } { { "db/altsyncram_7vf1.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/altsyncram_7vf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082238545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082238545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vf1 pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7vf1:auto_generated " "Elaborating entity \"altsyncram_7vf1\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_register_bank_b_module:pong_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7vf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci " "Elaborating entity \"pong_nios_nios2_oci\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 4934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_debug pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug " "Elaborating entity \"pong_nios_nios2_oci_debug\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_debug" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_debug:the_pong_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082238936 ""}  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519082238936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_ocimem pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem " "Elaborating entity \"pong_nios_nios2_ocimem\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_ocimem" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082238941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_ociram_sp_ram_module pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram " "Elaborating entity \"pong_nios_ociram_sp_ram_module\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "pong_nios_ociram_sp_ram" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pong_nios_ociram_default_contents.mif " "Parameter \"init_file\" = \"pong_nios_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082239130 ""}  } { { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519082239130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p581.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p581 " "Found entity 1: altsyncram_p581" {  } { { "db/altsyncram_p581.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/altsyncram_p581.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082239219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082239219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p581 pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p581:auto_generated " "Elaborating entity \"altsyncram_p581\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_ocimem:the_pong_nios_nios2_ocimem\|pong_nios_ociram_sp_ram_module:pong_nios_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p581:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_avalon_reg pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_avalon_reg:the_pong_nios_nios2_avalon_reg " "Elaborating entity \"pong_nios_nios2_avalon_reg\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_avalon_reg:the_pong_nios_nios2_avalon_reg\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_avalon_reg" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_break pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_break:the_pong_nios_nios2_oci_break " "Elaborating entity \"pong_nios_nios2_oci_break\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_break:the_pong_nios_nios2_oci_break\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_break" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_xbrk pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_xbrk:the_pong_nios_nios2_oci_xbrk " "Elaborating entity \"pong_nios_nios2_oci_xbrk\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_xbrk:the_pong_nios_nios2_oci_xbrk\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_dbrk pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_dbrk:the_pong_nios_nios2_oci_dbrk " "Elaborating entity \"pong_nios_nios2_oci_dbrk\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_dbrk:the_pong_nios_nios2_oci_dbrk\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_itrace pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_itrace:the_pong_nios_nios2_oci_itrace " "Elaborating entity \"pong_nios_nios2_oci_itrace\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_itrace:the_pong_nios_nios2_oci_itrace\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_itrace" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_dtrace pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_dtrace:the_pong_nios_nios2_oci_dtrace " "Elaborating entity \"pong_nios_nios2_oci_dtrace\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_dtrace:the_pong_nios_nios2_oci_dtrace\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_td_mode pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_dtrace:the_pong_nios_nios2_oci_dtrace\|pong_nios_nios2_oci_td_mode:pong_nios_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"pong_nios_nios2_oci_td_mode\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_dtrace:the_pong_nios_nios2_oci_dtrace\|pong_nios_nios2_oci_td_mode:pong_nios_nios2_oci_trc_ctrl_td_mode\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "pong_nios_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_fifo pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo " "Elaborating entity \"pong_nios_nios2_oci_fifo\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_fifo" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_compute_input_tm_cnt pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_nios2_oci_compute_input_tm_cnt:the_pong_nios_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"pong_nios_nios2_oci_compute_input_tm_cnt\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_nios2_oci_compute_input_tm_cnt:the_pong_nios_nios2_oci_compute_input_tm_cnt\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_fifo_wrptr_inc pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_nios2_oci_fifo_wrptr_inc:the_pong_nios_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"pong_nios_nios2_oci_fifo_wrptr_inc\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_nios2_oci_fifo_wrptr_inc:the_pong_nios_nios2_oci_fifo_wrptr_inc\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082239980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_fifo_cnt_inc pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_nios2_oci_fifo_cnt_inc:the_pong_nios_nios2_oci_fifo_cnt_inc " "Elaborating entity \"pong_nios_nios2_oci_fifo_cnt_inc\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_nios2_oci_fifo_cnt_inc:the_pong_nios_nios2_oci_fifo_cnt_inc\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082240001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_oci_test_bench pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_oci_test_bench:the_pong_nios_oci_test_bench " "Elaborating entity \"pong_nios_oci_test_bench\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_fifo:the_pong_nios_nios2_oci_fifo\|pong_nios_oci_test_bench:the_pong_nios_oci_test_bench\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_oci_test_bench" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082240032 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "pong_nios_oci_test_bench " "Entity \"pong_nios_oci_test_bench\" contains only dangling pins" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_oci_test_bench" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1519082240034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_pib pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_pib:the_pong_nios_nios2_oci_pib " "Elaborating entity \"pong_nios_nios2_oci_pib\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_pib:the_pong_nios_nios2_oci_pib\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_pib" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082240310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_nios2_oci_im pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_im:the_pong_nios_nios2_oci_im " "Elaborating entity \"pong_nios_nios2_oci_im\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_nios2_oci_im:the_pong_nios_nios2_oci_im\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_nios2_oci_im" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082240364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_jtag_debug_module_wrapper pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper " "Elaborating entity \"pong_nios_jtag_debug_module_wrapper\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\"" {  } { { "pong/synthesis/submodules/pong_nios.v" "the_pong_nios_jtag_debug_module_wrapper" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082240414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_jtag_debug_module_tck pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|pong_nios_jtag_debug_module_tck:the_pong_nios_jtag_debug_module_tck " "Elaborating entity \"pong_nios_jtag_debug_module_tck\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|pong_nios_jtag_debug_module_tck:the_pong_nios_jtag_debug_module_tck\"" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "the_pong_nios_jtag_debug_module_tck" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082240475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_jtag_debug_module_sysclk pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|pong_nios_jtag_debug_module_sysclk:the_pong_nios_jtag_debug_module_sysclk " "Elaborating entity \"pong_nios_jtag_debug_module_sysclk\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|pong_nios_jtag_debug_module_sysclk:the_pong_nios_jtag_debug_module_sysclk\"" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "the_pong_nios_jtag_debug_module_sysclk" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082240584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\"" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "pong_nios_jtag_debug_module_phy" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082240691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy " "Elaborated megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\"" {  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082240717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy " "Instantiated megafunction \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082240717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082240717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082240717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082240717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082240717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082240717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082240717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082240717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082240717 ""}  } { { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519082240717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082240720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy " "Elaborated megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082240752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082240926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pong:u0\|pong_nios:nios\|pong_nios_nios2_oci:the_pong_nios_nios2_oci\|pong_nios_jtag_debug_module_wrapper:the_pong_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:pong_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082241183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_resto pong:u0\|CI_resto:resto " "Elaborating entity \"CI_resto\" for hierarchy \"pong:u0\|CI_resto:resto\"" {  } { { "pong/synthesis/pong.v" "resto" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082241283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_resto.v(35) " "Verilog HDL assignment warning at CI_resto.v(35): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_resto.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_resto.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519082241285 "|pong_t|pong:u0|CI_resto:resto"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_resto.v(37) " "Verilog HDL assignment warning at CI_resto.v(37): truncated value with size 32 to match size of target (5)" {  } { { "pong/synthesis/submodules/CI_resto.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_resto.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519082241285 "|pong_t|pong:u0|CI_resto:resto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resto pong:u0\|CI_resto:resto\|resto:res " "Elaborating entity \"resto\" for hierarchy \"pong:u0\|CI_resto:resto\|resto:res\"" {  } { { "pong/synthesis/submodules/CI_resto.v" "res" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/CI_resto.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082241314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator pong:u0\|altera_customins_master_translator:nios_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"pong:u0\|altera_customins_master_translator:nios_custom_instruction_master_translator\"" {  } { { "pong/synthesis/pong.v" "nios_custom_instruction_master_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082241346 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "pong/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519082241351 "|pong_t|pong:u0|altera_customins_master_translator:nios_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_nios_custom_instruction_master_multi_xconnect pong:u0\|pong_nios_custom_instruction_master_multi_xconnect:nios_custom_instruction_master_multi_xconnect " "Elaborating entity \"pong_nios_custom_instruction_master_multi_xconnect\" for hierarchy \"pong:u0\|pong_nios_custom_instruction_master_multi_xconnect:nios_custom_instruction_master_multi_xconnect\"" {  } { { "pong/synthesis/pong.v" "nios_custom_instruction_master_multi_xconnect" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082241385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator pong:u0\|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"pong:u0\|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0\"" {  } { { "pong/synthesis/pong.v" "nios_custom_instruction_master_multi_slave_translator0" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082241439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "pong/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519082241442 "|pong_t|pong:u0|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "pong/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519082241442 "|pong_t|pong:u0|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "pong/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519082241442 "|pong_t|pong:u0|altera_customins_slave_translator:nios_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pong_mm_interconnect_0\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\"" {  } { { "pong/synthesis/pong.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082241501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082242229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082242277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082242323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_jtag_debug_module_translator\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "nios_jtag_debug_module_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082242386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:barra_e_y_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:barra_e_y_s1_translator\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "barra_e_y_s1_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082242455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "memoria_s1_translator" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082242545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "nios_data_master_agent" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082242589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082242626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082242667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pong/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082242848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082242927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router:router " "Elaborating entity \"pong_mm_interconnect_0_router\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router:router\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_default_decode pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router:router\|pong_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pong_mm_interconnect_0_router_default_decode\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router:router\|pong_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_001 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"pong_mm_interconnect_0_router_001\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_001:router_001\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_001_default_decode pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_001:router_001\|pong_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"pong_mm_interconnect_0_router_001_default_decode\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_001:router_001\|pong_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_002 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"pong_mm_interconnect_0_router_002\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_002:router_002\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_002_default_decode pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_002:router_002\|pong_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"pong_mm_interconnect_0_router_002_default_decode\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_002:router_002\|pong_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_004 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"pong_mm_interconnect_0_router_004\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_004:router_004\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "router_004" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_004_default_decode pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_004:router_004\|pong_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"pong_mm_interconnect_0_router_004_default_decode\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_004:router_004\|pong_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_014 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"pong_mm_interconnect_0_router_014\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_014:router_014\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "router_014" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_router_014_default_decode pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_014:router_014\|pong_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"pong_mm_interconnect_0_router_014_default_decode\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_router_014:router_014\|pong_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_router_014.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_cmd_demux pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pong_mm_interconnect_0_cmd_demux\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_cmd_demux_001 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"pong_mm_interconnect_0_cmd_demux_001\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 3994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_cmd_mux pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pong_mm_interconnect_0_cmd_mux\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_cmd_mux_002 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"pong_mm_interconnect_0_cmd_mux_002\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_rsp_demux pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pong_mm_interconnect_0_rsp_demux\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082243989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_rsp_demux_002 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"pong_mm_interconnect_0_rsp_demux_002\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_rsp_mux pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pong_mm_interconnect_0_rsp_mux\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_rsp_mux_001 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"pong_mm_interconnect_0_rsp_mux_001\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_avalon_st_adapter pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pong_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0.v" 4601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pong:u0\|pong_mm_interconnect_0:mm_interconnect_0\|pong_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pong_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_irq_mapper pong:u0\|pong_irq_mapper:irq_mapper " "Elaborating entity \"pong_irq_mapper\" for hierarchy \"pong:u0\|pong_irq_mapper:irq_mapper\"" {  } { { "pong/synthesis/pong.v" "irq_mapper" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pong:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pong:u0\|altera_reset_controller:rst_controller\"" {  } { { "pong/synthesis/pong.v" "rst_controller" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/pong.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pong:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pong:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "pong/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pong:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pong:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "pong/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD AD:converso_ad " "Elaborating entity \"AD\" for hierarchy \"AD:converso_ad\"" {  } { { "pong_t.v" "converso_ad" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082244724 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timing AD.v(46) " "Verilog HDL or VHDL warning at AD.v(46): object \"timing\" assigned a value but never read" {  } { { "AD.v" "" { Text "C:/intelFPGA_lite/16.1/pong/AD.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519082244725 "|pong_t|AD:converso_ad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sicro sicro:tela " "Elaborating entity \"sicro\" for hierarchy \"sicro:tela\"" {  } { { "pong_t.v" "tela" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082245052 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y sicro.v(66) " "Verilog HDL or VHDL warning at sicro.v(66): object \"y\" assigned a value but never read" {  } { { "sicro.v" "" { Text "C:/intelFPGA_lite/16.1/pong/sicro.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519082245062 "|pong_t|sicro:tela"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sicro.v(265) " "Verilog HDL assignment warning at sicro.v(265): truncated value with size 32 to match size of target (10)" {  } { { "sicro.v" "" { Text "C:/intelFPGA_lite/16.1/pong/sicro.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519082245072 "|pong_t|sicro:tela"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sicro.v(270) " "Verilog HDL assignment warning at sicro.v(270): truncated value with size 32 to match size of target (10)" {  } { { "sicro.v" "" { Text "C:/intelFPGA_lite/16.1/pong/sicro.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1519082245073 "|pong_t|sicro:tela"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomNumber RandomNumber:rand " "Elaborating entity \"RandomNumber\" for hierarchy \"RandomNumber:rand\"" {  } { { "pong_t.v" "rand" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082245430 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RanNum\[7..2\] RandomNumber.v(14) " "Output port \"RanNum\[7..2\]\" at RandomNumber.v(14) has no driver" {  } { { "RandomNumber.v" "" { Text "C:/intelFPGA_lite/16.1/pong/RandomNumber.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1519082245431 "|pong_t|RandomNumber:rand"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1519082249259 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.02.19.20:17:39 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl " "2018.02.19.20:17:39 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082259320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082264325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082264759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082267827 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082268106 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082268386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082268715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082268734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082268739 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1519082269586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd144d38a/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082270041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082270041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082270216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082270216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082270219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082270219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082270333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082270333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082270502 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082270502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082270502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082270635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082270635 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "pong:u0\|CI_multiplicacao:mul_0\|multiplicacao:mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pong:u0\|CI_multiplicacao:mul_0\|multiplicacao:mul\|Mult0\"" {  } { { "pong/synthesis/submodules/multiplicacao.v" "Mult0" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/multiplicacao.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1519082280336 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pong:u0\|CI_divisao:div\|divisao:div\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pong:u0\|CI_divisao:div\|divisao:div\|Div0\"" {  } { { "pong/synthesis/submodules/divisao.v" "Div0" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/divisao.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1519082280336 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pong:u0\|CI_resto:resto\|resto:res\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pong:u0\|CI_resto:resto\|resto:res\|Mod0\"" {  } { { "pong/synthesis/submodules/resto.v" "Mod0" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/resto.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1519082280336 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1519082280336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|CI_multiplicacao:mul_0\|multiplicacao:mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pong:u0\|CI_multiplicacao:mul_0\|multiplicacao:mul\|lpm_mult:Mult0\"" {  } { { "pong/synthesis/submodules/multiplicacao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/multiplicacao.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082280953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|CI_multiplicacao:mul_0\|multiplicacao:mul\|lpm_mult:Mult0 " "Instantiated megafunction \"pong:u0\|CI_multiplicacao:mul_0\|multiplicacao:mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082280953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082280953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082280953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082280953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082280953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082280953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082280953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082280953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082280953 ""}  } { { "pong/synthesis/submodules/multiplicacao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/multiplicacao.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519082280953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082281128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082281128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|CI_divisao:div\|divisao:div\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"pong:u0\|CI_divisao:div\|divisao:div\|lpm_divide:Div0\"" {  } { { "pong/synthesis/submodules/divisao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/divisao.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082281688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|CI_divisao:div\|divisao:div\|lpm_divide:Div0 " "Instantiated megafunction \"pong:u0\|CI_divisao:div\|divisao:div\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082281689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082281689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082281689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082281689 ""}  } { { "pong/synthesis/submodules/divisao.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/divisao.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519082281689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082281840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082281840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082281974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082281974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082282166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082282166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082282623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082282623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082282734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082282734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:u0\|CI_resto:resto\|resto:res\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"pong:u0\|CI_resto:resto\|resto:res\|lpm_divide:Mod0\"" {  } { { "pong/synthesis/submodules/resto.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/resto.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082283082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:u0\|CI_resto:resto\|resto:res\|lpm_divide:Mod0 " "Instantiated megafunction \"pong:u0\|CI_resto:resto\|resto:res\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082283083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082283083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082283083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519082283083 ""}  } { { "pong/synthesis/submodules/resto.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/resto.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519082283083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/intelFPGA_lite/16.1/pong/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519082283179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082283179 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1519082285085 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3863 -1 0 } } { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 3262 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 352 -1 0 } } { "pong/synthesis/submodules/pong_nios.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_nios.v" 619 -1 0 } } { "pong/synthesis/submodules/pong_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/pong_jtag_uart.v" 398 -1 0 } } { "pong/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "pong/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1519082285547 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1519082285548 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "pong_t.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519082295164 "|pong_t|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_REFSEL VCC " "Pin \"ADC_REFSEL\" is stuck at VCC" {  } { { "pong_t.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519082295164 "|pong_t|ADC_REFSEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SD GND " "Pin \"ADC_SD\" is stuck at GND" {  } { { "pong_t.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519082295164 "|pong_t|ADC_SD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_UB GND " "Pin \"ADC_UB\" is stuck at GND" {  } { { "pong_t.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519082295164 "|pong_t|ADC_UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SEL GND " "Pin \"ADC_SEL\" is stuck at GND" {  } { { "pong_t.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519082295164 "|pong_t|ADC_SEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_readwrite GND " "Pin \"lcd_readwrite\" is stuck at GND" {  } { { "pong_t.v" "" { Text "C:/intelFPGA_lite/16.1/pong/pong_t.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519082295164 "|pong_t|lcd_readwrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1519082295164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082295932 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "107 " "107 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519082304100 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1519082305137 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1519082305137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082305450 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/pong/output_files/pong.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/pong/output_files/pong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082307356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519082312236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519082312236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4749 " "Implemented 4749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519082315644 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519082315644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4561 " "Implemented 4561 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519082315644 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1519082315644 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1519082315644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519082315644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519082315833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 20:18:35 2018 " "Processing ended: Mon Feb 19 20:18:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519082315833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519082315833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:39 " "Total CPU time (on all processors): 00:02:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519082315833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519082315833 ""}
