// Seed: 621884025
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
  assign id_3 = 1 != id_3;
endmodule
macromodule module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    input wor id_3,
    input supply1 id_4,
    input supply0 id_5
    , id_12,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    output wire id_10
);
  wire id_13;
  module_0(
      id_8, id_5
  );
endmodule
module module_2;
endmodule
module module_3;
  logic [7:0] id_1;
  assign id_1 = id_1;
  module_2();
  logic [7:0] id_2, id_3;
  assign id_2[1] = 1;
  assign id_1[1'b0] = {1, 1'd0};
  id_4(
      .id_0(id_3), .id_1(), .id_2(1), .id_3(1), .id_4(1'h0)
  );
endmodule
