// Seed: 138431302
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1'd0;
  tri0  id_8 = 1;
  wire  id_9;
  wire  id_10;
  uwire id_11 = id_10;
  wire  id_12;
  wire  id_13;
  assign id_10 = 1 ? id_2 - id_5 : 1;
  id_14(
      1, 1'b0, 1
  );
  assign module_1.id_1 = 0;
endmodule
module module_1;
  always @* id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
