<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset="utf-8" />

<title>TriCore TC1724 (MLI)</title>
<style type="text/css">
.url { text-decoration:none; }
td   { vertical-align:top; }
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>MLI</h2>

<h2><tt>#include &lt;tc1724/mli.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#MLI0_ID">MLI0_ID</a></td>
<td>Module Identification Register</td>
<td>0xF010C008</td>
<td><a class="url" href="types/m.html#MLI0_ID_t">MLI0_ID_t</a></td>
<td>0x0028C0XX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_FDR">MLI0_FDR</a></td>
<td>Fractional Divider Register</td>
<td>0xF010C00C</td>
<td><a class="url" href="types/m.html#MLI0_FDR_t">MLI0_FDR_t</a></td>
<td>0x03FF43FF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TCR">MLI0_TCR</a></td>
<td>Transmitter Control Register</td>
<td>0xF010C010</td>
<td><a class="url" href="types/m.html#MLI0_TCR_t">MLI0_TCR_t</a></td>
<td>0x00000110</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TSTATR">MLI0_TSTATR</a></td>
<td>Transmitter Status Register</td>
<td>0xF010C014</td>
<td><a class="url" href="types/m.html#MLI0_TSTATR_t">MLI0_TSTATR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP0STATR">MLI0_TP0STATR</a></td>
<td>Transmitter Pipe 0 Status Register</td>
<td>0xF010C018</td>
<td><a class="url" href="types/m.html#MLI0_TPmSTATR_t">MLI0_TPmSTATR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP1STATR">MLI0_TP1STATR</a></td>
<td>Transmitter Pipe 1 Status Register</td>
<td>0xF010C01C</td>
<td><a class="url" href="types/m.html#MLI0_TPmSTATR_t">MLI0_TPmSTATR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP2STATR">MLI0_TP2STATR</a></td>
<td>Transmitter Pipe 2 Status Register</td>
<td>0xF010C020</td>
<td><a class="url" href="types/m.html#MLI0_TPmSTATR_t">MLI0_TPmSTATR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP3STATR">MLI0_TP3STATR</a></td>
<td>Transmitter Pipe 3 Status Register</td>
<td>0xF010C024</td>
<td><a class="url" href="types/m.html#MLI0_TPmSTATR_t">MLI0_TPmSTATR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TCMDR">MLI0_TCMDR</a></td>
<td>Transmitter Command Register</td>
<td>0xF010C028</td>
<td><a class="url" href="types/m.html#MLI0_TCMDR_t">MLI0_TCMDR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TRSTATR">MLI0_TRSTATR</a></td>
<td>Transmitter Receiver Status Register</td>
<td>0xF010C02C</td>
<td><a class="url" href="types/m.html#MLI0_TRSTATR_t">MLI0_TRSTATR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP0AOFR">MLI0_TP0AOFR</a></td>
<td>Transmitter Pipe 0 Address Offset Register</td>
<td>0xF010C030</td>
<td><a class="url" href="types/m.html#MLI0_TPmAOFR_t">MLI0_TPmAOFR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP1AOFR">MLI0_TP1AOFR</a></td>
<td>Transmitter Pipe 1 Address Offset Register</td>
<td>0xF010C034</td>
<td><a class="url" href="types/m.html#MLI0_TPmAOFR_t">MLI0_TPmAOFR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP2AOFR">MLI0_TP2AOFR</a></td>
<td>Transmitter Pipe 2 Address Offset Register</td>
<td>0xF010C038</td>
<td><a class="url" href="types/m.html#MLI0_TPmAOFR_t">MLI0_TPmAOFR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP3AOFR">MLI0_TP3AOFR</a></td>
<td>Transmitter Pipe 3 Address Offset Register</td>
<td>0xF010C03C</td>
<td><a class="url" href="types/m.html#MLI0_TPmAOFR_t">MLI0_TPmAOFR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP0DATAR">MLI0_TP0DATAR</a></td>
<td>Transmitter Pipe 0 Data Register</td>
<td>0xF010C040</td>
<td><a class="url" href="types/m.html#MLI0_TPmDATAR_t">MLI0_TPmDATAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP1DATAR">MLI0_TP1DATAR</a></td>
<td>Transmitter Pipe 1 Data Register</td>
<td>0xF010C044</td>
<td><a class="url" href="types/m.html#MLI0_TPmDATAR_t">MLI0_TPmDATAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP2DATAR">MLI0_TP2DATAR</a></td>
<td>Transmitter Pipe 2 Data Register</td>
<td>0xF010C048</td>
<td><a class="url" href="types/m.html#MLI0_TPmDATAR_t">MLI0_TPmDATAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP3DATAR">MLI0_TP3DATAR</a></td>
<td>Transmitter Pipe 3 Data Register</td>
<td>0xF010C04C</td>
<td><a class="url" href="types/m.html#MLI0_TPmDATAR_t">MLI0_TPmDATAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TDRAR">MLI0_TDRAR</a></td>
<td>Transmitter Data Read Answer Register</td>
<td>0xF010C050</td>
<td><a class="url" href="types/m.html#MLI0_TDRAR_t">MLI0_TDRAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP0BAR">MLI0_TP0BAR</a></td>
<td>Transmitter Pipe 0 Base Address Register</td>
<td>0xF010C054</td>
<td><a class="url" href="types/m.html#MLI0_TPmBAR_t">MLI0_TPmBAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP1BAR">MLI0_TP1BAR</a></td>
<td>Transmitter Pipe 1 Base Address Register</td>
<td>0xF010C058</td>
<td><a class="url" href="types/m.html#MLI0_TPmBAR_t">MLI0_TPmBAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP2BAR">MLI0_TP2BAR</a></td>
<td>Transmitter Pipe 2 Base Address Register</td>
<td>0xF010C05C</td>
<td><a class="url" href="types/m.html#MLI0_TPmBAR_t">MLI0_TPmBAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TP3BAR">MLI0_TP3BAR</a></td>
<td>Transmitter Pipe 3 Base Address Register</td>
<td>0xF010C060</td>
<td><a class="url" href="types/m.html#MLI0_TPmBAR_t">MLI0_TPmBAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TCBAR">MLI0_TCBAR</a></td>
<td>Transmitter Copy Base Address Register</td>
<td>0xF010C064</td>
<td><a class="url" href="types/m.html#MLI0_TCBAR_t">MLI0_TCBAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RCR">MLI0_RCR</a></td>
<td>Receiver Control Register</td>
<td>0xF010C068</td>
<td><a class="url" href="types/m.html#MLI0_RCR_t">MLI0_RCR_t</a></td>
<td>0x01000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RP0BAR">MLI0_RP0BAR</a></td>
<td>Receiver Pipe 0 Base Address Register</td>
<td>0xF010C06C</td>
<td><a class="url" href="types/m.html#MLI0_RPmBAR_t">MLI0_RPmBAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RP1BAR">MLI0_RP1BAR</a></td>
<td>Receiver Pipe 1 Base Address Register</td>
<td>0xF010C070</td>
<td><a class="url" href="types/m.html#MLI0_RPmBAR_t">MLI0_RPmBAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RP2BAR">MLI0_RP2BAR</a></td>
<td>Receiver Pipe 2 Base Address Register</td>
<td>0xF010C074</td>
<td><a class="url" href="types/m.html#MLI0_RPmBAR_t">MLI0_RPmBAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RP3BAR">MLI0_RP3BAR</a></td>
<td>Receiver Pipe 3 Base Address Register</td>
<td>0xF010C078</td>
<td><a class="url" href="types/m.html#MLI0_RPmBAR_t">MLI0_RPmBAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RP0STATR">MLI0_RP0STATR</a></td>
<td>Receiver Pipe 0 Status Register</td>
<td>0xF010C07C</td>
<td><a class="url" href="types/m.html#MLI0_RPmSTATR_t">MLI0_RPmSTATR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RP1STATR">MLI0_RP1STATR</a></td>
<td>Receiver Pipe 1 Status Register</td>
<td>0xF010C080</td>
<td><a class="url" href="types/m.html#MLI0_RPmSTATR_t">MLI0_RPmSTATR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RP2STATR">MLI0_RP2STATR</a></td>
<td>Receiver Pipe 2 Status Register</td>
<td>0xF010C084</td>
<td><a class="url" href="types/m.html#MLI0_RPmSTATR_t">MLI0_RPmSTATR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RP3STATR">MLI0_RP3STATR</a></td>
<td>Receiver Pipe 3 Status Register</td>
<td>0xF010C088</td>
<td><a class="url" href="types/m.html#MLI0_RPmSTATR_t">MLI0_RPmSTATR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RADRR">MLI0_RADRR</a></td>
<td>Receiver Address Register</td>
<td>0xF010C08C</td>
<td><a class="url" href="types/m.html#MLI0_RADRR_t">MLI0_RADRR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RDATAR">MLI0_RDATAR</a></td>
<td>Receiver Data Register</td>
<td>0xF010C090</td>
<td><a class="url" href="types/m.html#MLI0_RDATAR_t">MLI0_RDATAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_SCR">MLI0_SCR</a></td>
<td>Set Clear Register</td>
<td>0xF010C094</td>
<td><a class="url" href="types/m.html#MLI0_SCR_t">MLI0_SCR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TIER">MLI0_TIER</a></td>
<td>Transmitter Interrupt Enable Register</td>
<td>0xF010C098</td>
<td><a class="url" href="types/m.html#MLI0_TIER_t">MLI0_TIER_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TISR">MLI0_TISR</a></td>
<td>Transmitter Interrupt Status Register</td>
<td>0xF010C09C</td>
<td><a class="url" href="types/m.html#MLI0_TISR_t">MLI0_TISR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_TINPR">MLI0_TINPR</a></td>
<td>Transmitter Interrupt Node Pointer Register</td>
<td>0xF010C0A0</td>
<td><a class="url" href="types/m.html#MLI0_TINPR_t">MLI0_TINPR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RIER">MLI0_RIER</a></td>
<td>Receiver Interrupt Enable Register</td>
<td>0xF010C0A4</td>
<td><a class="url" href="types/m.html#MLI0_RIER_t">MLI0_RIER_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RISR">MLI0_RISR</a></td>
<td>Receiver Interrupt Status Register</td>
<td>0xF010C0A8</td>
<td><a class="url" href="types/m.html#MLI0_RISR_t">MLI0_RISR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_RINPR">MLI0_RINPR</a></td>
<td>Receiver Interrupt Node Pointer Register</td>
<td>0xF010C0AC</td>
<td><a class="url" href="types/m.html#MLI0_RINPR_t">MLI0_RINPR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_GINTR">MLI0_GINTR</a></td>
<td>Global Interrupt Set Register</td>
<td>0xF010C0B0</td>
<td><a class="url" href="types/m.html#MLI0_GINTR_t">MLI0_GINTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_OICR">MLI0_OICR</a></td>
<td>Output Input Control Register</td>
<td>0xF010C0B4</td>
<td><a class="url" href="types/m.html#MLI0_OICR_t">MLI0_OICR_t</a></td>
<td>0x10008000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_AER">MLI0_AER</a></td>
<td>Access Enable Register</td>
<td>0xF010C0B8</td>
<td><a class="url" href="types/m.html#MLI0_AER_t">MLI0_AER_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MLI0_ARR">MLI0_ARR</a></td>
<td>Access Range Register</td>
<td>0xF010C0BC</td>
<td><a class="url" href="types/m.html#MLI0_ARR_t">MLI0_ARR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_AER_t">MLI0_AER_t</a></td>
<td><a class="url" href="mli.html#MLI0_AER">MLI0_AER</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_ARR_t">MLI0_ARR_t</a></td>
<td><a class="url" href="mli.html#MLI0_ARR">MLI0_ARR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_FDR_t">MLI0_FDR_t</a></td>
<td><a class="url" href="mli.html#MLI0_FDR">MLI0_FDR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_GINTR_t">MLI0_GINTR_t</a></td>
<td><a class="url" href="mli.html#MLI0_GINTR">MLI0_GINTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_ID_t">MLI0_ID_t</a></td>
<td><a class="url" href="mli.html#MLI0_ID">MLI0_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_OICR_t">MLI0_OICR_t</a></td>
<td><a class="url" href="mli.html#MLI0_OICR">MLI0_OICR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_RADRR_t">MLI0_RADRR_t</a></td>
<td><a class="url" href="mli.html#MLI0_RADRR">MLI0_RADRR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_RCR_t">MLI0_RCR_t</a></td>
<td><a class="url" href="mli.html#MLI0_RCR">MLI0_RCR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_RDATAR_t">MLI0_RDATAR_t</a></td>
<td><a class="url" href="mli.html#MLI0_RDATAR">MLI0_RDATAR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_RIER_t">MLI0_RIER_t</a></td>
<td><a class="url" href="mli.html#MLI0_RIER">MLI0_RIER</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_RINPR_t">MLI0_RINPR_t</a></td>
<td><a class="url" href="mli.html#MLI0_RINPR">MLI0_RINPR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_RISR_t">MLI0_RISR_t</a></td>
<td><a class="url" href="mli.html#MLI0_RISR">MLI0_RISR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_RPmBAR_t">MLI0_RPmBAR_t</a></td>
<td><a class="url" href="mli.html#MLI0_RP0BAR">MLI0_RP0BAR</a>,       
<a class="url" href="mli.html#MLI0_RP1BAR">MLI0_RP1BAR</a>,       
<a class="url" href="mli.html#MLI0_RP2BAR">MLI0_RP2BAR</a>,       
<a class="url" href="mli.html#MLI0_RP3BAR">MLI0_RP3BAR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_RPmSTATR_t">MLI0_RPmSTATR_t</a></td>
<td><a class="url" href="mli.html#MLI0_RP0STATR">MLI0_RP0STATR</a>,       
<a class="url" href="mli.html#MLI0_RP1STATR">MLI0_RP1STATR</a>,       
<a class="url" href="mli.html#MLI0_RP2STATR">MLI0_RP2STATR</a>,       
<a class="url" href="mli.html#MLI0_RP3STATR">MLI0_RP3STATR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_SCR_t">MLI0_SCR_t</a></td>
<td><a class="url" href="mli.html#MLI0_SCR">MLI0_SCR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TCBAR_t">MLI0_TCBAR_t</a></td>
<td><a class="url" href="mli.html#MLI0_TCBAR">MLI0_TCBAR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TCMDR_t">MLI0_TCMDR_t</a></td>
<td><a class="url" href="mli.html#MLI0_TCMDR">MLI0_TCMDR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TCR_t">MLI0_TCR_t</a></td>
<td><a class="url" href="mli.html#MLI0_TCR">MLI0_TCR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TDRAR_t">MLI0_TDRAR_t</a></td>
<td><a class="url" href="mli.html#MLI0_TDRAR">MLI0_TDRAR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TIER_t">MLI0_TIER_t</a></td>
<td><a class="url" href="mli.html#MLI0_TIER">MLI0_TIER</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TINPR_t">MLI0_TINPR_t</a></td>
<td><a class="url" href="mli.html#MLI0_TINPR">MLI0_TINPR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TISR_t">MLI0_TISR_t</a></td>
<td><a class="url" href="mli.html#MLI0_TISR">MLI0_TISR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TPmAOFR_t">MLI0_TPmAOFR_t</a></td>
<td><a class="url" href="mli.html#MLI0_TP0AOFR">MLI0_TP0AOFR</a>,       
<a class="url" href="mli.html#MLI0_TP1AOFR">MLI0_TP1AOFR</a>,       
<a class="url" href="mli.html#MLI0_TP2AOFR">MLI0_TP2AOFR</a>,       
<a class="url" href="mli.html#MLI0_TP3AOFR">MLI0_TP3AOFR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TPmBAR_t">MLI0_TPmBAR_t</a></td>
<td><a class="url" href="mli.html#MLI0_TP0BAR">MLI0_TP0BAR</a>,       
<a class="url" href="mli.html#MLI0_TP1BAR">MLI0_TP1BAR</a>,       
<a class="url" href="mli.html#MLI0_TP2BAR">MLI0_TP2BAR</a>,       
<a class="url" href="mli.html#MLI0_TP3BAR">MLI0_TP3BAR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TPmDATAR_t">MLI0_TPmDATAR_t</a></td>
<td><a class="url" href="mli.html#MLI0_TP0DATAR">MLI0_TP0DATAR</a>,       
<a class="url" href="mli.html#MLI0_TP1DATAR">MLI0_TP1DATAR</a>,       
<a class="url" href="mli.html#MLI0_TP2DATAR">MLI0_TP2DATAR</a>,       
<a class="url" href="mli.html#MLI0_TP3DATAR">MLI0_TP3DATAR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TPmSTATR_t">MLI0_TPmSTATR_t</a></td>
<td><a class="url" href="mli.html#MLI0_TP0STATR">MLI0_TP0STATR</a>,       
<a class="url" href="mli.html#MLI0_TP1STATR">MLI0_TP1STATR</a>,       
<a class="url" href="mli.html#MLI0_TP2STATR">MLI0_TP2STATR</a>,       
<a class="url" href="mli.html#MLI0_TP3STATR">MLI0_TP3STATR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TRSTATR_t">MLI0_TRSTATR_t</a></td>
<td><a class="url" href="mli.html#MLI0_TRSTATR">MLI0_TRSTATR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MLI0_TSTATR_t">MLI0_TSTATR_t</a></td>
<td><a class="url" href="mli.html#MLI0_TSTATR">MLI0_TSTATR</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="MLI0_ID">&nbsp;</a>
<h3>MLI0_ID</h3>
<h3>"Module Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_ID_ADDR = 0xF010C008</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0028C0XX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_ID_t">MLI0_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_ID.bits</b>&nbsp;&quot;Module Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_ID_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_ID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_ID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MODREV</td>
<td>8</td>
<td>0 - 7</td>
<td>r</td>
<td><tt>0x000000ff</tt></td>
<td>Module Revision Number
</td>
</tr>
<tr>
<td>MODTYPE</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Module Type
</td>
</tr>
<tr>
<td>MODNUM</td>
<td>16</td>
<td>16 - 31</td>
<td>r</td>
<td><tt>0xffff0000</tt></td>
<td>Module Number Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_FDR">&nbsp;</a>
<h3>MLI0_FDR</h3>
<h3>"Fractional Divider Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_FDR_ADDR = 0xF010C00C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_FDR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x03FF43FF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_FDR_t">MLI0_FDR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_FDR.bits</b>&nbsp;&quot;Fractional Divider Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_FDR_MASK = <tt>0xf3fffbff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_FDR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_FDR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STEP</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Step Value
</td>
</tr>
<tr>
<td>SM</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Suspend Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Granted suspend mode selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Immediate suspend mode selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>SC</td>
<td>2</td>
<td>12 - 13</td>
<td>rw</td>
<td><tt>0x00003000</tt></td>
<td>Suspend Control
<table class="valdesc">
<tr><td>01</td><td>&nbsp;</td><td>Clock generation is stopped and the clock output signals are not generated. RESULT is not changed except when writing bit field DM with 01B or 10B.</td></tr>
<tr><td>00</td><td>&nbsp;</td><td>Clock generation continues.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Clock generation is stopped and the clock output signals are not generated. RESULT is loaded with 3FFH.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Same as SC=10B but RST_EXT_DIV is 1 (independently of bit field DM).</td></tr>
</table>
</td>
</tr>
<tr>
<td>DM</td>
<td>2</td>
<td>14 - 15</td>
<td>rw</td>
<td><tt>0x0000c000</tt></td>
<td>Divider Mode
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Fractional divider is switched off; no output clock is generated. RST_EXT_DIV is 1. RESULT is not updated (default after reset).</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Normal divider mode selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Fractional divider mode selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Fractional divider is switched off; no output clock is generated. RESULT is not updated.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RESULT</td>
<td>10</td>
<td>16 - 25</td>
<td>rh</td>
<td><tt>0x03ff0000</tt></td>
<td>Result Value
</td>
</tr>
<tr>
<td>SUSACK</td>
<td>1</td>
<td>28 - 28</td>
<td>rh</td>
<td><tt>0x10000000</tt></td>
<td>Suspend Mode Acknowledge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Suspend mode is not acknowledged.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Suspend mode is acknowledged.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSREQ</td>
<td>1</td>
<td>29 - 29</td>
<td>rh</td>
<td><tt>0x20000000</tt></td>
<td>Suspend Mode Request
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Suspend mode is not requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Suspend mode is requested.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENHW</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>Enable Hardware Clock Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Bit DISCLK cannot be cleared by hardware by a high level at input signal ECEN.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit DISCLK is cleared by hardware while input signal ECEN is at high level.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DISCLK</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>Disable Clock
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Clock generation of fOUT=fMLI is enabled according to the setting of bit field DM.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Fractional divider is stopped. Signal fOUT=fMLI becomes inactive. No change except when writing bit field DM.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xf3fffbff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xc000fbff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xb3ff0000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TCR">&nbsp;</a>
<h3>MLI0_TCR</h3>
<h3>"Transmitter Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TCR_ADDR = 0xF010C010</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000110</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TCR_t">MLI0_TCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TCR.bits</b>&nbsp;&quot;Transmitter Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TCR_MASK = <tt>0x000ffff3</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TCR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TCR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Mode of Operation
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The MLI transmitter is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The MLI transmitter is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DNT</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Data in Not Transmission
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TDATA is at low level if no transmission is running.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TDATA is at high level if no transmission is running.</td></tr>
</table>
</td>
</tr>
<tr>
<td>MPE</td>
<td>4</td>
<td>4 - 7</td>
<td>rwh</td>
<td><tt>0x000000f0</tt></td>
<td>Maximum Parity Errors
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>A parity error event is generated if a transmitter parity error condition is detected.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>A parity error event is generated if a transmitter parity error condition is detected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>A parity error event is generated if 2 transmitter parity error conditions are detected.</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>A parity error event is generated if 3 transmitter parity error conditions are detected.</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>A parity error event is generated if 4 transmitter parity error conditions are detected.</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>A parity error event is generated if 5 transmitter parity error conditions are detected.</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>A parity error event is generated if 6 transmitter parity error conditions are detected.</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>A parity error event is generated if 7 transmitter parity error conditions are detected.</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>A parity error event is generated if 8 transmitter parity error conditions are detected.</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>A parity error event is generated if 9 transmitter parity error conditions are detected.</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>A parity error event is generated if 10 transmitter parity error conditions are detected.</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>A parity error event is generated if 11 transmitter parity error conditions are detected.</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>A parity error event is generated if 12 transmitter parity error conditions are detected.</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>A parity error event is generated if 13 transmitter parity error conditions are detected.</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>A parity error event is generated if 14 transmitter parity error conditions are detected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>A parity error event is generated if 15 transmitter parity error conditions are detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>MNAE</td>
<td>2</td>
<td>8 - 9</td>
<td>rwh</td>
<td><tt>0x00000300</tt></td>
<td>Maximum Non Acknowledge Errors
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>A time-out event is generated if a non-ack condition is detected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>A time-out event is generated if a non-ack condition is detected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>A time-out event is generated if 2 consecutive non-ack conditions are detected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>A time-out event is generated if 3 consecutive non-ack conditions are detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>MDP</td>
<td>4</td>
<td>10 - 13</td>
<td>rw</td>
<td><tt>0x00003c00</tt></td>
<td>Maximum Delay for Parity Error
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Zero clock periods selected (not useful)</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>1 clock period selected</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>2 clock period selected</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>3 clock period selected</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>4 clock period selected</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>5 clock period selected</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>6 clock period selected</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>7 clock period selected</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>8 clock period selected</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>9 clock period selected</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>10 clock period selected</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>11 clock period selected</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>12 clock period selected</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>13 clock period selected</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>14 clock periods selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>15 clock periods selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>NO</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>No Optimized Method
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Optimized method (address prediction) enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Optimized method (address prediction) disabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TP</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Type of Parity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Even parity is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Odd parity selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TDEL</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>Transmission Delay
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>No transmission delay selected</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>One fSYS cycle delay selected</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Fourteen fSYS cycles delay selected</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Fifteen fSYS cycles delay selected</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000ffff3</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000ffff3</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000003f0</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TSTATR">&nbsp;</a>
<h3>MLI0_TSTATR</h3>
<h3>"Transmitter Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TSTATR_ADDR = 0xF010C014</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TSTATR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TSTATR_t">MLI0_TSTATR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TSTATR.bits</b>&nbsp;&quot;Transmitter Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TSTATR_MASK = <tt>0x000001ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TSTATR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TSTATR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RDC</td>
<td>5</td>
<td>0 - 4</td>
<td>rh</td>
<td><tt>0x0000001f</tt></td>
<td>Ready Delay Counter
</td>
</tr>
<tr>
<td>APN</td>
<td>2</td>
<td>5 - 6</td>
<td>rh</td>
<td><tt>0x00000060</tt></td>
<td>Answer Pipe Number
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Pipe 0 is used in Answer Frame.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Pipe 1 is used in Answer Frame.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Pipe 2 is used in Answer Frame.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Pipe 3 is used in Answer Frame.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PE</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Parity Error Flag
</td>
</tr>
<tr>
<td>NAE</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Non Acknowledge Error Flag
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000001ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP0STATR">&nbsp;</a>
<h3>MLI0_TP0STATR</h3>
<h3>"Transmitter Pipe 0 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP0STATR_ADDR = 0xF010C018</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmSTATR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmSTATR_t">MLI0_TPmSTATR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP0STATR.bits</b>&nbsp;&quot;Transmitter Pipe 0 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmSTATR_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmSTATR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmSTATR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BS</td>
<td>4</td>
<td>0 - 3</td>
<td>rh</td>
<td><tt>0x0000000f</tt></td>
<td>Buffer Size
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1-bit offset address of Remote Window</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>2-bit offset address of Remote Window</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>3-bit offset address of Remote Window</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>15-bit offset address of Remote Window</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>16-bit offset address of Remote Window</td></tr>
</table>
</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>4 - 5</td>
<td>rh</td>
<td><tt>0x00000030</tt></td>
<td>Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit data width detected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit data width detected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit data width detected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>AP</td>
<td>10</td>
<td>6 - 15</td>
<td>rh</td>
<td><tt>0x0000ffc0</tt></td>
<td>Address Prediction Factor
</td>
</tr>
<tr>
<td>OP</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Use Optimized Frame
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No address prediction is possible. A Write Offset and Data Frame or a Discrete Read Frame are used for transmission.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address prediction is possible. An Optimized Write Frame or an Optimized Read Frame are used for transmission.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0001ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP1STATR">&nbsp;</a>
<h3>MLI0_TP1STATR</h3>
<h3>"Transmitter Pipe 1 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP1STATR_ADDR = 0xF010C01C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmSTATR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmSTATR_t">MLI0_TPmSTATR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP1STATR.bits</b>&nbsp;&quot;Transmitter Pipe 1 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmSTATR_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmSTATR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmSTATR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BS</td>
<td>4</td>
<td>0 - 3</td>
<td>rh</td>
<td><tt>0x0000000f</tt></td>
<td>Buffer Size
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1-bit offset address of Remote Window</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>2-bit offset address of Remote Window</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>3-bit offset address of Remote Window</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>15-bit offset address of Remote Window</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>16-bit offset address of Remote Window</td></tr>
</table>
</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>4 - 5</td>
<td>rh</td>
<td><tt>0x00000030</tt></td>
<td>Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit data width detected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit data width detected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit data width detected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>AP</td>
<td>10</td>
<td>6 - 15</td>
<td>rh</td>
<td><tt>0x0000ffc0</tt></td>
<td>Address Prediction Factor
</td>
</tr>
<tr>
<td>OP</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Use Optimized Frame
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No address prediction is possible. A Write Offset and Data Frame or a Discrete Read Frame are used for transmission.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address prediction is possible. An Optimized Write Frame or an Optimized Read Frame are used for transmission.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0001ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP2STATR">&nbsp;</a>
<h3>MLI0_TP2STATR</h3>
<h3>"Transmitter Pipe 2 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP2STATR_ADDR = 0xF010C020</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmSTATR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmSTATR_t">MLI0_TPmSTATR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP2STATR.bits</b>&nbsp;&quot;Transmitter Pipe 2 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmSTATR_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmSTATR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmSTATR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BS</td>
<td>4</td>
<td>0 - 3</td>
<td>rh</td>
<td><tt>0x0000000f</tt></td>
<td>Buffer Size
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1-bit offset address of Remote Window</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>2-bit offset address of Remote Window</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>3-bit offset address of Remote Window</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>15-bit offset address of Remote Window</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>16-bit offset address of Remote Window</td></tr>
</table>
</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>4 - 5</td>
<td>rh</td>
<td><tt>0x00000030</tt></td>
<td>Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit data width detected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit data width detected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit data width detected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>AP</td>
<td>10</td>
<td>6 - 15</td>
<td>rh</td>
<td><tt>0x0000ffc0</tt></td>
<td>Address Prediction Factor
</td>
</tr>
<tr>
<td>OP</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Use Optimized Frame
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No address prediction is possible. A Write Offset and Data Frame or a Discrete Read Frame are used for transmission.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address prediction is possible. An Optimized Write Frame or an Optimized Read Frame are used for transmission.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0001ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP3STATR">&nbsp;</a>
<h3>MLI0_TP3STATR</h3>
<h3>"Transmitter Pipe 3 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP3STATR_ADDR = 0xF010C024</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmSTATR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmSTATR_t">MLI0_TPmSTATR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP3STATR.bits</b>&nbsp;&quot;Transmitter Pipe 3 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmSTATR_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmSTATR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmSTATR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BS</td>
<td>4</td>
<td>0 - 3</td>
<td>rh</td>
<td><tt>0x0000000f</tt></td>
<td>Buffer Size
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1-bit offset address of Remote Window</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>2-bit offset address of Remote Window</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>3-bit offset address of Remote Window</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>15-bit offset address of Remote Window</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>16-bit offset address of Remote Window</td></tr>
</table>
</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>4 - 5</td>
<td>rh</td>
<td><tt>0x00000030</tt></td>
<td>Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit data width detected</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit data width detected</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit data width detected</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>AP</td>
<td>10</td>
<td>6 - 15</td>
<td>rh</td>
<td><tt>0x0000ffc0</tt></td>
<td>Address Prediction Factor
</td>
</tr>
<tr>
<td>OP</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Use Optimized Frame
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No address prediction is possible. A Write Offset and Data Frame or a Discrete Read Frame are used for transmission.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Address prediction is possible. An Optimized Write Frame or an Optimized Read Frame are used for transmission.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0001ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TCMDR">&nbsp;</a>
<h3>MLI0_TCMDR</h3>
<h3>"Transmitter Command Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TCMDR_ADDR = 0xF010C028</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TCMDR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TCMDR_t">MLI0_TCMDR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TCMDR.bits</b>&nbsp;&quot;Transmitter Command Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TCMDR_MASK = <tt>0x0f0f0f0f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TCMDR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TCMDR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CMDP0</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Command Code for Pipe 0
<table class="valdesc">
<tr><td>0001</td><td>&nbsp;</td><td>Activate SR0</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Activate SR1</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>Activate SR2</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Activate SR3</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMDP1</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Command Code for Pipe 1
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Set RCR.DPE=0000B</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>Set RCR.DPE=0001B</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Set RCR.DPE=1110B</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Set RCR.DPE=1111B</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMDP2</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>Command Code for Pipe 2
<table class="valdesc">
<tr><td>0001</td><td>&nbsp;</td><td>Enable Automatic Data Mode (RCR.MOD=1)</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Disable Automatic Data Mode (RCR.MOD=0)</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>Clear bit TRSTATR.RP0</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>Clear bit TRSTATR.RP1</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>Clear bit TRSTATR.RP2</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>Clear bit TRSTATR.RP3</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Activate a pulse at BRKOUT</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMDP3</td>
<td>4</td>
<td>24 - 27</td>
<td>rw</td>
<td><tt>0x0f000000</tt></td>
<td>Command Code for Pipe 3
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0f0f0f0f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0f0f0f0f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TRSTATR">&nbsp;</a>
<h3>MLI0_TRSTATR</h3>
<h3>"Transmitter Receiver Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TRSTATR_ADDR = 0xF010C02C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TRSTATR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TRSTATR_t">MLI0_TRSTATR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TRSTATR.bits</b>&nbsp;&quot;Transmitter Receiver Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TRSTATR_MASK = <tt>0x03ff03ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TRSTATR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TRSTATR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CIV0</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Command Interrupt Valid
</td>
</tr>
<tr>
<td>CIV1</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Command Interrupt Valid
</td>
</tr>
<tr>
<td>CIV2</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Command Interrupt Valid
</td>
</tr>
<tr>
<td>CIV3</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Command Interrupt Valid
</td>
</tr>
<tr>
<td>CV0</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Command Valid
</td>
</tr>
<tr>
<td>CV1</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Command Valid
</td>
</tr>
<tr>
<td>CV2</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Command Valid
</td>
</tr>
<tr>
<td>CV3</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Command Valid
</td>
</tr>
<tr>
<td>AV</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Answer Valid
</td>
</tr>
<tr>
<td>BAV</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Base Address Valid
</td>
</tr>
<tr>
<td>DV0</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Data Valid
</td>
</tr>
<tr>
<td>DV1</td>
<td>1</td>
<td>17 - 17</td>
<td>rh</td>
<td><tt>0x00020000</tt></td>
<td>Data Valid
</td>
</tr>
<tr>
<td>DV2</td>
<td>1</td>
<td>18 - 18</td>
<td>rh</td>
<td><tt>0x00040000</tt></td>
<td>Data Valid
</td>
</tr>
<tr>
<td>DV3</td>
<td>1</td>
<td>19 - 19</td>
<td>rh</td>
<td><tt>0x00080000</tt></td>
<td>Data Valid
</td>
</tr>
<tr>
<td>RP0</td>
<td>1</td>
<td>20 - 20</td>
<td>rh</td>
<td><tt>0x00100000</tt></td>
<td>Read Pending
</td>
</tr>
<tr>
<td>RP1</td>
<td>1</td>
<td>21 - 21</td>
<td>rh</td>
<td><tt>0x00200000</tt></td>
<td>Read Pending
</td>
</tr>
<tr>
<td>RP2</td>
<td>1</td>
<td>22 - 22</td>
<td>rh</td>
<td><tt>0x00400000</tt></td>
<td>Read Pending
</td>
</tr>
<tr>
<td>RP3</td>
<td>1</td>
<td>23 - 23</td>
<td>rh</td>
<td><tt>0x00800000</tt></td>
<td>Read Pending
</td>
</tr>
<tr>
<td>PN</td>
<td>2</td>
<td>24 - 25</td>
<td>rh</td>
<td><tt>0x03000000</tt></td>
<td>Pipe Number
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>TP0BAR has been last written.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>TP1BAR has been last written.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>TP2BAR has been last written.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>TP3BAR has been last written.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x03ff03ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x03ff03ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP0AOFR">&nbsp;</a>
<h3>MLI0_TP0AOFR</h3>
<h3>"Transmitter Pipe 0 Address Offset Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP0AOFR_ADDR = 0xF010C030</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmAOFR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmAOFR_t">MLI0_TPmAOFR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP0AOFR.bits</b>&nbsp;&quot;Transmitter Pipe 0 Address Offset Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmAOFR_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmAOFR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmAOFR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>AOFF</td>
<td>16</td>
<td>0 - 15</td>
<td>rh</td>
<td><tt>0x0000ffff</tt></td>
<td>Address Offset
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP1AOFR">&nbsp;</a>
<h3>MLI0_TP1AOFR</h3>
<h3>"Transmitter Pipe 1 Address Offset Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP1AOFR_ADDR = 0xF010C034</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmAOFR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmAOFR_t">MLI0_TPmAOFR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP1AOFR.bits</b>&nbsp;&quot;Transmitter Pipe 1 Address Offset Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmAOFR_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmAOFR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmAOFR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>AOFF</td>
<td>16</td>
<td>0 - 15</td>
<td>rh</td>
<td><tt>0x0000ffff</tt></td>
<td>Address Offset
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP2AOFR">&nbsp;</a>
<h3>MLI0_TP2AOFR</h3>
<h3>"Transmitter Pipe 2 Address Offset Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP2AOFR_ADDR = 0xF010C038</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmAOFR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmAOFR_t">MLI0_TPmAOFR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP2AOFR.bits</b>&nbsp;&quot;Transmitter Pipe 2 Address Offset Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmAOFR_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmAOFR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmAOFR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>AOFF</td>
<td>16</td>
<td>0 - 15</td>
<td>rh</td>
<td><tt>0x0000ffff</tt></td>
<td>Address Offset
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP3AOFR">&nbsp;</a>
<h3>MLI0_TP3AOFR</h3>
<h3>"Transmitter Pipe 3 Address Offset Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP3AOFR_ADDR = 0xF010C03C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmAOFR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmAOFR_t">MLI0_TPmAOFR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP3AOFR.bits</b>&nbsp;&quot;Transmitter Pipe 3 Address Offset Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmAOFR_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmAOFR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmAOFR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>AOFF</td>
<td>16</td>
<td>0 - 15</td>
<td>rh</td>
<td><tt>0x0000ffff</tt></td>
<td>Address Offset
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP0DATAR">&nbsp;</a>
<h3>MLI0_TP0DATAR</h3>
<h3>"Transmitter Pipe 0 Data Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP0DATAR_ADDR = 0xF010C040</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmDATAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmDATAR_t">MLI0_TPmDATAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP0DATAR.bits</b>&nbsp;&quot;Transmitter Pipe 0 Data Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmDATAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmDATAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmDATAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Data
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP1DATAR">&nbsp;</a>
<h3>MLI0_TP1DATAR</h3>
<h3>"Transmitter Pipe 1 Data Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP1DATAR_ADDR = 0xF010C044</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmDATAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmDATAR_t">MLI0_TPmDATAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP1DATAR.bits</b>&nbsp;&quot;Transmitter Pipe 1 Data Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmDATAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmDATAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmDATAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Data
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP2DATAR">&nbsp;</a>
<h3>MLI0_TP2DATAR</h3>
<h3>"Transmitter Pipe 2 Data Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP2DATAR_ADDR = 0xF010C048</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmDATAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmDATAR_t">MLI0_TPmDATAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP2DATAR.bits</b>&nbsp;&quot;Transmitter Pipe 2 Data Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmDATAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmDATAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmDATAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Data
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP3DATAR">&nbsp;</a>
<h3>MLI0_TP3DATAR</h3>
<h3>"Transmitter Pipe 3 Data Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP3DATAR_ADDR = 0xF010C04C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmDATAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmDATAR_t">MLI0_TPmDATAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP3DATAR.bits</b>&nbsp;&quot;Transmitter Pipe 3 Data Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmDATAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmDATAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmDATAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Data
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TDRAR">&nbsp;</a>
<h3>MLI0_TDRAR</h3>
<h3>"Transmitter Data Read Answer Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TDRAR_ADDR = 0xF010C050</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TDRAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TDRAR_t">MLI0_TDRAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TDRAR.bits</b>&nbsp;&quot;Transmitter Data Read Answer Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TDRAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TDRAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TDRAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Data
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP0BAR">&nbsp;</a>
<h3>MLI0_TP0BAR</h3>
<h3>"Transmitter Pipe 0 Base Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP0BAR_ADDR = 0xF010C054</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmBAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmBAR_t">MLI0_TPmBAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP0BAR.bits</b>&nbsp;&quot;Transmitter Pipe 0 Base Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmBAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmBAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmBAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BS</td>
<td>4</td>
<td>0 - 3</td>
<td>w</td>
<td><tt>0x0000000f</tt></td>
<td>Buffer Size
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1-bit offset address of Remote Window</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>2-bit offset address of Remote Window</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>3-bit offset address of Remote Window</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>14-bit offset address of Remote Window</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>15-bit offset address of Remote Window</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>16-bit offset address of Remote Window</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDR</td>
<td>28</td>
<td>4 - 31</td>
<td>w</td>
<td><tt>0xfffffff0</tt></td>
<td>Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP1BAR">&nbsp;</a>
<h3>MLI0_TP1BAR</h3>
<h3>"Transmitter Pipe 1 Base Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP1BAR_ADDR = 0xF010C058</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmBAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmBAR_t">MLI0_TPmBAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP1BAR.bits</b>&nbsp;&quot;Transmitter Pipe 1 Base Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmBAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmBAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmBAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BS</td>
<td>4</td>
<td>0 - 3</td>
<td>w</td>
<td><tt>0x0000000f</tt></td>
<td>Buffer Size
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1-bit offset address of Remote Window</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>2-bit offset address of Remote Window</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>3-bit offset address of Remote Window</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>14-bit offset address of Remote Window</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>15-bit offset address of Remote Window</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>16-bit offset address of Remote Window</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDR</td>
<td>28</td>
<td>4 - 31</td>
<td>w</td>
<td><tt>0xfffffff0</tt></td>
<td>Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP2BAR">&nbsp;</a>
<h3>MLI0_TP2BAR</h3>
<h3>"Transmitter Pipe 2 Base Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP2BAR_ADDR = 0xF010C05C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmBAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmBAR_t">MLI0_TPmBAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP2BAR.bits</b>&nbsp;&quot;Transmitter Pipe 2 Base Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmBAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmBAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmBAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BS</td>
<td>4</td>
<td>0 - 3</td>
<td>w</td>
<td><tt>0x0000000f</tt></td>
<td>Buffer Size
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1-bit offset address of Remote Window</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>2-bit offset address of Remote Window</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>3-bit offset address of Remote Window</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>14-bit offset address of Remote Window</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>15-bit offset address of Remote Window</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>16-bit offset address of Remote Window</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDR</td>
<td>28</td>
<td>4 - 31</td>
<td>w</td>
<td><tt>0xfffffff0</tt></td>
<td>Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TP3BAR">&nbsp;</a>
<h3>MLI0_TP3BAR</h3>
<h3>"Transmitter Pipe 3 Base Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TP3BAR_ADDR = 0xF010C060</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TPmBAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TPmBAR_t">MLI0_TPmBAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TP3BAR.bits</b>&nbsp;&quot;Transmitter Pipe 3 Base Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TPmBAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TPmBAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TPmBAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BS</td>
<td>4</td>
<td>0 - 3</td>
<td>w</td>
<td><tt>0x0000000f</tt></td>
<td>Buffer Size
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1-bit offset address of Remote Window</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>2-bit offset address of Remote Window</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>3-bit offset address of Remote Window</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>14-bit offset address of Remote Window</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>15-bit offset address of Remote Window</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>16-bit offset address of Remote Window</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDR</td>
<td>28</td>
<td>4 - 31</td>
<td>w</td>
<td><tt>0xfffffff0</tt></td>
<td>Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TCBAR">&nbsp;</a>
<h3>MLI0_TCBAR</h3>
<h3>"Transmitter Copy Base Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TCBAR_ADDR = 0xF010C064</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TCBAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TCBAR_t">MLI0_TCBAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TCBAR.bits</b>&nbsp;&quot;Transmitter Copy Base Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TCBAR_MASK = <tt>0xfffffff0</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TCBAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TCBAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>28</td>
<td>4 - 31</td>
<td>rh</td>
<td><tt>0xfffffff0</tt></td>
<td>Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff0</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xfffffff0</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RCR">&nbsp;</a>
<h3>MLI0_RCR</h3>
<h3>"Receiver Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RCR_ADDR = 0xF010C068</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x01000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RCR_t">MLI0_RCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RCR.bits</b>&nbsp;&quot;Receiver Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RCR_MASK = <tt>0x011fffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RCR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RCR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DPE</td>
<td>4</td>
<td>0 - 3</td>
<td>rh</td>
<td><tt>0x0000000f</tt></td>
<td>Delay for Parity Error
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>Zero RCLK clock period delay is selected.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>One RCLK clock period delay is selected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>Two RCLK clock periods delay is selected.</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>Fourteen RCLK clock periods delay is selected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>Fifteen RCLK clock periods delay is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMDP3</td>
<td>4</td>
<td>4 - 7</td>
<td>rh</td>
<td><tt>0x000000f0</tt></td>
<td>Command From Pipe 3
</td>
</tr>
<tr>
<td>MOD</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Mode of Operation
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic Data Mode is disabled. Data read/write operations from/to a Remote Window must be executed by a bus master (e.g. the CPU).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic Data Mode is enabled. Data read/write operations from/to a Remote Window are executed by the MLI's move engine.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>9 - 10</td>
<td>rh</td>
<td><tt>0x00000600</tt></td>
<td>Data Width
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>8-bit relevant data width in RDATAR</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>16-bit relevant data width in RDATAR</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>32-bit relevant data width in RDATAR</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>TF</td>
<td>2</td>
<td>11 - 12</td>
<td>rh</td>
<td><tt>0x00001800</tt></td>
<td>Type of Frame
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Copy Base Address Frame</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Discrete Read Frame or Optimized Read Frame</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Write Offset and Data Frame or Optimized Write Frame</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Answer frame</td></tr>
</table>
</td>
</tr>
<tr>
<td>PE</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Parity Error
</td>
</tr>
<tr>
<td>RPN</td>
<td>2</td>
<td>14 - 15</td>
<td>rh</td>
<td><tt>0x0000c000</tt></td>
<td>Received Pipe Number
</td>
</tr>
<tr>
<td>MPE</td>
<td>4</td>
<td>16 - 19</td>
<td>rwh</td>
<td><tt>0x000f0000</tt></td>
<td>Maximum Parity Errors
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>A receiver parity event is generated if a receiver error condition is detected.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>A receiver parity event is generated if a receiver error condition is detected.</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>A receiver parity event is generated if 2 receiver error conditions are detected.</td></tr>
<tr><td></td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>A receiver parity event is generated if 14 receiver error conditions are detected.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>A receiver parity event is generated if 15 receiver error conditions are detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BEN</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Break Out Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Break output signal generation is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Break output signal is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RCVRST</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Receiver Reset
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The MLI receiver is in operating mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The MLI receiver is held in reset state and OICR can be modified without unintentional actions in the receiver.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x011fffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x011f0000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000fffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RP0BAR">&nbsp;</a>
<h3>MLI0_RP0BAR</h3>
<h3>"Receiver Pipe 0 Base Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RP0BAR_ADDR = 0xF010C06C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RPmBAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RPmBAR_t">MLI0_RPmBAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RP0BAR.bits</b>&nbsp;&quot;Receiver Pipe 0 Base Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RPmBAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RPmBAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RPmBAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RP1BAR">&nbsp;</a>
<h3>MLI0_RP1BAR</h3>
<h3>"Receiver Pipe 1 Base Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RP1BAR_ADDR = 0xF010C070</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RPmBAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RPmBAR_t">MLI0_RPmBAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RP1BAR.bits</b>&nbsp;&quot;Receiver Pipe 1 Base Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RPmBAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RPmBAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RPmBAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RP2BAR">&nbsp;</a>
<h3>MLI0_RP2BAR</h3>
<h3>"Receiver Pipe 2 Base Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RP2BAR_ADDR = 0xF010C074</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RPmBAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RPmBAR_t">MLI0_RPmBAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RP2BAR.bits</b>&nbsp;&quot;Receiver Pipe 2 Base Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RPmBAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RPmBAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RPmBAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RP3BAR">&nbsp;</a>
<h3>MLI0_RP3BAR</h3>
<h3>"Receiver Pipe 3 Base Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RP3BAR_ADDR = 0xF010C078</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RPmBAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RPmBAR_t">MLI0_RPmBAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RP3BAR.bits</b>&nbsp;&quot;Receiver Pipe 3 Base Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RPmBAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RPmBAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RPmBAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RP0STATR">&nbsp;</a>
<h3>MLI0_RP0STATR</h3>
<h3>"Receiver Pipe 0 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RP0STATR_ADDR = 0xF010C07C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RPmSTATR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RPmSTATR_t">MLI0_RPmSTATR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RP0STATR.bits</b>&nbsp;&quot;Receiver Pipe 0 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RPmSTATR_MASK = <tt>0x0000ffcf</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RPmSTATR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RPmSTATR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BS</td>
<td>4</td>
<td>0 - 3</td>
<td>rh</td>
<td><tt>0x0000000f</tt></td>
<td>Buffer Size
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1-bit offset address of Remote Window</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>2-bit offset address of Remote Window</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>3-bit offset address of Remote Window</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>15-bit offset address of Remote Window</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>16-bit offset address of Remote Window</td></tr>
</table>
</td>
</tr>
<tr>
<td>AP</td>
<td>10</td>
<td>6 - 15</td>
<td>rh</td>
<td><tt>0x0000ffc0</tt></td>
<td>Address Prediction Factor
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffcf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffcf</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RP1STATR">&nbsp;</a>
<h3>MLI0_RP1STATR</h3>
<h3>"Receiver Pipe 1 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RP1STATR_ADDR = 0xF010C080</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RPmSTATR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RPmSTATR_t">MLI0_RPmSTATR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RP1STATR.bits</b>&nbsp;&quot;Receiver Pipe 1 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RPmSTATR_MASK = <tt>0x0000ffcf</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RPmSTATR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RPmSTATR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BS</td>
<td>4</td>
<td>0 - 3</td>
<td>rh</td>
<td><tt>0x0000000f</tt></td>
<td>Buffer Size
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1-bit offset address of Remote Window</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>2-bit offset address of Remote Window</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>3-bit offset address of Remote Window</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>15-bit offset address of Remote Window</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>16-bit offset address of Remote Window</td></tr>
</table>
</td>
</tr>
<tr>
<td>AP</td>
<td>10</td>
<td>6 - 15</td>
<td>rh</td>
<td><tt>0x0000ffc0</tt></td>
<td>Address Prediction Factor
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffcf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffcf</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RP2STATR">&nbsp;</a>
<h3>MLI0_RP2STATR</h3>
<h3>"Receiver Pipe 2 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RP2STATR_ADDR = 0xF010C084</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RPmSTATR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RPmSTATR_t">MLI0_RPmSTATR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RP2STATR.bits</b>&nbsp;&quot;Receiver Pipe 2 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RPmSTATR_MASK = <tt>0x0000ffcf</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RPmSTATR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RPmSTATR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BS</td>
<td>4</td>
<td>0 - 3</td>
<td>rh</td>
<td><tt>0x0000000f</tt></td>
<td>Buffer Size
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1-bit offset address of Remote Window</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>2-bit offset address of Remote Window</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>3-bit offset address of Remote Window</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>15-bit offset address of Remote Window</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>16-bit offset address of Remote Window</td></tr>
</table>
</td>
</tr>
<tr>
<td>AP</td>
<td>10</td>
<td>6 - 15</td>
<td>rh</td>
<td><tt>0x0000ffc0</tt></td>
<td>Address Prediction Factor
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffcf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffcf</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RP3STATR">&nbsp;</a>
<h3>MLI0_RP3STATR</h3>
<h3>"Receiver Pipe 3 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RP3STATR_ADDR = 0xF010C088</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RPmSTATR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RPmSTATR_t">MLI0_RPmSTATR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RP3STATR.bits</b>&nbsp;&quot;Receiver Pipe 3 Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RPmSTATR_MASK = <tt>0x0000ffcf</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RPmSTATR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RPmSTATR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BS</td>
<td>4</td>
<td>0 - 3</td>
<td>rh</td>
<td><tt>0x0000000f</tt></td>
<td>Buffer Size
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>1-bit offset address of Remote Window</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>2-bit offset address of Remote Window</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>3-bit offset address of Remote Window</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>15-bit offset address of Remote Window</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>16-bit offset address of Remote Window</td></tr>
</table>
</td>
</tr>
<tr>
<td>AP</td>
<td>10</td>
<td>6 - 15</td>
<td>rh</td>
<td><tt>0x0000ffc0</tt></td>
<td>Address Prediction Factor
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffcf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffcf</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RADRR">&nbsp;</a>
<h3>MLI0_RADRR</h3>
<h3>"Receiver Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RADRR_ADDR = 0xF010C08C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RADRR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RADRR_t">MLI0_RADRR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RADRR.bits</b>&nbsp;&quot;Receiver Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RADRR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RADRR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RADRR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RDATAR">&nbsp;</a>
<h3>MLI0_RDATAR</h3>
<h3>"Receiver Data Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RDATAR_ADDR = 0xF010C090</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RDATAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RDATAR_t">MLI0_RDATAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RDATAR.bits</b>&nbsp;&quot;Receiver Data Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RDATAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RDATAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RDATAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Data
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_SCR">&nbsp;</a>
<h3>MLI0_SCR</h3>
<h3>"Set Clear Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_SCR_ADDR = 0xF010C094</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_SCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_SCR_t">MLI0_SCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_SCR.bits</b>&nbsp;&quot;Set Clear Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_SCR_MASK = <tt>0xff03ff1f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_SCR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_SCR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SCV0</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Set Command Valid
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit TRSTATR.CVx is set.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCV1</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Set Command Valid
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit TRSTATR.CVx is set.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCV2</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Set Command Valid
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit TRSTATR.CVx is set.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCV3</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Command Valid
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit TRSTATR.CVx is set.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SMOD</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Set MOD Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>If CMOD=0, RCR is set. If CMOD=1, RCR.MOD is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CDV0</td>
<td>1</td>
<td>8 - 8</td>
<td>w</td>
<td><tt>0x00000100</tt></td>
<td>Clear Data Valid x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits TRSTATR.DVx and TRSTATR.RPx are cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CDV1</td>
<td>1</td>
<td>9 - 9</td>
<td>w</td>
<td><tt>0x00000200</tt></td>
<td>Clear Data Valid x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits TRSTATR.DVx and TRSTATR.RPx are cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CDV2</td>
<td>1</td>
<td>10 - 10</td>
<td>w</td>
<td><tt>0x00000400</tt></td>
<td>Clear Data Valid x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits TRSTATR.DVx and TRSTATR.RPx are cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CDV3</td>
<td>1</td>
<td>11 - 11</td>
<td>w</td>
<td><tt>0x00000800</tt></td>
<td>Clear Data Valid x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bits TRSTATR.DVx and TRSTATR.RPx are cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CCV0</td>
<td>1</td>
<td>12 - 12</td>
<td>w</td>
<td><tt>0x00001000</tt></td>
<td>Clear Command Valid x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>If SCVx=0, bit TRSTATR.CVx is cleared. If SCVx=1, bit TRSTATR.CVx is set.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CCV1</td>
<td>1</td>
<td>13 - 13</td>
<td>w</td>
<td><tt>0x00002000</tt></td>
<td>Clear Command Valid x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>If SCVx=0, bit TRSTATR.CVx is cleared. If SCVx=1, bit TRSTATR.CVx is set.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CCV2</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Clear Command Valid x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>If SCVx=0, bit TRSTATR.CVx is cleared. If SCVx=1, bit TRSTATR.CVx is set.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CCV3</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Clear Command Valid x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>If SCVx=0, bit TRSTATR.CVx is cleared. If SCVx=1, bit TRSTATR.CVx is set.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CMOD</td>
<td>1</td>
<td>16 - 16</td>
<td>w</td>
<td><tt>0x00010000</tt></td>
<td>Clear MOD Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit RCR.MOD is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CBAV</td>
<td>1</td>
<td>17 - 17</td>
<td>w</td>
<td><tt>0x00020000</tt></td>
<td>Clear BAV Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit TRSTATR.BAV is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAV</td>
<td>1</td>
<td>24 - 24</td>
<td>w</td>
<td><tt>0x01000000</tt></td>
<td>Clear AV Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit TRSTATR.AV is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CRPE</td>
<td>1</td>
<td>25 - 25</td>
<td>w</td>
<td><tt>0x02000000</tt></td>
<td>Clear Receiver PE Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit RCR.PE is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CTPE</td>
<td>1</td>
<td>26 - 26</td>
<td>w</td>
<td><tt>0x04000000</tt></td>
<td>Clear Transmitter PE Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit TSTATR.PE is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CNAE</td>
<td>1</td>
<td>27 - 27</td>
<td>w</td>
<td><tt>0x08000000</tt></td>
<td>Clear NAE Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit TSTATR.NAE is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CCIV0</td>
<td>1</td>
<td>28 - 28</td>
<td>w</td>
<td><tt>0x10000000</tt></td>
<td>Clear Command Interrupt Valid x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit TSTATR.CIVx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CCIV1</td>
<td>1</td>
<td>29 - 29</td>
<td>w</td>
<td><tt>0x20000000</tt></td>
<td>Clear Command Interrupt Valid x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit TSTATR.CIVx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CCIV2</td>
<td>1</td>
<td>30 - 30</td>
<td>w</td>
<td><tt>0x40000000</tt></td>
<td>Clear Command Interrupt Valid x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit TSTATR.CIVx is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CCIV3</td>
<td>1</td>
<td>31 - 31</td>
<td>w</td>
<td><tt>0x80000000</tt></td>
<td>Clear Command Interrupt Valid x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Bit TSTATR.CIVx is cleared.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xff03ff1f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TIER">&nbsp;</a>
<h3>MLI0_TIER</h3>
<h3>"Transmitter Interrupt Enable Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TIER_ADDR = 0xF010C098</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TIER_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TIER_t">MLI0_TIER_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TIER.bits</b>&nbsp;&quot;Transmitter Interrupt Enable Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TIER_MASK = <tt>0x03ff03ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TIER_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TIER_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>NFSIE0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Normal Frame Sent in Pipe x Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal frame sent in pipe x event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Normal frame sent in pipe x event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NFSIE1</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Normal Frame Sent in Pipe x Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal frame sent in pipe x event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Normal frame sent in pipe x event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NFSIE2</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Normal Frame Sent in Pipe x Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal frame sent in pipe x event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Normal frame sent in pipe x event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NFSIE3</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Normal Frame Sent in Pipe x Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal frame sent in pipe x event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Normal frame sent in pipe x event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFSIE0</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Command Frame Sent in Pipe x Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Command frame sent in pipe x event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Command frame sent in pipe x event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFSIE1</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Command Frame Sent in Pipe x Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Command frame sent in pipe x event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Command frame sent in pipe x event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFSIE2</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Command Frame Sent in Pipe x Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Command frame sent in pipe x event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Command frame sent in pipe x event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFSIE3</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Command Frame Sent in Pipe x Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Command frame sent in pipe x event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Command frame sent in pipe x event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEIE</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Parity Error Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Parity error event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Parity error event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TEIE</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Time-Out Error Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Time-out error event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Time-out error event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NFSIR0</td>
<td>1</td>
<td>16 - 16</td>
<td>w</td>
<td><tt>0x00010000</tt></td>
<td>Normal Frame Sent in Pipe x Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear TISR.NFSIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NFSIR1</td>
<td>1</td>
<td>17 - 17</td>
<td>w</td>
<td><tt>0x00020000</tt></td>
<td>Normal Frame Sent in Pipe x Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear TISR.NFSIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NFSIR2</td>
<td>1</td>
<td>18 - 18</td>
<td>w</td>
<td><tt>0x00040000</tt></td>
<td>Normal Frame Sent in Pipe x Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear TISR.NFSIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NFSIR3</td>
<td>1</td>
<td>19 - 19</td>
<td>w</td>
<td><tt>0x00080000</tt></td>
<td>Normal Frame Sent in Pipe x Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear TISR.NFSIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFSIR0</td>
<td>1</td>
<td>20 - 20</td>
<td>w</td>
<td><tt>0x00100000</tt></td>
<td>Command Frame Sent in Pipe x Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear TISR.CFSIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFSIR1</td>
<td>1</td>
<td>21 - 21</td>
<td>w</td>
<td><tt>0x00200000</tt></td>
<td>Command Frame Sent in Pipe x Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear TISR.CFSIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFSIR2</td>
<td>1</td>
<td>22 - 22</td>
<td>w</td>
<td><tt>0x00400000</tt></td>
<td>Command Frame Sent in Pipe x Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear TISR.CFSIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFSIR3</td>
<td>1</td>
<td>23 - 23</td>
<td>w</td>
<td><tt>0x00800000</tt></td>
<td>Command Frame Sent in Pipe x Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear TISR.CFSIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEIR</td>
<td>1</td>
<td>24 - 24</td>
<td>w</td>
<td><tt>0x01000000</tt></td>
<td>Parity Error Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear TISR.PEIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TEIR</td>
<td>1</td>
<td>25 - 25</td>
<td>w</td>
<td><tt>0x02000000</tt></td>
<td>Time Out Error Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear TISR.TEIx.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x03ff03ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TISR">&nbsp;</a>
<h3>MLI0_TISR</h3>
<h3>"Transmitter Interrupt Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TISR_ADDR = 0xF010C09C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TISR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TISR_t">MLI0_TISR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TISR.bits</b>&nbsp;&quot;Transmitter Interrupt Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TISR_MASK = <tt>0x000003ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TISR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TISR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>NFSI0</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Normal Frame Sent in Pipe x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A Normal Frame has not yet been sent.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Write or Read Frame has been correctly sent and acknowledged for pipe x.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NFSI1</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Normal Frame Sent in Pipe x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A Normal Frame has not yet been sent.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Write or Read Frame has been correctly sent and acknowledged for pipe x.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NFSI2</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Normal Frame Sent in Pipe x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A Normal Frame has not yet been sent.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Write or Read Frame has been correctly sent and acknowledged for pipe x.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NFSI3</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Normal Frame Sent in Pipe x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A Normal Frame has not yet been sent.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Write or Read Frame has been correctly sent and acknowledged for pipe x.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFSI0</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Command Frame Sent in Pipe x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A Command Frame has not yet been sent.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Command Frame has been correctly sent and acknowledged for pipe x.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFSI1</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Command Frame Sent in Pipe x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A Command Frame has not yet been sent.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Command Frame has been correctly sent and acknowledged for pipe x.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFSI2</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Command Frame Sent in Pipe x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A Command Frame has not yet been sent.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Command Frame has been correctly sent and acknowledged for pipe x.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFSI3</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Command Frame Sent in Pipe x Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A Command Frame has not yet been sent.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Command Frame has been correctly sent and acknowledged for pipe x.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEI</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Parity Error Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A parity error event has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A parity error event has been detected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TEI</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Time-Out Error Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>A time-out error event has not yet been detected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A time-out error event has been detected.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000003ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_TINPR">&nbsp;</a>
<h3>MLI0_TINPR</h3>
<h3>"Transmitter Interrupt Node Pointer Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_TINPR_ADDR = 0xF010C0A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_TINPR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_TINPR_t">MLI0_TINPR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_TINPR.bits</b>&nbsp;&quot;Transmitter Interrupt Node Pointer Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_TINPR_MASK = <tt>0x00777777</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_TINPR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_TINPR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>NFSIP0</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Normal Frame Sent in Pipe 0 Interrupt Pointer
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The service request output SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The service request output SR1 is selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The service request output SR2 is selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The service request output SR3 is selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The service request output SR4 is selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>The service request output SR5 is selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The service request output SR6 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The service request output SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NFSIP1</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Normal Frame Sent in Pipe 1 Interrupt Pointer
</td>
</tr>
<tr>
<td>NFSIP2</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Normal Frame Sent in Pipe 2 Interrupt Pointer
</td>
</tr>
<tr>
<td>NFSIP3</td>
<td>3</td>
<td>12 - 14</td>
<td>rw</td>
<td><tt>0x00007000</tt></td>
<td>Normal Frame Sent in Pipe 3 Interrupt Pointer
</td>
</tr>
<tr>
<td>CFSIP</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Command Frame Sent Interrupt Pointer
</td>
</tr>
<tr>
<td>PTEIP</td>
<td>3</td>
<td>20 - 22</td>
<td>rw</td>
<td><tt>0x00700000</tt></td>
<td>Parity or Time Out Interrupt Pointer
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00777777</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00777777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RIER">&nbsp;</a>
<h3>MLI0_RIER</h3>
<h3>"Receiver Interrupt Enable Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RIER_ADDR = 0xF010C0A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RIER_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RIER_t">MLI0_RIER_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RIER.bits</b>&nbsp;&quot;Receiver Interrupt Enable Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RIER_MASK = <tt>0x03ff03ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RIER_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RIER_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>NFRIE</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Normal Frame Received Interrupt Enable
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>The SRx activation is disabled.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>The selected SRx line is activated each time a Normal Frame is correctly received.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>The selected SRx line is activated each time a Normal Frame is correctly received that is not handled automatically by the MLI move engine (e.g. an Answer Frame).</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFRIE0</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Command Received in Pipe x Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Command received in pipe x event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Command received in pipe x event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFRIE1</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Command Received in Pipe x Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Command received in pipe x event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Command received in pipe x event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFRIE2</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Command Received in Pipe x Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Command received in pipe x event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Command received in pipe x event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFRIE3</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Command Received in Pipe x Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Command received in pipe x event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Command received in pipe x event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Interrupt Command Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Command frame received in pipe 0 event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Command frame received in pipe 0 event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEIE</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Parity Error Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Parity error event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Parity error event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>MPEIE</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Memory Access Protection Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Memory access protection error event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Memory access protection error event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DRAIE</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Discarded Read Answer Interrupt Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Discarded read answer event is disabled for activation of an SRx line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Discarded read answer event is enabled for activation of an SRx line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NFRIR</td>
<td>1</td>
<td>16 - 16</td>
<td>w</td>
<td><tt>0x00010000</tt></td>
<td>Normal Frame Received Interrupt Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear RISR.NFRI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>MEIR</td>
<td>1</td>
<td>17 - 17</td>
<td>w</td>
<td><tt>0x00020000</tt></td>
<td>MLI Move Engine Interrupt Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear RISR.MEI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFRIR0</td>
<td>1</td>
<td>18 - 18</td>
<td>w</td>
<td><tt>0x00040000</tt></td>
<td>Command Frame Received in Pipe x Interrupt Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear RISR.CFRIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFRIR1</td>
<td>1</td>
<td>19 - 19</td>
<td>w</td>
<td><tt>0x00080000</tt></td>
<td>Command Frame Received in Pipe x Interrupt Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear RISR.CFRIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFRIR2</td>
<td>1</td>
<td>20 - 20</td>
<td>w</td>
<td><tt>0x00100000</tt></td>
<td>Command Frame Received in Pipe x Interrupt Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear RISR.CFRIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFRIR3</td>
<td>1</td>
<td>21 - 21</td>
<td>w</td>
<td><tt>0x00200000</tt></td>
<td>Command Frame Received in Pipe x Interrupt Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear RISR.CFRIx.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ICER</td>
<td>1</td>
<td>22 - 22</td>
<td>w</td>
<td><tt>0x00400000</tt></td>
<td>Interrupt Command Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear RISR.ICE.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEIR</td>
<td>1</td>
<td>23 - 23</td>
<td>w</td>
<td><tt>0x00800000</tt></td>
<td>Parity Error Interrupt Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear RISR.PEI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>MPEIR</td>
<td>1</td>
<td>24 - 24</td>
<td>w</td>
<td><tt>0x01000000</tt></td>
<td>Memory Protection Error Interrupt Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear RISR.MPEI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DRAIR</td>
<td>1</td>
<td>25 - 25</td>
<td>w</td>
<td><tt>0x02000000</tt></td>
<td>Discarded Read Answer Interrupt Flag Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear RISR.DRAI.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x03ff03ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RISR">&nbsp;</a>
<h3>MLI0_RISR</h3>
<h3>"Receiver Interrupt Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RISR_ADDR = 0xF010C0A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RISR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RISR_t">MLI0_RISR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RISR.bits</b>&nbsp;&quot;Receiver Interrupt Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RISR_MASK = <tt>0x000003ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RISR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RISR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>NFRI</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Normal Frame Received Interrupt Flag
</td>
</tr>
<tr>
<td>MEI</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>MLI Move Engine Interrupt Flag
</td>
</tr>
<tr>
<td>CFRI0</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Command Frame Received in Pipe x Interrupt Flag
</td>
</tr>
<tr>
<td>CFRI1</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Command Frame Received in Pipe x Interrupt Flag
</td>
</tr>
<tr>
<td>CFRI2</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Command Frame Received in Pipe x Interrupt Flag
</td>
</tr>
<tr>
<td>CFRI3</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Command Frame Received in Pipe x Interrupt Flag
</td>
</tr>
<tr>
<td>IC</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Interrupt Command Flag
</td>
</tr>
<tr>
<td>PEI</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Parity Error Interrupt Flag
</td>
</tr>
<tr>
<td>MPEI</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Memory Protection Error Interrupt Flag
</td>
</tr>
<tr>
<td>DRAI</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Discarded Read Answer Interrupt Flag
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000003ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_RINPR">&nbsp;</a>
<h3>MLI0_RINPR</h3>
<h3>"Receiver Interrupt Node Pointer Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_RINPR_ADDR = 0xF010C0AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_RINPR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_RINPR_t">MLI0_RINPR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_RINPR.bits</b>&nbsp;&quot;Receiver Interrupt Node Pointer Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_RINPR_MASK = <tt>0x00007777</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_RINPR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_RINPR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>NFRIP</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Normal Frame Received Interrupt Pointer
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>The service request output SR0 is selected.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>The service request output SR1 is selected.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>The service request output SR2 is selected.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>The service request output SR3 is selected.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>The service request output SR4 is selected.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>The service request output SR5 is selected.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>The service request output SR6 is selected.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>The service request output SR7 is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CFRIP</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Command Frame Received Interrupt Pointer
</td>
</tr>
<tr>
<td>MPPEIP</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>Memory Protection or Parity Error Interrupt Pointer
</td>
</tr>
<tr>
<td>DRAIP</td>
<td>3</td>
<td>12 - 14</td>
<td>rw</td>
<td><tt>0x00007000</tt></td>
<td>Discarded Read Answer Interrupt Pointer
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00007777</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00007777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_GINTR">&nbsp;</a>
<h3>MLI0_GINTR</h3>
<h3>"Global Interrupt Set Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_GINTR_ADDR = 0xF010C0B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_GINTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_GINTR_t">MLI0_GINTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_GINTR.bits</b>&nbsp;&quot;Global Interrupt Set Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_GINTR_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_GINTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_GINTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SIMLI0</td>
<td>1</td>
<td>0 - 0</td>
<td>w</td>
<td><tt>0x00000001</tt></td>
<td>Set MLI Service Request Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request output SRx is activated (pulse).</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIMLI1</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Set MLI Service Request Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request output SRx is activated (pulse).</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIMLI2</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Set MLI Service Request Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request output SRx is activated (pulse).</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIMLI3</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set MLI Service Request Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request output SRx is activated (pulse).</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIMLI4</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>Set MLI Service Request Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request output SRx is activated (pulse).</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIMLI5</td>
<td>1</td>
<td>5 - 5</td>
<td>w</td>
<td><tt>0x00000020</tt></td>
<td>Set MLI Service Request Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request output SRx is activated (pulse).</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIMLI6</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Set MLI Service Request Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request output SRx is activated (pulse).</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIMLI7</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Set MLI Service Request Output Line x
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request output SRx is activated (pulse).</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_OICR">&nbsp;</a>
<h3>MLI0_OICR</h3>
<h3>"Output Input Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_OICR_ADDR = 0xF010C0B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_OICR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x10008000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_OICR_t">MLI0_OICR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_OICR.bits</b>&nbsp;&quot;Output Input Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_OICR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_OICR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_OICR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TVEA</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Transmitter Valid Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TVALIDx is disabled and remains at passive level (as selected by TVPx).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transmitter output signal TVALIDx is enabled and driven by TVALID.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TVEB</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Transmitter Valid Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TVALIDx is disabled and remains at passive level (as selected by TVPx).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transmitter output signal TVALIDx is enabled and driven by TVALID.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TVEC</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Transmitter Valid Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TVALIDx is disabled and remains at passive level (as selected by TVPx).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transmitter output signal TVALIDx is enabled and driven by TVALID.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TVED</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Transmitter Valid Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TVALIDx is disabled and remains at passive level (as selected by TVPx).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transmitter output signal TVALIDx is enabled and driven by TVALID.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TVPA</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Transmitter Valid Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for TVALIDx selected: TVALIDx is passive when driving a 0. TVALIDx is active when driving a 1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for TVALIDx selected: TVALIDx is passive when driving a 1. TVALIDx is active when driving a 0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TVPB</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Transmitter Valid Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for TVALIDx selected: TVALIDx is passive when driving a 0. TVALIDx is active when driving a 1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for TVALIDx selected: TVALIDx is passive when driving a 1. TVALIDx is active when driving a 0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TVPC</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Transmitter Valid Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for TVALIDx selected: TVALIDx is passive when driving a 0. TVALIDx is active when driving a 1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for TVALIDx selected: TVALIDx is passive when driving a 1. TVALIDx is active when driving a 0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TVPD</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Transmitter Valid Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for TVALIDx selected: TVALIDx is passive when driving a 0. TVALIDx is active when driving a 1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for TVALIDx selected: TVALIDx is passive when driving a 1. TVALIDx is active when driving a 0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRS</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Transmitter Ready Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>TREADYA is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>TREADYB is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>TREADYC is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>TREADYD is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRP</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Transmitter Ready Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for TREADYx selected: TREADYx is passive if 0. TREADYx is active if 1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for TREADYx selected: TREADYx is passive if 1. TREADY is active if 0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TRE</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Transmitter Ready Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TREADY signal is disabled (always at 0 level).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TREADY signal is enabled and driven by TREADYx according to the settings of TRS and TRP.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TCE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Transmitter Clock Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TCLK is disabled and remains at passive level (as selected by TCP).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TCLK is enabled and driven according to the setting of TCP.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TCP</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Transmitter Clock Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for TCLK selected: TCLK is driving a 0 when it is passive.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for TCLK selected: TCLK is driving a 1 when it is passive.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TDP</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Transmitter Data Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TDATA is directly driven by MLI transmitter output signal TDATA (non-inverted).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TDATA is directly driven by the inverted MLI transmitter output signal TDATA.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RVE</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Receiver Valid Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>RVALID signal is disabled (always at 0 level).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>RVALID signal is enabled and driven by RVALIDx according to the settings of RVS and RVP (default after reset).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RRS</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Receiver Ready Selector
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>RREADYA is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>RREADYB is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>RREADYC is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>RREADYD is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RRPA</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Receiver Ready Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for RREADYx selected: RREADYx is passive if 0. RREADYx is active if 1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for RREADYx selected: RREADYx is passive if 1. RREADYx is active if 0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RRPB</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Receiver Ready Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for RREADYx selected: RREADYx is passive if 0. RREADYx is active if 1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for RREADYx selected: RREADYx is passive if 1. RREADYx is active if 0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RRPC</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Receiver Ready Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for RREADYx selected: RREADYx is passive if 0. RREADYx is active if 1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for RREADYx selected: RREADYx is passive if 1. RREADYx is active if 0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RRPD</td>
<td>1</td>
<td>21 - 21</td>
<td>rw</td>
<td><tt>0x00200000</tt></td>
<td>Receiver Ready Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for RREADYx selected: RREADYx is passive if 0. RREADYx is active if 1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for RREADYx selected: RREADYx is passive if 1. RREADYx is active if 0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RVS</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Receiver Valid Selector
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>RVALIDA is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>RVALIDB is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>RVALIDC is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>RVALIDD is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RVP</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Receiver Valid Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for RVALIDx selected: RVALIDx is passive if 0. RVALIDx is active if 1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for RVALIDx selected: RVALIDx is passive if 1. RVALIDx is active if 0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RCS</td>
<td>2</td>
<td>25 - 26</td>
<td>rw</td>
<td><tt>0x06000000</tt></td>
<td>Receiver Clock Selector
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>RCLKA is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>RCLKB is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>RCLKC is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>RCLKD is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RCP</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Receiver Clock Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for RCLKx selected: RCLKx is at 0 level in passive state.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for TCLK selected: RCLKx is at 1 level in passive state.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RCE</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Receiver Clock Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>RCLK signal is disabled (always at 0 level).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>RCLK signal is enabled and driven by RCLKx according to the settings of RCS and RCP.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDS</td>
<td>2</td>
<td>29 - 30</td>
<td>rw</td>
<td><tt>0x60000000</tt></td>
<td>Receiver Data Selector
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>RDATAA is selected.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>RDATAB is selected.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>RDATAC is selected.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>RDATAD is selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDP</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Receiver Data Polarity
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Non-inverted polarity for RDATAx selected: RDATAx is passive if 0. RDATAx is active if 1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Inverted polarity for RDATAx selected: RDATAx is passive if 1. RDATAx is active if 0.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_AER">&nbsp;</a>
<h3>MLI0_AER</h3>
<h3>"Access Enable Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_AER_ADDR = 0xF010C0B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_AER_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_AER_t">MLI0_AER_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_AER.bits</b>&nbsp;&quot;Access Enable Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_AER_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_AER_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_AER_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>AEN0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN1</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN2</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN3</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN4</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN5</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN6</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN7</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN8</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN9</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN10</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN11</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN12</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN13</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN14</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN15</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN16</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN17</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN18</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN19</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN20</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN21</td>
<td>1</td>
<td>21 - 21</td>
<td>rw</td>
<td><tt>0x00200000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN22</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN23</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN24</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN25</td>
<td>1</td>
<td>25 - 25</td>
<td>rw</td>
<td><tt>0x02000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN26</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN27</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN28</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN29</td>
<td>1</td>
<td>29 - 29</td>
<td>rw</td>
<td><tt>0x20000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN30</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN31</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Address Range x Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are disabled. Read/write moves to address range x are not executed automatically and an MLI service request can be generated. The receiving controller's software has to take care about the move.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic MLI read and write moves to address range x are enabled if RCR.MOD=1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MLI0_ARR">&nbsp;</a>
<h3>MLI0_ARR</h3>
<h3>"Access Range Register"</h3>

<table>
<tr><td>Address</td><td><tt>MLI0_ARR_ADDR = 0xF010C0BC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MLI0_ARR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MLI0_ARR_t">MLI0_ARR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MLI0_ARR.bits</b>&nbsp;&quot;Access Range Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MLI0_ARR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MLI0_ARR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MLI0_ARR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SLICE0</td>
<td>5</td>
<td>0 - 4</td>
<td>rw</td>
<td><tt>0x0000001f</tt></td>
<td>Address Slice 0
</td>
</tr>
<tr>
<td>SIZE0</td>
<td>3</td>
<td>5 - 7</td>
<td>rw</td>
<td><tt>0x000000e0</tt></td>
<td>Address Size 0
</td>
</tr>
<tr>
<td>SLICE1</td>
<td>5</td>
<td>8 - 12</td>
<td>rw</td>
<td><tt>0x00001f00</tt></td>
<td>Address Slice 1
</td>
</tr>
<tr>
<td>SIZE1</td>
<td>3</td>
<td>13 - 15</td>
<td>rw</td>
<td><tt>0x0000e000</tt></td>
<td>Address Size 1
</td>
</tr>
<tr>
<td>SLICE2</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Slice 2
</td>
</tr>
<tr>
<td>SIZE2</td>
<td>3</td>
<td>21 - 23</td>
<td>rw</td>
<td><tt>0x00e00000</tt></td>
<td>Address Size 2
</td>
</tr>
<tr>
<td>SLICE3</td>
<td>5</td>
<td>24 - 28</td>
<td>rw</td>
<td><tt>0x1f000000</tt></td>
<td>Address Slice 3
</td>
</tr>
<tr>
<td>SIZE3</td>
<td>3</td>
<td>29 - 31</td>
<td>rw</td>
<td><tt>0xe0000000</tt></td>
<td>Address Size 3
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


