Version 4.0 HI-TECH Software Intermediate Code
[v F10230 `(v ~T0 @X0 0 tf ]
"61 ./cctalk.h
[; ;./cctalk.h: 61: {
[s S1490 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1490 . isdata hoperr mode timeout spare2 spare3 spare4 spare5 ]
"97 ./vend.h
[; ;./vend.h: 97: {
[s S1491 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1491 . chan1 chan2 chan3 chan4 chan5 chan6 chan7 chan8 ]
"112
[; ;./vend.h: 112: {
[s S1492 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1492 . chan1 chan2 chan3 chan4 chan5 chan6 chan7 chan8 ]
"127
[; ;./vend.h: 127: {
[s S1493 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1493 . chan1 chan2 chan3 chan4 chan5 chan6 chan7 chan8 ]
"139
[; ;./vend.h: 139: {
[s S1494 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1494 . chan1 chan2 chan3 chan4 chan5 chan6 chan7 chan8 ]
"151
[; ;./vend.h: 151: {
[s S1495 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1495 . chan1 chan2 chan3 chan4 chan5 chan6 chan7 chan8 ]
"163
[; ;./vend.h: 163: {
[s S1496 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1496 . chan1 chan2 chan3 chan4 chan5 chan6 chan7 chan8 ]
"175
[; ;./vend.h: 175: {
[s S1497 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1497 . chan1 chan2 chan3 chan4 chan5 chan6 chan7 chan8 ]
"187
[; ;./vend.h: 187: {
[s S1498 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1498 . chan1 chan2 chan3 chan4 chan5 chan6 chan7 chan8 ]
"199
[; ;./vend.h: 199: {
[s S1499 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1499 . chan1 chan2 chan3 chan4 chan5 chan6 chan7 chan8 ]
"211
[; ;./vend.h: 211: {
[s S1500 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1500 . chan1 chan2 chan3 chan4 chan5 chan6 chan7 chan8 ]
"225
[; ;./vend.h: 225: {
[s S1501 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1501 . iscredit error inscoin nochange credisplay initialrun noterr service priceset setprice vendset chanlink mottime nosense settime sensno linkchan swclosed pricedisplay audit hiprice spare22 spare23 spare24 ]
"58 ./mdb.h
[; ;./mdb.h: 58: {
[s S1502 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1502 . isdata noteerr mode timeout vending noteset endis spare5 ]
"73
[; ;./mdb.h: 73: {
[s S1503 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1503 . R10 R20 R50 R100 R200 spare spare1 spare2 ]
"87
[; ;./mdb.h: 87: {
[s S1504 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1504 . chan1 chan2 chan3 chan4 chan5 chan6 chan7 chan8 ]
"32 ./dispense.h
[; ;./dispense.h: 32: void init_pricestore(void);
[v _init_pricestore `(v ~T0 @X0 0 ef ]
[v F10007 `(v ~T0 @X0 1 tf1`ul ]
"183 /opt/microchip/xc8/v2.05/pic/include/pic18.h
[v __delay `JF10007 ~T0 @X0 0 e ]
[p i __delay ]
"275 ./mcc_generated_files/memory.h
[; ;./mcc_generated_files/memory.h: 275: uint8_t DATAEE_ReadByte(uint16_t bAdd);
[v _DATAEE_ReadByte `(uc ~T0 @X0 0 ef1`us ]
"93 ./mcc_generated_files/eusart1.h
[; ;./mcc_generated_files/eusart1.h: 93: void eusartmdb_Initialize(void);
[v _eusartmdb_Initialize `(v ~T0 @X0 0 ef ]
"106 ./mdb.h
[; ;./mdb.h: 106: uint8_t mdb_reset(void);
[v _mdb_reset `(uc ~T0 @X0 0 ef ]
"116
[; ;./mdb.h: 116: void mdb_noten(void);
[v _mdb_noten `(v ~T0 @X0 0 ef ]
"118
[; ;./mdb.h: 118: void mdb_security(void);
[v _mdb_security `(v ~T0 @X0 0 ef ]
"122
[; ;./mdb.h: 122: uint8_t mdb_comm(uint8_t slvadd, uint8_t mcount);
[v _mdb_comm `(uc ~T0 @X0 0 ef2`uc`uc ]
"137 ./lcd.h
[; ;./lcd.h: 137: void lcd_string(uint8_t *, uint8_t lcdline);
[v _lcd_string `(v ~T0 @X0 0 ef2`*uc`uc ]
"273 ./vend.h
[; ;./vend.h: 273: uint8_t butindb(void);
[v _butindb `(uc ~T0 @X0 0 ef ]
"177 ./lcd.h
[; ;./lcd.h: 177: uint8_t displ_note(uint8_t *notestring);
[v _displ_note `(uc ~T0 @X0 0 ef1`*uc ]
"112 ./mdb.h
[; ;./mdb.h: 112: void enable_notes(uint8_t notenum);
[v _enable_notes `(v ~T0 @X0 0 ef1`uc ]
"179 ./lcd.h
[; ;./lcd.h: 179: void displ_nendis(uint8_t notenum);
[v _displ_nendis `(v ~T0 @X0 0 ef1`uc ]
"110 ./mdb.h
[; ;./mdb.h: 110: void save_notes(void);
[v _save_notes `(v ~T0 @X0 0 ef ]
"249 ./mcc_generated_files/memory.h
[; ;./mcc_generated_files/memory.h: 249: void DATAEE_WriteByte(uint16_t bAdd, uint8_t bData);
[v _DATAEE_WriteByte `(v ~T0 @X0 0 ef2`us`uc ]
"100 ./mcc_generated_files/tmr3.h
[; ;./mcc_generated_files/tmr3.h: 100: void TMR3_Initialize(void);
[v _TMR3_Initialize `(v ~T0 @X0 0 ef ]
"19573 /opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19573:     struct {
[s S985 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S985 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"19583
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19583:     struct {
[s S986 :6 `uc 1 :1 `uc 1 ]
[n S986 . . TX8_9 ]
"19587
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19587:     struct {
[s S987 :1 `uc 1 ]
[n S987 . TXD8 ]
"19590
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19590:     struct {
[s S988 :2 `uc 1 :1 `uc 1 ]
[n S988 . . BRGH1 ]
"19594
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19594:     struct {
[s S989 :7 `uc 1 :1 `uc 1 ]
[n S989 . . CSRC1 ]
"19598
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19598:     struct {
[s S990 :3 `uc 1 :1 `uc 1 ]
[n S990 . . SENDB1 ]
"19602
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19602:     struct {
[s S991 :4 `uc 1 :1 `uc 1 ]
[n S991 . . SYNC1 ]
"19606
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19606:     struct {
[s S992 :1 `uc 1 :1 `uc 1 ]
[n S992 . . TRMT1 ]
"19610
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19610:     struct {
[s S993 :6 `uc 1 :1 `uc 1 ]
[n S993 . . TX91 ]
"19614
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19614:     struct {
[s S994 :1 `uc 1 ]
[n S994 . TX9D1 ]
"19617
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19617:     struct {
[s S995 :5 `uc 1 :1 `uc 1 ]
[n S995 . . TXEN1 ]
"19572
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19572: typedef union {
[u S984 `S985 1 `S986 1 `S987 1 `S988 1 `S989 1 `S990 1 `S991 1 `S992 1 `S993 1 `S994 1 `S995 1 ]
[n S984 . . . . . . . . . . . . ]
"19622
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19622: extern volatile TX1STAbits_t TX1STAbits __attribute__((address(0xF9E)));
[v _TX1STAbits `VS984 ~T0 @X0 0 e@3998 ]
"124 ./mdb.h
[; ;./mdb.h: 124: void mdb_on(void);
[v _mdb_on `(v ~T0 @X0 0 ef ]
"138
[; ;./mdb.h: 138: void mdb_transmit(uint8_t txbyte);
[v _mdb_transmit `(v ~T0 @X0 0 ef1`uc ]
"100 ./mcc_generated_files/tmr1.h
[; ;./mcc_generated_files/tmr1.h: 100: void TMR1_Initialize(void);
[v _TMR1_Initialize `(v ~T0 @X0 0 ef ]
"115 ./mcc_generated_files/eusart1.h
[; ;./mcc_generated_files/eusart1.h: 115: uint8_t EUSART1_Read(void);
[v _EUSART1_Read `(uc ~T0 @X0 0 ef ]
"134 ./mdb.h
[; ;./mdb.h: 134: void mdb_waitr(void);
[v _mdb_waitr `(v ~T0 @X0 0 ef ]
"19288 /opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19288:     struct {
[s S967 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S967 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"19298
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19298:     struct {
[s S968 :6 `uc 1 :1 `uc 1 ]
[n S968 . . RC8_9 ]
"19302
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19302:     struct {
[s S969 :6 `uc 1 :1 `uc 1 ]
[n S969 . . RC9 ]
"19306
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19306:     struct {
[s S970 :1 `uc 1 ]
[n S970 . RCD8 ]
"19309
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19309:     struct {
[s S971 :5 `uc 1 :1 `uc 1 ]
[n S971 . . SRENA ]
"19287
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19287: typedef union {
[u S966 `S967 1 `S968 1 `S969 1 `S970 1 `S971 1 ]
[n S966 . . . . . . ]
"19314
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19314: extern volatile RC1STAbits_t RC1STAbits __attribute__((address(0xF9D)));
[v _RC1STAbits `VS966 ~T0 @X0 0 e@3997 ]
"4938
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4938:     struct {
[s S313 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S313 . SSP1IF BCL1IF SSP2IF BCL2IF TX1IF RC1IF TX2IF RC2IF ]
"4948
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4948:     struct {
[s S314 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S314 . . RXBNIF . TXBNIF ]
"4937
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4937: typedef union {
[u S312 `S313 1 `S314 1 ]
[n S312 . . . ]
"4955
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4955: extern volatile PIR3bits_t PIR3bits __attribute__((address(0xECD)));
[v _PIR3bits `VS312 ~T0 @X0 0 e@3789 ]
"5016
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5016:     struct {
[s S316 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S316 . TMR1IF TMR2IF TMR3IF TMR4IF TMR5IF TMR6IF ]
"5015
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5015: typedef union {
[u S315 `S316 1 ]
[n S315 . . ]
"5025
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5025: extern volatile PIR4bits_t PIR4bits __attribute__((address(0xECE)));
[v _PIR4bits `VS315 ~T0 @X0 0 e@3790 ]
"16617
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16617:     struct {
[s S830 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S830 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"16627
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16627:     struct {
[s S831 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S831 . LC0 LC1 LC2 LC3 LC4 LC5 LC6 LC7 ]
"16616
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16616: typedef union {
[u S829 `S830 1 `S831 1 ]
[n S829 . . . ]
"16638
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16638: extern volatile LATCbits_t LATCbits __attribute__((address(0xF85)));
[v _LATCbits `VS829 ~T0 @X0 0 e@3973 ]
"20025
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20025:     struct {
[s S1021 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1021 . ABDEN WUE . BRG16 SCKP . RCIDL ABDOVF ]
"20035
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20035:     struct {
[s S1022 :1 `uc 1 ]
[n S1022 . ABDEN1 ]
"20038
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20038:     struct {
[s S1023 :7 `uc 1 :1 `uc 1 ]
[n S1023 . . ABDOVF1 ]
"20042
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20042:     struct {
[s S1024 :3 `uc 1 :1 `uc 1 ]
[n S1024 . . BRG161 ]
"20046
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20046:     struct {
[s S1025 :4 `uc 1 :1 `uc 1 ]
[n S1025 . . CKTXP ]
"20050
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20050:     struct {
[s S1026 :6 `uc 1 :1 `uc 1 ]
[n S1026 . . RCIDL1 ]
"20054
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20054:     struct {
[s S1027 :6 `uc 1 :1 `uc 1 ]
[n S1027 . . RCMT ]
"20058
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20058:     struct {
[s S1028 :6 `uc 1 :1 `uc 1 ]
[n S1028 . . RCMT1 ]
"20062
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20062:     struct {
[s S1029 :4 `uc 1 :1 `uc 1 ]
[n S1029 . . SCKP1 ]
"20066
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20066:     struct {
[s S1030 :4 `uc 1 :1 `uc 1 ]
[n S1030 . . TXCKP ]
"20070
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20070:     struct {
[s S1031 :4 `uc 1 :1 `uc 1 ]
[n S1031 . . TXCKP1 ]
"20074
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20074:     struct {
[s S1032 :1 `uc 1 :1 `uc 1 ]
[n S1032 . . WUE1 ]
"20078
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20078:     struct {
[s S1033 :1 `uc 1 :1 `uc 1 ]
[n S1033 . . W4E ]
"20024
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20024: typedef union {
[u S1020 `S1021 1 `S1022 1 `S1023 1 `S1024 1 `S1025 1 `S1026 1 `S1027 1 `S1028 1 `S1029 1 `S1030 1 `S1031 1 `S1032 1 `S1033 1 ]
[n S1020 . . . . . . . . . . . . . . ]
"20083
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20083: extern volatile BAUD1CONbits_t BAUD1CONbits __attribute__((address(0xF9F)));
[v _BAUD1CONbits `VS1020 ~T0 @X0 0 e@3999 ]
"126 ./mdb.h
[; ;./mdb.h: 126: void mdb_ron(void);
[v _mdb_ron `(v ~T0 @X0 0 ef ]
"128
[; ;./mdb.h: 128: uint8_t wait_ack(void);
[v _wait_ack `(uc ~T0 @X0 0 ef ]
"16835 /opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16835: extern volatile unsigned char LATE __attribute__((address(0xF87)));
[v _LATE `Vuc ~T0 @X0 0 e@3975 ]
"16723
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16723: extern volatile unsigned char LATD __attribute__((address(0xF86)));
[v _LATD `Vuc ~T0 @X0 0 e@3974 ]
"16387
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16387: extern volatile unsigned char LATA __attribute__((address(0xF83)));
[v _LATA `Vuc ~T0 @X0 0 e@3971 ]
"16499
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16499: extern volatile unsigned char LATB __attribute__((address(0xF84)));
[v _LATB `Vuc ~T0 @X0 0 e@3972 ]
"16611
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16611: extern volatile unsigned char LATC __attribute__((address(0xF85)));
[v _LATC `Vuc ~T0 @X0 0 e@3973 ]
"17420
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17420: extern volatile unsigned char TRISE __attribute__((address(0xF8C)));
[v _TRISE `Vuc ~T0 @X0 0 e@3980 ]
"16932
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16932: extern volatile unsigned char TRISA __attribute__((address(0xF88)));
[v _TRISA `Vuc ~T0 @X0 0 e@3976 ]
"17054
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17054: extern volatile unsigned char TRISB __attribute__((address(0xF89)));
[v _TRISB `Vuc ~T0 @X0 0 e@3977 ]
"17176
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17176: extern volatile unsigned char TRISC __attribute__((address(0xF8A)));
[v _TRISC `Vuc ~T0 @X0 0 e@3978 ]
"17298
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17298: extern volatile unsigned char TRISD __attribute__((address(0xF8B)));
[v _TRISD `Vuc ~T0 @X0 0 e@3979 ]
"9514
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9514: extern volatile unsigned char ANSELC __attribute__((address(0xF21)));
[v _ANSELC `Vuc ~T0 @X0 0 e@3873 ]
"9018
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9018: extern volatile unsigned char ANSELB __attribute__((address(0xF19)));
[v _ANSELB `Vuc ~T0 @X0 0 e@3865 ]
"9824
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9824: extern volatile unsigned char ANSELD __attribute__((address(0xF26)));
[v _ANSELD `Vuc ~T0 @X0 0 e@3878 ]
"10089
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10089: extern volatile unsigned char ANSELE __attribute__((address(0xF2E)));
[v _ANSELE `Vuc ~T0 @X0 0 e@3886 ]
"8522
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8522: extern volatile unsigned char ANSELA __attribute__((address(0xF11)));
[v _ANSELA `Vuc ~T0 @X0 0 e@3857 ]
"9762
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9762: extern volatile unsigned char WPUD __attribute__((address(0xF25)));
[v _WPUD `Vuc ~T0 @X0 0 e@3877 ]
"10051
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10051: extern volatile unsigned char WPUE __attribute__((address(0xF2D)));
[v _WPUE `Vuc ~T0 @X0 0 e@3885 ]
"8956
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8956: extern volatile unsigned char WPUB __attribute__((address(0xF18)));
[v _WPUB `Vuc ~T0 @X0 0 e@3864 ]
"8460
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8460: extern volatile unsigned char WPUA __attribute__((address(0xF10)));
[v _WPUA `Vuc ~T0 @X0 0 e@3856 ]
"9452
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9452: extern volatile unsigned char WPUC __attribute__((address(0xF20)));
[v _WPUC `Vuc ~T0 @X0 0 e@3872 ]
"10019
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10019: extern volatile unsigned char ODCONE __attribute__((address(0xF2C)));
[v _ODCONE `Vuc ~T0 @X0 0 e@3884 ]
"8398
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8398: extern volatile unsigned char ODCONA __attribute__((address(0xF0F)));
[v _ODCONA `Vuc ~T0 @X0 0 e@3855 ]
"8894
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8894: extern volatile unsigned char ODCONB __attribute__((address(0xF17)));
[v _ODCONB `Vuc ~T0 @X0 0 e@3863 ]
"9390
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9390: extern volatile unsigned char ODCONC __attribute__((address(0xF1F)));
[v _ODCONC `Vuc ~T0 @X0 0 e@3871 ]
"9700
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9700: extern volatile unsigned char ODCOND __attribute__((address(0xF24)));
[v _ODCOND `Vuc ~T0 @X0 0 e@3876 ]
"2139
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2139: extern volatile unsigned char PPSLOCK __attribute__((address(0xEA0)));
[v _PPSLOCK `Vuc ~T0 @X0 0 e@3744 ]
"2145
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2145:     struct {
[s S136 :1 `uc 1 ]
[n S136 . PPSLOCKED ]
"2144
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2144: typedef union {
[u S135 `S136 1 ]
[n S135 . . ]
"2149
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2149: extern volatile PPSLOCKbits_t PPSLOCKbits __attribute__((address(0xEA0)));
[v _PPSLOCKbits `VS135 ~T0 @X0 0 e@3744 ]
"3610
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3610:     struct {
[s S226 :3 `uc 1 :2 `uc 1 ]
[n S226 . PIN PORT ]
"3614
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3614:     struct {
[s S227 :5 `uc 1 ]
[n S227 . RXPPS ]
"3609
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3609: typedef union {
[u S225 `S226 1 `S227 1 ]
[n S225 . . . ]
"3618
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3618: extern volatile RX1PPSbits_t RX1PPSbits __attribute__((address(0xEB5)));
[v _RX1PPSbits `VS225 ~T0 @X0 0 e@3765 ]
"7516
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7516: extern volatile unsigned char RC6PPS __attribute__((address(0xEFD)));
[v _RC6PPS `Vuc ~T0 @X0 0 e@3837 ]
"7120
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7120: extern volatile unsigned char RB5PPS __attribute__((address(0xEF4)));
[v _RB5PPS `Vuc ~T0 @X0 0 e@3828 ]
"58
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 58:     struct {
[s S7 :3 `uc 1 :2 `uc 1 ]
[n S7 . PIN PORT ]
"62
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 62:     struct {
[s S8 :5 `uc 1 ]
[n S8 . RXPPS ]
"57
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 57: typedef union {
[u S6 `S7 1 `S8 1 ]
[n S6 . . . ]
"66
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 66: extern volatile RX2PPSbits_t RX2PPSbits __attribute__((address(0xE8D)));
[v _RX2PPSbits `VS6 ~T0 @X0 0 e@3725 ]
"92 ./mcc_generated_files/cmp1.h
[; ;./mcc_generated_files/cmp1.h: 92: void CMP1_Initialize(void);
[v _CMP1_Initialize `(v ~T0 @X0 0 ef ]
"93 ./mcc_generated_files/dac1.h
[; ;./mcc_generated_files/dac1.h: 93: void DAC1_Initialize(void);
[v _DAC1_Initialize `(v ~T0 @X0 0 ef ]
"100 ./mcc_generated_files/tmr5.h
[; ;./mcc_generated_files/tmr5.h: 100: void TMR5_Initialize(void);
[v _TMR5_Initialize `(v ~T0 @X0 0 ef ]
"135 ./mcc_generated_files/eusart1.h
[; ;./mcc_generated_files/eusart1.h: 135: void EUSART1_Write(uint8_t txData);
[v _EUSART1_Write `(v ~T0 @X0 0 ef1`uc ]
"54 /opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 54: __asm("RX2PPS equ 0E8Dh");
[; <" RX2PPS equ 0E8Dh ;# ">
"88
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 88: __asm("CK2PPS equ 0E8Eh");
[; <" CK2PPS equ 0E8Eh ;# ">
"93
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 93: __asm("TX2PPS equ 0E8Eh");
[; <" TX2PPS equ 0E8Eh ;# ">
"154
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 154: __asm("SSP2CLKPPS equ 0E8Fh");
[; <" SSP2CLKPPS equ 0E8Fh ;# ">
"188
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 188: __asm("SSP2DATPPS equ 0E90h");
[; <" SSP2DATPPS equ 0E90h ;# ">
"222
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 222: __asm("SSP2SSPPS equ 0E91h");
[; <" SSP2SSPPS equ 0E91h ;# ">
"256
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 256: __asm("SSP2BUF equ 0E92h");
[; <" SSP2BUF equ 0E92h ;# ">
"276
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 276: __asm("SSP2ADD equ 0E93h");
[; <" SSP2ADD equ 0E93h ;# ">
"396
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 396: __asm("SSP2MSK equ 0E94h");
[; <" SSP2MSK equ 0E94h ;# ">
"466
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 466: __asm("SSP2STAT equ 0E95h");
[; <" SSP2STAT equ 0E95h ;# ">
"920
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 920: __asm("SSP2CON1 equ 0E96h");
[; <" SSP2CON1 equ 0E96h ;# ">
"1040
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1040: __asm("SSP2CON2 equ 0E97h");
[; <" SSP2CON2 equ 0E97h ;# ">
"1227
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1227: __asm("SSP2CON3 equ 0E98h");
[; <" SSP2CON3 equ 0E98h ;# ">
"1289
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1289: __asm("RC2REG equ 0E99h");
[; <" RC2REG equ 0E99h ;# ">
"1294
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1294: __asm("RCREG2 equ 0E99h");
[; <" RCREG2 equ 0E99h ;# ">
"1327
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1327: __asm("TX2REG equ 0E9Ah");
[; <" TX2REG equ 0E9Ah ;# ">
"1332
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1332: __asm("TXREG2 equ 0E9Ah");
[; <" TXREG2 equ 0E9Ah ;# ">
"1365
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1365: __asm("SP2BRG equ 0E9Bh");
[; <" SP2BRG equ 0E9Bh ;# ">
"1372
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1372: __asm("SP2BRGL equ 0E9Bh");
[; <" SP2BRGL equ 0E9Bh ;# ">
"1377
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1377: __asm("SPBRG2 equ 0E9Bh");
[; <" SPBRG2 equ 0E9Bh ;# ">
"1410
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1410: __asm("SP2BRGH equ 0E9Ch");
[; <" SP2BRGH equ 0E9Ch ;# ">
"1415
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1415: __asm("SPBRGH2 equ 0E9Ch");
[; <" SPBRGH2 equ 0E9Ch ;# ">
"1448
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1448: __asm("RC2STA equ 0E9Dh");
[; <" RC2STA equ 0E9Dh ;# ">
"1453
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1453: __asm("RCSTA2 equ 0E9Dh");
[; <" RCSTA2 equ 0E9Dh ;# ">
"1622
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1622: __asm("TX2STA equ 0E9Eh");
[; <" TX2STA equ 0E9Eh ;# ">
"1627
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1627: __asm("TXSTA2 equ 0E9Eh");
[; <" TXSTA2 equ 0E9Eh ;# ">
"1778
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1778: __asm("BAUD2CON equ 0E9Fh");
[; <" BAUD2CON equ 0E9Fh ;# ">
"1783
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1783: __asm("BAUDCON2 equ 0E9Fh");
[; <" BAUDCON2 equ 0E9Fh ;# ">
"1787
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1787: __asm("BAUDCTL2 equ 0E9Fh");
[; <" BAUDCTL2 equ 0E9Fh ;# ">
"2141
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2141: __asm("PPSLOCK equ 0EA0h");
[; <" PPSLOCK equ 0EA0h ;# ">
"2161
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2161: __asm("INT0PPS equ 0EA1h");
[; <" INT0PPS equ 0EA1h ;# ">
"2221
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2221: __asm("INT1PPS equ 0EA2h");
[; <" INT1PPS equ 0EA2h ;# ">
"2281
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2281: __asm("INT2PPS equ 0EA3h");
[; <" INT2PPS equ 0EA3h ;# ">
"2341
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2341: __asm("T0CKIPPS equ 0EA4h");
[; <" T0CKIPPS equ 0EA4h ;# ">
"2401
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2401: __asm("T1CKIPPS equ 0EA5h");
[; <" T1CKIPPS equ 0EA5h ;# ">
"2467
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2467: __asm("T1GPPS equ 0EA6h");
[; <" T1GPPS equ 0EA6h ;# ">
"2533
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2533: __asm("T3CKIPPS equ 0EA7h");
[; <" T3CKIPPS equ 0EA7h ;# ">
"2599
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2599: __asm("T3GPPS equ 0EA8h");
[; <" T3GPPS equ 0EA8h ;# ">
"2665
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2665: __asm("T5CKIPPS equ 0EA9h");
[; <" T5CKIPPS equ 0EA9h ;# ">
"2731
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2731: __asm("T5GPPS equ 0EAAh");
[; <" T5GPPS equ 0EAAh ;# ">
"2797
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2797: __asm("T2INPPS equ 0EABh");
[; <" T2INPPS equ 0EABh ;# ">
"2863
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2863: __asm("T4INPPS equ 0EACh");
[; <" T4INPPS equ 0EACh ;# ">
"2929
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2929: __asm("T6INPPS equ 0EADh");
[; <" T6INPPS equ 0EADh ;# ">
"2995
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2995: __asm("ADACTPPS equ 0EAEh");
[; <" ADACTPPS equ 0EAEh ;# ">
"3061
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3061: __asm("CCP1PPS equ 0EAFh");
[; <" CCP1PPS equ 0EAFh ;# ">
"3127
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3127: __asm("CCP2PPS equ 0EB0h");
[; <" CCP2PPS equ 0EB0h ;# ">
"3193
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3193: __asm("CWG1PPS equ 0EB1h");
[; <" CWG1PPS equ 0EB1h ;# ">
"3198
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3198: __asm("CWGINPPS equ 0EB1h");
[; <" CWGINPPS equ 0EB1h ;# ">
"3403
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3403: __asm("MDCARLPPS equ 0EB2h");
[; <" MDCARLPPS equ 0EB2h ;# ">
"3469
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3469: __asm("MDCARHPPS equ 0EB3h");
[; <" MDCARHPPS equ 0EB3h ;# ">
"3535
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3535: __asm("MDSRCPPS equ 0EB4h");
[; <" MDSRCPPS equ 0EB4h ;# ">
"3601
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3601: __asm("RX1PPS equ 0EB5h");
[; <" RX1PPS equ 0EB5h ;# ">
"3606
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3606: __asm("RXPPS equ 0EB5h");
[; <" RXPPS equ 0EB5h ;# ">
"3667
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3667: __asm("CK1PPS equ 0EB6h");
[; <" CK1PPS equ 0EB6h ;# ">
"3672
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3672: __asm("TX1PPS equ 0EB6h");
[; <" TX1PPS equ 0EB6h ;# ">
"3676
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3676: __asm("CKPPS equ 0EB6h");
[; <" CKPPS equ 0EB6h ;# ">
"3680
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3680: __asm("TXPPS equ 0EB6h");
[; <" TXPPS equ 0EB6h ;# ">
"3793
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3793: __asm("SSP1CLKPPS equ 0EB7h");
[; <" SSP1CLKPPS equ 0EB7h ;# ">
"3798
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3798: __asm("SSPCLKPPS equ 0EB7h");
[; <" SSPCLKPPS equ 0EB7h ;# ">
"3859
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3859: __asm("SSP1DATPPS equ 0EB8h");
[; <" SSP1DATPPS equ 0EB8h ;# ">
"3864
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3864: __asm("SSPDATPPS equ 0EB8h");
[; <" SSPDATPPS equ 0EB8h ;# ">
"3925
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3925: __asm("SSP1SSPPS equ 0EB9h");
[; <" SSP1SSPPS equ 0EB9h ;# ">
"3930
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3930: __asm("SSPSSPPS equ 0EB9h");
[; <" SSPSSPPS equ 0EB9h ;# ">
"3991
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3991: __asm("IPR0 equ 0EBAh");
[; <" IPR0 equ 0EBAh ;# ">
"4036
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4036: __asm("IPR1 equ 0EBBh");
[; <" IPR1 equ 0EBBh ;# ">
"4084
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4084: __asm("IPR2 equ 0EBCh");
[; <" IPR2 equ 0EBCh ;# ">
"4132
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4132: __asm("IPR3 equ 0EBDh");
[; <" IPR3 equ 0EBDh ;# ">
"4210
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4210: __asm("IPR4 equ 0EBEh");
[; <" IPR4 equ 0EBEh ;# ">
"4268
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4268: __asm("IPR5 equ 0EBFh");
[; <" IPR5 equ 0EBFh ;# ">
"4314
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4314: __asm("IPR6 equ 0EC0h");
[; <" IPR6 equ 0EC0h ;# ">
"4340
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4340: __asm("IPR7 equ 0EC1h");
[; <" IPR7 equ 0EC1h ;# ">
"4387
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4387: __asm("PIE0 equ 0EC2h");
[; <" PIE0 equ 0EC2h ;# ">
"4432
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4432: __asm("PIE1 equ 0EC3h");
[; <" PIE1 equ 0EC3h ;# ">
"4480
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4480: __asm("PIE2 equ 0EC4h");
[; <" PIE2 equ 0EC4h ;# ">
"4528
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4528: __asm("PIE3 equ 0EC5h");
[; <" PIE3 equ 0EC5h ;# ">
"4638
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4638: __asm("PIE4 equ 0EC6h");
[; <" PIE4 equ 0EC6h ;# ">
"4688
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4688: __asm("PIE5 equ 0EC7h");
[; <" PIE5 equ 0EC7h ;# ">
"4720
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4720: __asm("PIE6 equ 0EC8h");
[; <" PIE6 equ 0EC8h ;# ">
"4746
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4746: __asm("PIE7 equ 0EC9h");
[; <" PIE7 equ 0EC9h ;# ">
"4793
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4793: __asm("PIR0 equ 0ECAh");
[; <" PIR0 equ 0ECAh ;# ">
"4838
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4838: __asm("PIR1 equ 0ECBh");
[; <" PIR1 equ 0ECBh ;# ">
"4886
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4886: __asm("PIR2 equ 0ECCh");
[; <" PIR2 equ 0ECCh ;# ">
"4934
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4934: __asm("PIR3 equ 0ECDh");
[; <" PIR3 equ 0ECDh ;# ">
"5012
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5012: __asm("PIR4 equ 0ECEh");
[; <" PIR4 equ 0ECEh ;# ">
"5062
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5062: __asm("PIR5 equ 0ECFh");
[; <" PIR5 equ 0ECFh ;# ">
"5094
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5094: __asm("PIR6 equ 0ED0h");
[; <" PIR6 equ 0ED0h ;# ">
"5120
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5120: __asm("PIR7 equ 0ED1h");
[; <" PIR7 equ 0ED1h ;# ">
"5167
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5167: __asm("WDTCON0 equ 0ED2h");
[; <" WDTCON0 equ 0ED2h ;# ">
"5242
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5242: __asm("WDTCON1 equ 0ED3h");
[; <" WDTCON1 equ 0ED3h ;# ">
"5336
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5336: __asm("WDTPSL equ 0ED4h");
[; <" WDTPSL equ 0ED4h ;# ">
"5464
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5464: __asm("WDTPSH equ 0ED5h");
[; <" WDTPSH equ 0ED5h ;# ">
"5592
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5592: __asm("WDTTMR equ 0ED6h");
[; <" WDTTMR equ 0ED6h ;# ">
"5680
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5680: __asm("CPUDOZE equ 0ED7h");
[; <" CPUDOZE equ 0ED7h ;# ">
"5745
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5745: __asm("OSCCON1 equ 0ED8h");
[; <" OSCCON1 equ 0ED8h ;# ">
"5815
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5815: __asm("OSCCON2 equ 0ED9h");
[; <" OSCCON2 equ 0ED9h ;# ">
"5885
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5885: __asm("OSCCON3 equ 0EDAh");
[; <" OSCCON3 equ 0EDAh ;# ">
"5925
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5925: __asm("OSCSTAT equ 0EDBh");
[; <" OSCSTAT equ 0EDBh ;# ">
"5930
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5930: __asm("OSCSTAT1 equ 0EDBh");
[; <" OSCSTAT1 equ 0EDBh ;# ">
"6037
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6037: __asm("OSCEN equ 0EDCh");
[; <" OSCEN equ 0EDCh ;# ">
"6088
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6088: __asm("OSCTUNE equ 0EDDh");
[; <" OSCTUNE equ 0EDDh ;# ">
"6146
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6146: __asm("OSCFRQ equ 0EDEh");
[; <" OSCFRQ equ 0EDEh ;# ">
"6192
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6192: __asm("VREGCON equ 0EDFh");
[; <" VREGCON equ 0EDFh ;# ">
"6226
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6226: __asm("BORCON equ 0EE0h");
[; <" BORCON equ 0EE0h ;# ">
"6253
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6253: __asm("PMD0 equ 0EE1h");
[; <" PMD0 equ 0EE1h ;# ">
"6330
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6330: __asm("PMD1 equ 0EE2h");
[; <" PMD1 equ 0EE2h ;# ">
"6394
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6394: __asm("PMD2 equ 0EE3h");
[; <" PMD2 equ 0EE3h ;# ">
"6439
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6439: __asm("PMD3 equ 0EE4h");
[; <" PMD3 equ 0EE4h ;# ">
"6477
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6477: __asm("PMD4 equ 0EE5h");
[; <" PMD4 equ 0EE5h ;# ">
"6530
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6530: __asm("PMD5 equ 0EE6h");
[; <" PMD5 equ 0EE6h ;# ">
"6550
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6550: __asm("RA0PPS equ 0EE7h");
[; <" RA0PPS equ 0EE7h ;# ">
"6594
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6594: __asm("RA1PPS equ 0EE8h");
[; <" RA1PPS equ 0EE8h ;# ">
"6638
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6638: __asm("RA2PPS equ 0EE9h");
[; <" RA2PPS equ 0EE9h ;# ">
"6682
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6682: __asm("RA3PPS equ 0EEAh");
[; <" RA3PPS equ 0EEAh ;# ">
"6726
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6726: __asm("RA4PPS equ 0EEBh");
[; <" RA4PPS equ 0EEBh ;# ">
"6770
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6770: __asm("RA5PPS equ 0EECh");
[; <" RA5PPS equ 0EECh ;# ">
"6814
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6814: __asm("RA6PPS equ 0EEDh");
[; <" RA6PPS equ 0EEDh ;# ">
"6858
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6858: __asm("RA7PPS equ 0EEEh");
[; <" RA7PPS equ 0EEEh ;# ">
"6902
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6902: __asm("RB0PPS equ 0EEFh");
[; <" RB0PPS equ 0EEFh ;# ">
"6946
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6946: __asm("RB1PPS equ 0EF0h");
[; <" RB1PPS equ 0EF0h ;# ">
"6990
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6990: __asm("RB2PPS equ 0EF1h");
[; <" RB2PPS equ 0EF1h ;# ">
"7034
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7034: __asm("RB3PPS equ 0EF2h");
[; <" RB3PPS equ 0EF2h ;# ">
"7078
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7078: __asm("RB4PPS equ 0EF3h");
[; <" RB4PPS equ 0EF3h ;# ">
"7122
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7122: __asm("RB5PPS equ 0EF4h");
[; <" RB5PPS equ 0EF4h ;# ">
"7166
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7166: __asm("RB6PPS equ 0EF5h");
[; <" RB6PPS equ 0EF5h ;# ">
"7210
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7210: __asm("RB7PPS equ 0EF6h");
[; <" RB7PPS equ 0EF6h ;# ">
"7254
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7254: __asm("RC0PPS equ 0EF7h");
[; <" RC0PPS equ 0EF7h ;# ">
"7298
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7298: __asm("RC1PPS equ 0EF8h");
[; <" RC1PPS equ 0EF8h ;# ">
"7342
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7342: __asm("RC2PPS equ 0EF9h");
[; <" RC2PPS equ 0EF9h ;# ">
"7386
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7386: __asm("RC3PPS equ 0EFAh");
[; <" RC3PPS equ 0EFAh ;# ">
"7430
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7430: __asm("RC4PPS equ 0EFBh");
[; <" RC4PPS equ 0EFBh ;# ">
"7474
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7474: __asm("RC5PPS equ 0EFCh");
[; <" RC5PPS equ 0EFCh ;# ">
"7518
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7518: __asm("RC6PPS equ 0EFDh");
[; <" RC6PPS equ 0EFDh ;# ">
"7562
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7562: __asm("RC7PPS equ 0EFEh");
[; <" RC7PPS equ 0EFEh ;# ">
"7606
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7606: __asm("RD0PPS equ 0EFFh");
[; <" RD0PPS equ 0EFFh ;# ">
"7650
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7650: __asm("RD1PPS equ 0F00h");
[; <" RD1PPS equ 0F00h ;# ">
"7694
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7694: __asm("RD2PPS equ 0F01h");
[; <" RD2PPS equ 0F01h ;# ">
"7738
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7738: __asm("RD3PPS equ 0F02h");
[; <" RD3PPS equ 0F02h ;# ">
"7782
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7782: __asm("RD4PPS equ 0F03h");
[; <" RD4PPS equ 0F03h ;# ">
"7826
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7826: __asm("RD5PPS equ 0F04h");
[; <" RD5PPS equ 0F04h ;# ">
"7870
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7870: __asm("RD6PPS equ 0F05h");
[; <" RD6PPS equ 0F05h ;# ">
"7914
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7914: __asm("RD7PPS equ 0F06h");
[; <" RD7PPS equ 0F06h ;# ">
"7958
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7958: __asm("RE0PPS equ 0F07h");
[; <" RE0PPS equ 0F07h ;# ">
"8002
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8002: __asm("RE1PPS equ 0F08h");
[; <" RE1PPS equ 0F08h ;# ">
"8046
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8046: __asm("RE2PPS equ 0F09h");
[; <" RE2PPS equ 0F09h ;# ">
"8090
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8090: __asm("IOCAF equ 0F0Ah");
[; <" IOCAF equ 0F0Ah ;# ">
"8152
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8152: __asm("IOCAN equ 0F0Bh");
[; <" IOCAN equ 0F0Bh ;# ">
"8214
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8214: __asm("IOCAP equ 0F0Ch");
[; <" IOCAP equ 0F0Ch ;# ">
"8276
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8276: __asm("INLVLA equ 0F0Dh");
[; <" INLVLA equ 0F0Dh ;# ">
"8338
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8338: __asm("SLRCONA equ 0F0Eh");
[; <" SLRCONA equ 0F0Eh ;# ">
"8400
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8400: __asm("ODCONA equ 0F0Fh");
[; <" ODCONA equ 0F0Fh ;# ">
"8462
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8462: __asm("WPUA equ 0F10h");
[; <" WPUA equ 0F10h ;# ">
"8524
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8524: __asm("ANSELA equ 0F11h");
[; <" ANSELA equ 0F11h ;# ">
"8586
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8586: __asm("IOCBF equ 0F12h");
[; <" IOCBF equ 0F12h ;# ">
"8648
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8648: __asm("IOCBN equ 0F13h");
[; <" IOCBN equ 0F13h ;# ">
"8710
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8710: __asm("IOCBP equ 0F14h");
[; <" IOCBP equ 0F14h ;# ">
"8772
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8772: __asm("INLVLB equ 0F15h");
[; <" INLVLB equ 0F15h ;# ">
"8834
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8834: __asm("SLRCONB equ 0F16h");
[; <" SLRCONB equ 0F16h ;# ">
"8896
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8896: __asm("ODCONB equ 0F17h");
[; <" ODCONB equ 0F17h ;# ">
"8958
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8958: __asm("WPUB equ 0F18h");
[; <" WPUB equ 0F18h ;# ">
"9020
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9020: __asm("ANSELB equ 0F19h");
[; <" ANSELB equ 0F19h ;# ">
"9082
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9082: __asm("IOCCF equ 0F1Ah");
[; <" IOCCF equ 0F1Ah ;# ">
"9144
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9144: __asm("IOCCN equ 0F1Bh");
[; <" IOCCN equ 0F1Bh ;# ">
"9206
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9206: __asm("IOCCP equ 0F1Ch");
[; <" IOCCP equ 0F1Ch ;# ">
"9268
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9268: __asm("INLVLC equ 0F1Dh");
[; <" INLVLC equ 0F1Dh ;# ">
"9330
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9330: __asm("SLRCONC equ 0F1Eh");
[; <" SLRCONC equ 0F1Eh ;# ">
"9392
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9392: __asm("ODCONC equ 0F1Fh");
[; <" ODCONC equ 0F1Fh ;# ">
"9454
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9454: __asm("WPUC equ 0F20h");
[; <" WPUC equ 0F20h ;# ">
"9516
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9516: __asm("ANSELC equ 0F21h");
[; <" ANSELC equ 0F21h ;# ">
"9578
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9578: __asm("INLVLD equ 0F22h");
[; <" INLVLD equ 0F22h ;# ">
"9640
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9640: __asm("SLRCOND equ 0F23h");
[; <" SLRCOND equ 0F23h ;# ">
"9702
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9702: __asm("ODCOND equ 0F24h");
[; <" ODCOND equ 0F24h ;# ">
"9764
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9764: __asm("WPUD equ 0F25h");
[; <" WPUD equ 0F25h ;# ">
"9826
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9826: __asm("ANSELD equ 0F26h");
[; <" ANSELD equ 0F26h ;# ">
"9888
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9888: __asm("IOCEF equ 0F27h");
[; <" IOCEF equ 0F27h ;# ">
"9909
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9909: __asm("IOCEN equ 0F28h");
[; <" IOCEN equ 0F28h ;# ">
"9930
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9930: __asm("IOCEP equ 0F29h");
[; <" IOCEP equ 0F29h ;# ">
"9951
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9951: __asm("INLVLE equ 0F2Ah");
[; <" INLVLE equ 0F2Ah ;# ">
"9989
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9989: __asm("SLRCONE equ 0F2Bh");
[; <" SLRCONE equ 0F2Bh ;# ">
"10021
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10021: __asm("ODCONE equ 0F2Ch");
[; <" ODCONE equ 0F2Ch ;# ">
"10053
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10053: __asm("WPUE equ 0F2Dh");
[; <" WPUE equ 0F2Dh ;# ">
"10091
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10091: __asm("ANSELE equ 0F2Eh");
[; <" ANSELE equ 0F2Eh ;# ">
"10123
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10123: __asm("HLVDCON0 equ 0F2Fh");
[; <" HLVDCON0 equ 0F2Fh ;# ">
"10203
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10203: __asm("HLVDCON1 equ 0F30h");
[; <" HLVDCON1 equ 0F30h ;# ">
"10275
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10275: __asm("FVRCON equ 0F31h");
[; <" FVRCON equ 0F31h ;# ">
"10364
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10364: __asm("ZCDCON equ 0F32h");
[; <" ZCDCON equ 0F32h ;# ">
"10444
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10444: __asm("DAC1CON0 equ 0F33h");
[; <" DAC1CON0 equ 0F33h ;# ">
"10545
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10545: __asm("DAC1CON1 equ 0F34h");
[; <" DAC1CON1 equ 0F34h ;# ">
"10597
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10597: __asm("CM2CON0 equ 0F35h");
[; <" CM2CON0 equ 0F35h ;# ">
"10677
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10677: __asm("CM2CON1 equ 0F36h");
[; <" CM2CON1 equ 0F36h ;# ">
"10717
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10717: __asm("CM2NCH equ 0F37h");
[; <" CM2NCH equ 0F37h ;# ">
"10777
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10777: __asm("CM2PCH equ 0F38h");
[; <" CM2PCH equ 0F38h ;# ">
"10837
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10837: __asm("CM1CON0 equ 0F39h");
[; <" CM1CON0 equ 0F39h ;# ">
"10917
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10917: __asm("CM1CON1 equ 0F3Ah");
[; <" CM1CON1 equ 0F3Ah ;# ">
"10957
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10957: __asm("CM1NCH equ 0F3Bh");
[; <" CM1NCH equ 0F3Bh ;# ">
"11017
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11017: __asm("CM1PCH equ 0F3Ch");
[; <" CM1PCH equ 0F3Ch ;# ">
"11077
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11077: __asm("CMOUT equ 0F3Dh");
[; <" CMOUT equ 0F3Dh ;# ">
"11103
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11103: __asm("CLKRCON equ 0F3Eh");
[; <" CLKRCON equ 0F3Eh ;# ">
"11207
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11207: __asm("CLKRCLK equ 0F3Fh");
[; <" CLKRCLK equ 0F3Fh ;# ">
"11267
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11267: __asm("CWG1CLK equ 0F40h");
[; <" CWG1CLK equ 0F40h ;# ">
"11272
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11272: __asm("CWG1CLKCON equ 0F40h");
[; <" CWG1CLKCON equ 0F40h ;# ">
"11321
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11321: __asm("CWG1ISM equ 0F41h");
[; <" CWG1ISM equ 0F41h ;# ">
"11367
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11367: __asm("CWG1DBR equ 0F42h");
[; <" CWG1DBR equ 0F42h ;# ">
"11471
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11471: __asm("CWG1DBF equ 0F43h");
[; <" CWG1DBF equ 0F43h ;# ">
"11575
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11575: __asm("CWG1CON0 equ 0F44h");
[; <" CWG1CON0 equ 0F44h ;# ">
"11676
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11676: __asm("CWG1CON1 equ 0F45h");
[; <" CWG1CON1 equ 0F45h ;# ">
"11754
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11754: __asm("CWG1AS0 equ 0F46h");
[; <" CWG1AS0 equ 0F46h ;# ">
"11874
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11874: __asm("CWG1AS1 equ 0F47h");
[; <" CWG1AS1 equ 0F47h ;# ">
"11924
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11924: __asm("CWG1STR equ 0F48h");
[; <" CWG1STR equ 0F48h ;# ">
"12038
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12038: __asm("SCANLADR equ 0F49h");
[; <" SCANLADR equ 0F49h ;# ">
"12045
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12045: __asm("SCANLADRL equ 0F49h");
[; <" SCANLADRL equ 0F49h ;# ">
"12173
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12173: __asm("SCANLADRH equ 0F4Ah");
[; <" SCANLADRH equ 0F4Ah ;# ">
"12301
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12301: __asm("SCANLADRU equ 0F4Bh");
[; <" SCANLADRU equ 0F4Bh ;# ">
"12407
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12407: __asm("SCANHADR equ 0F4Ch");
[; <" SCANHADR equ 0F4Ch ;# ">
"12414
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12414: __asm("SCANHADRL equ 0F4Ch");
[; <" SCANHADRL equ 0F4Ch ;# ">
"12542
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12542: __asm("SCANHADRH equ 0F4Dh");
[; <" SCANHADRH equ 0F4Dh ;# ">
"12670
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12670: __asm("SCANHADRU equ 0F4Eh");
[; <" SCANHADRU equ 0F4Eh ;# ">
"12774
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12774: __asm("SCANCON0 equ 0F4Fh");
[; <" SCANCON0 equ 0F4Fh ;# ">
"12901
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12901: __asm("SCANTRIG equ 0F50h");
[; <" SCANTRIG equ 0F50h ;# ">
"12981
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12981: __asm("MDCON0 equ 0F51h");
[; <" MDCON0 equ 0F51h ;# ">
"13049
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13049: __asm("MDCON1 equ 0F52h");
[; <" MDCON1 equ 0F52h ;# ">
"13115
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13115: __asm("MDSRC equ 0F53h");
[; <" MDSRC equ 0F53h ;# ">
"13195
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13195: __asm("MDCARL equ 0F54h");
[; <" MDCARL equ 0F54h ;# ">
"13263
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13263: __asm("MDCARH equ 0F55h");
[; <" MDCARH equ 0F55h ;# ">
"13331
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13331: __asm("ADACT equ 0F56h");
[; <" ADACT equ 0F56h ;# ">
"13383
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13383: __asm("ADCLK equ 0F57h");
[; <" ADCLK equ 0F57h ;# ">
"13441
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13441: __asm("ADREF equ 0F58h");
[; <" ADREF equ 0F58h ;# ">
"13482
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13482: __asm("ADCON1 equ 0F59h");
[; <" ADCON1 equ 0F59h ;# ">
"13521
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13521: __asm("ADCON2 equ 0F5Ah");
[; <" ADCON2 equ 0F5Ah ;# ">
"13598
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13598: __asm("ADCON3 equ 0F5Bh");
[; <" ADCON3 equ 0F5Bh ;# ">
"13669
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13669: __asm("ADACQ equ 0F5Ch");
[; <" ADACQ equ 0F5Ch ;# ">
"13739
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13739: __asm("ADCAP equ 0F5Dh");
[; <" ADCAP equ 0F5Dh ;# ">
"13791
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13791: __asm("ADPRE equ 0F5Eh");
[; <" ADPRE equ 0F5Eh ;# ">
"13861
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13861: __asm("ADPCH equ 0F5Fh");
[; <" ADPCH equ 0F5Fh ;# ">
"13919
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13919: __asm("ADCON0 equ 0F60h");
[; <" ADCON0 equ 0F60h ;# ">
"14014
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14014: __asm("ADPREV equ 0F61h");
[; <" ADPREV equ 0F61h ;# ">
"14021
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14021: __asm("ADPREVL equ 0F61h");
[; <" ADPREVL equ 0F61h ;# ">
"14091
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14091: __asm("ADPREVH equ 0F62h");
[; <" ADPREVH equ 0F62h ;# ">
"14161
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14161: __asm("ADRES equ 0F63h");
[; <" ADRES equ 0F63h ;# ">
"14168
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14168: __asm("ADRESL equ 0F63h");
[; <" ADRESL equ 0F63h ;# ">
"14238
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14238: __asm("ADRESH equ 0F64h");
[; <" ADRESH equ 0F64h ;# ">
"14300
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14300: __asm("ADSTAT equ 0F65h");
[; <" ADSTAT equ 0F65h ;# ">
"14365
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14365: __asm("ADRPT equ 0F66h");
[; <" ADRPT equ 0F66h ;# ">
"14435
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14435: __asm("ADCNT equ 0F67h");
[; <" ADCNT equ 0F67h ;# ">
"14505
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14505: __asm("ADSTPT equ 0F68h");
[; <" ADSTPT equ 0F68h ;# ">
"14512
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14512: __asm("ADSTPTL equ 0F68h");
[; <" ADSTPTL equ 0F68h ;# ">
"14582
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14582: __asm("ADSTPTH equ 0F69h");
[; <" ADSTPTH equ 0F69h ;# ">
"14652
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14652: __asm("ADLTH equ 0F6Ah");
[; <" ADLTH equ 0F6Ah ;# ">
"14659
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14659: __asm("ADLTHL equ 0F6Ah");
[; <" ADLTHL equ 0F6Ah ;# ">
"14729
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14729: __asm("ADLTHH equ 0F6Bh");
[; <" ADLTHH equ 0F6Bh ;# ">
"14799
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14799: __asm("ADUTH equ 0F6Ch");
[; <" ADUTH equ 0F6Ch ;# ">
"14806
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14806: __asm("ADUTHL equ 0F6Ch");
[; <" ADUTHL equ 0F6Ch ;# ">
"14876
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14876: __asm("ADUTHH equ 0F6Dh");
[; <" ADUTHH equ 0F6Dh ;# ">
"14946
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14946: __asm("ADERR equ 0F6Eh");
[; <" ADERR equ 0F6Eh ;# ">
"14953
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14953: __asm("ADERRL equ 0F6Eh");
[; <" ADERRL equ 0F6Eh ;# ">
"15023
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15023: __asm("ADERRH equ 0F6Fh");
[; <" ADERRH equ 0F6Fh ;# ">
"15093
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15093: __asm("ADACC equ 0F70h");
[; <" ADACC equ 0F70h ;# ">
"15100
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15100: __asm("ADACCL equ 0F70h");
[; <" ADACCL equ 0F70h ;# ">
"15170
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15170: __asm("ADACCH equ 0F71h");
[; <" ADACCH equ 0F71h ;# ">
"15240
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15240: __asm("ADFLTR equ 0F72h");
[; <" ADFLTR equ 0F72h ;# ">
"15247
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15247: __asm("ADFLTRL equ 0F72h");
[; <" ADFLTRL equ 0F72h ;# ">
"15317
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15317: __asm("ADFLTRH equ 0F73h");
[; <" ADFLTRH equ 0F73h ;# ">
"15387
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15387: __asm("CRCDATA equ 0F74h");
[; <" CRCDATA equ 0F74h ;# ">
"15394
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15394: __asm("CRCDATL equ 0F74h");
[; <" CRCDATL equ 0F74h ;# ">
"15456
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15456: __asm("CRCDATH equ 0F75h");
[; <" CRCDATH equ 0F75h ;# ">
"15518
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15518: __asm("CRCACC equ 0F76h");
[; <" CRCACC equ 0F76h ;# ">
"15525
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15525: __asm("CRCACCL equ 0F76h");
[; <" CRCACCL equ 0F76h ;# ">
"15587
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15587: __asm("CRCACCH equ 0F77h");
[; <" CRCACCH equ 0F77h ;# ">
"15649
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15649: __asm("CRCSHFT equ 0F78h");
[; <" CRCSHFT equ 0F78h ;# ">
"15656
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15656: __asm("CRCSHIFTL equ 0F78h");
[; <" CRCSHIFTL equ 0F78h ;# ">
"15718
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15718: __asm("CRCSHIFTH equ 0F79h");
[; <" CRCSHIFTH equ 0F79h ;# ">
"15780
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15780: __asm("CRCXOR equ 0F7Ah");
[; <" CRCXOR equ 0F7Ah ;# ">
"15787
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15787: __asm("CRCXORL equ 0F7Ah");
[; <" CRCXORL equ 0F7Ah ;# ">
"15844
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15844: __asm("CRCXORH equ 0F7Bh");
[; <" CRCXORH equ 0F7Bh ;# ">
"15906
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15906: __asm("CRCCON0 equ 0F7Ch");
[; <" CRCCON0 equ 0F7Ch ;# ">
"15966
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15966: __asm("CRCCON1 equ 0F7Dh");
[; <" CRCCON1 equ 0F7Dh ;# ">
"16042
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16042: __asm("NVMADR equ 0F7Eh");
[; <" NVMADR equ 0F7Eh ;# ">
"16049
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16049: __asm("NVMADRL equ 0F7Eh");
[; <" NVMADRL equ 0F7Eh ;# ">
"16177
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16177: __asm("NVMADRH equ 0F7Fh");
[; <" NVMADRH equ 0F7Fh ;# ">
"16233
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16233: __asm("NVMDAT equ 0F80h");
[; <" NVMDAT equ 0F80h ;# ">
"16303
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16303: __asm("NVMCON1 equ 0F81h");
[; <" NVMCON1 equ 0F81h ;# ">
"16369
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16369: __asm("NVMCON2 equ 0F82h");
[; <" NVMCON2 equ 0F82h ;# ">
"16389
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16389: __asm("LATA equ 0F83h");
[; <" LATA equ 0F83h ;# ">
"16501
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16501: __asm("LATB equ 0F84h");
[; <" LATB equ 0F84h ;# ">
"16613
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16613: __asm("LATC equ 0F85h");
[; <" LATC equ 0F85h ;# ">
"16725
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16725: __asm("LATD equ 0F86h");
[; <" LATD equ 0F86h ;# ">
"16837
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16837: __asm("LATE equ 0F87h");
[; <" LATE equ 0F87h ;# ">
"16934
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16934: __asm("TRISA equ 0F88h");
[; <" TRISA equ 0F88h ;# ">
"16939
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16939: __asm("DDRA equ 0F88h");
[; <" DDRA equ 0F88h ;# ">
"17056
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17056: __asm("TRISB equ 0F89h");
[; <" TRISB equ 0F89h ;# ">
"17061
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17061: __asm("DDRB equ 0F89h");
[; <" DDRB equ 0F89h ;# ">
"17178
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17178: __asm("TRISC equ 0F8Ah");
[; <" TRISC equ 0F8Ah ;# ">
"17183
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17183: __asm("DDRC equ 0F8Ah");
[; <" DDRC equ 0F8Ah ;# ">
"17300
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17300: __asm("TRISD equ 0F8Bh");
[; <" TRISD equ 0F8Bh ;# ">
"17305
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17305: __asm("DDRD equ 0F8Bh");
[; <" DDRD equ 0F8Bh ;# ">
"17422
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17422: __asm("TRISE equ 0F8Ch");
[; <" TRISE equ 0F8Ch ;# ">
"17427
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17427: __asm("DDRE equ 0F8Ch");
[; <" DDRE equ 0F8Ch ;# ">
"17484
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17484: __asm("PORTA equ 0F8Dh");
[; <" PORTA equ 0F8Dh ;# ">
"17568
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17568: __asm("PORTB equ 0F8Eh");
[; <" PORTB equ 0F8Eh ;# ">
"17639
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17639: __asm("PORTC equ 0F8Fh");
[; <" PORTC equ 0F8Fh ;# ">
"17725
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17725: __asm("PORTD equ 0F90h");
[; <" PORTD equ 0F90h ;# ">
"17796
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17796: __asm("PORTE equ 0F91h");
[; <" PORTE equ 0F91h ;# ">
"18003
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18003: __asm("SSP1BUF equ 0F92h");
[; <" SSP1BUF equ 0F92h ;# ">
"18023
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18023: __asm("SSP1ADD equ 0F93h");
[; <" SSP1ADD equ 0F93h ;# ">
"18143
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18143: __asm("SSP1MSK equ 0F94h");
[; <" SSP1MSK equ 0F94h ;# ">
"18213
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18213: __asm("SSP1STAT equ 0F95h");
[; <" SSP1STAT equ 0F95h ;# ">
"18667
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18667: __asm("SSP1CON1 equ 0F96h");
[; <" SSP1CON1 equ 0F96h ;# ">
"18787
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18787: __asm("SSP1CON2 equ 0F97h");
[; <" SSP1CON2 equ 0F97h ;# ">
"18974
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18974: __asm("SSP1CON3 equ 0F98h");
[; <" SSP1CON3 equ 0F98h ;# ">
"19036
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19036: __asm("RC1REG equ 0F99h");
[; <" RC1REG equ 0F99h ;# ">
"19041
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19041: __asm("RCREG equ 0F99h");
[; <" RCREG equ 0F99h ;# ">
"19045
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19045: __asm("RCREG1 equ 0F99h");
[; <" RCREG1 equ 0F99h ;# ">
"19090
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19090: __asm("TX1REG equ 0F9Ah");
[; <" TX1REG equ 0F9Ah ;# ">
"19095
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19095: __asm("TXREG1 equ 0F9Ah");
[; <" TXREG1 equ 0F9Ah ;# ">
"19099
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19099: __asm("TXREG equ 0F9Ah");
[; <" TXREG equ 0F9Ah ;# ">
"19144
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19144: __asm("SP1BRG equ 0F9Bh");
[; <" SP1BRG equ 0F9Bh ;# ">
"19151
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19151: __asm("SP1BRGL equ 0F9Bh");
[; <" SP1BRGL equ 0F9Bh ;# ">
"19156
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19156: __asm("SPBRG equ 0F9Bh");
[; <" SPBRG equ 0F9Bh ;# ">
"19160
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19160: __asm("SPBRG1 equ 0F9Bh");
[; <" SPBRG1 equ 0F9Bh ;# ">
"19164
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19164: __asm("SPBRGL equ 0F9Bh");
[; <" SPBRGL equ 0F9Bh ;# ">
"19221
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19221: __asm("SP1BRGH equ 0F9Ch");
[; <" SP1BRGH equ 0F9Ch ;# ">
"19226
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19226: __asm("SPBRGH equ 0F9Ch");
[; <" SPBRGH equ 0F9Ch ;# ">
"19230
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19230: __asm("SPBRGH1 equ 0F9Ch");
[; <" SPBRGH1 equ 0F9Ch ;# ">
"19275
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19275: __asm("RC1STA equ 0F9Dh");
[; <" RC1STA equ 0F9Dh ;# ">
"19280
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19280: __asm("RCSTA1 equ 0F9Dh");
[; <" RCSTA1 equ 0F9Dh ;# ">
"19284
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19284: __asm("RCSTA equ 0F9Dh");
[; <" RCSTA equ 0F9Dh ;# ">
"19560
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19560: __asm("TX1STA equ 0F9Eh");
[; <" TX1STA equ 0F9Eh ;# ">
"19565
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19565: __asm("TXSTA1 equ 0F9Eh");
[; <" TXSTA1 equ 0F9Eh ;# ">
"19569
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19569: __asm("TXSTA equ 0F9Eh");
[; <" TXSTA equ 0F9Eh ;# ">
"20004
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20004: __asm("BAUD1CON equ 0F9Fh");
[; <" BAUD1CON equ 0F9Fh ;# ">
"20009
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20009: __asm("BAUDCON1 equ 0F9Fh");
[; <" BAUDCON1 equ 0F9Fh ;# ">
"20013
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20013: __asm("BAUDCTL1 equ 0F9Fh");
[; <" BAUDCTL1 equ 0F9Fh ;# ">
"20017
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20017: __asm("BAUDCON equ 0F9Fh");
[; <" BAUDCON equ 0F9Fh ;# ">
"20021
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20021: __asm("BAUDCTL equ 0F9Fh");
[; <" BAUDCTL equ 0F9Fh ;# ">
"20785
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20785: __asm("PWM4DC equ 0FA0h");
[; <" PWM4DC equ 0FA0h ;# ">
"20792
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20792: __asm("PWM4DCL equ 0FA0h");
[; <" PWM4DCL equ 0FA0h ;# ">
"20858
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20858: __asm("PWM4DCH equ 0FA1h");
[; <" PWM4DCH equ 0FA1h ;# ">
"21028
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21028: __asm("PWM4CON equ 0FA2h");
[; <" PWM4CON equ 0FA2h ;# ">
"21084
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21084: __asm("PWM3DC equ 0FA3h");
[; <" PWM3DC equ 0FA3h ;# ">
"21091
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21091: __asm("PWM3DCL equ 0FA3h");
[; <" PWM3DCL equ 0FA3h ;# ">
"21157
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21157: __asm("PWM3DCH equ 0FA4h");
[; <" PWM3DCH equ 0FA4h ;# ">
"21327
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21327: __asm("PWM3CON equ 0FA5h");
[; <" PWM3CON equ 0FA5h ;# ">
"21383
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21383: __asm("CCPR2 equ 0FA6h");
[; <" CCPR2 equ 0FA6h ;# ">
"21390
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21390: __asm("CCPR2L equ 0FA6h");
[; <" CCPR2L equ 0FA6h ;# ">
"21410
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21410: __asm("CCPR2H equ 0FA7h");
[; <" CCPR2H equ 0FA7h ;# ">
"21430
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21430: __asm("CCP2CON equ 0FA8h");
[; <" CCP2CON equ 0FA8h ;# ">
"21557
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21557: __asm("CCP2CAP equ 0FA9h");
[; <" CCP2CAP equ 0FA9h ;# ">
"21613
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21613: __asm("CCPR1 equ 0FAAh");
[; <" CCPR1 equ 0FAAh ;# ">
"21620
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21620: __asm("CCPR1L equ 0FAAh");
[; <" CCPR1L equ 0FAAh ;# ">
"21640
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21640: __asm("CCPR1H equ 0FABh");
[; <" CCPR1H equ 0FABh ;# ">
"21660
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21660: __asm("CCP1CON equ 0FACh");
[; <" CCP1CON equ 0FACh ;# ">
"21787
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21787: __asm("CCP1CAP equ 0FADh");
[; <" CCP1CAP equ 0FADh ;# ">
"21843
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21843: __asm("CCPTMRS equ 0FAEh");
[; <" CCPTMRS equ 0FAEh ;# ">
"21931
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21931: __asm("T6TMR equ 0FAFh");
[; <" T6TMR equ 0FAFh ;# ">
"21936
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21936: __asm("TMR6 equ 0FAFh");
[; <" TMR6 equ 0FAFh ;# ">
"21969
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21969: __asm("T6PR equ 0FB0h");
[; <" T6PR equ 0FB0h ;# ">
"21974
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21974: __asm("PR6 equ 0FB0h");
[; <" PR6 equ 0FB0h ;# ">
"22007
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22007: __asm("T6CON equ 0FB1h");
[; <" T6CON equ 0FB1h ;# ">
"22153
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22153: __asm("T6HLT equ 0FB2h");
[; <" T6HLT equ 0FB2h ;# ">
"22281
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22281: __asm("T6CLKCON equ 0FB3h");
[; <" T6CLKCON equ 0FB3h ;# ">
"22286
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22286: __asm("T6CLK equ 0FB3h");
[; <" T6CLK equ 0FB3h ;# ">
"22439
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22439: __asm("T6RST equ 0FB4h");
[; <" T6RST equ 0FB4h ;# ">
"22519
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22519: __asm("T4TMR equ 0FB5h");
[; <" T4TMR equ 0FB5h ;# ">
"22524
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22524: __asm("TMR4 equ 0FB5h");
[; <" TMR4 equ 0FB5h ;# ">
"22557
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22557: __asm("T4PR equ 0FB6h");
[; <" T4PR equ 0FB6h ;# ">
"22562
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22562: __asm("PR4 equ 0FB6h");
[; <" PR4 equ 0FB6h ;# ">
"22595
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22595: __asm("T4CON equ 0FB7h");
[; <" T4CON equ 0FB7h ;# ">
"22741
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22741: __asm("T4HLT equ 0FB8h");
[; <" T4HLT equ 0FB8h ;# ">
"22869
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22869: __asm("T4CLKCON equ 0FB9h");
[; <" T4CLKCON equ 0FB9h ;# ">
"22874
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22874: __asm("T4CLK equ 0FB9h");
[; <" T4CLK equ 0FB9h ;# ">
"23027
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23027: __asm("T4RST equ 0FBAh");
[; <" T4RST equ 0FBAh ;# ">
"23107
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23107: __asm("T2TMR equ 0FBBh");
[; <" T2TMR equ 0FBBh ;# ">
"23112
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23112: __asm("TMR2 equ 0FBBh");
[; <" TMR2 equ 0FBBh ;# ">
"23145
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23145: __asm("T2PR equ 0FBCh");
[; <" T2PR equ 0FBCh ;# ">
"23150
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23150: __asm("PR2 equ 0FBCh");
[; <" PR2 equ 0FBCh ;# ">
"23183
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23183: __asm("T2CON equ 0FBDh");
[; <" T2CON equ 0FBDh ;# ">
"23329
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23329: __asm("T2HLT equ 0FBEh");
[; <" T2HLT equ 0FBEh ;# ">
"23457
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23457: __asm("T2CLKCON equ 0FBFh");
[; <" T2CLKCON equ 0FBFh ;# ">
"23462
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23462: __asm("T2CLK equ 0FBFh");
[; <" T2CLK equ 0FBFh ;# ">
"23615
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23615: __asm("T2RST equ 0FC0h");
[; <" T2RST equ 0FC0h ;# ">
"23695
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23695: __asm("TMR5 equ 0FC1h");
[; <" TMR5 equ 0FC1h ;# ">
"23702
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23702: __asm("TMR5L equ 0FC1h");
[; <" TMR5L equ 0FC1h ;# ">
"23872
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23872: __asm("TMR5H equ 0FC2h");
[; <" TMR5H equ 0FC2h ;# ">
"23992
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23992: __asm("T5CON equ 0FC3h");
[; <" T5CON equ 0FC3h ;# ">
"24106
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24106: __asm("T5GCON equ 0FC4h");
[; <" T5GCON equ 0FC4h ;# ">
"24111
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24111: __asm("PR5 equ 0FC4h");
[; <" PR5 equ 0FC4h ;# ">
"24338
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24338: __asm("T5GATE equ 0FC5h");
[; <" T5GATE equ 0FC5h ;# ">
"24343
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24343: __asm("TMR5GATE equ 0FC5h");
[; <" TMR5GATE equ 0FC5h ;# ">
"24480
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24480: __asm("T5CLK equ 0FC6h");
[; <" T5CLK equ 0FC6h ;# ">
"24485
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24485: __asm("TMR5CLK equ 0FC6h");
[; <" TMR5CLK equ 0FC6h ;# ">
"24622
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24622: __asm("TMR3 equ 0FC7h");
[; <" TMR3 equ 0FC7h ;# ">
"24629
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24629: __asm("TMR3L equ 0FC7h");
[; <" TMR3L equ 0FC7h ;# ">
"24799
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24799: __asm("TMR3H equ 0FC8h");
[; <" TMR3H equ 0FC8h ;# ">
"24919
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24919: __asm("T3CON equ 0FC9h");
[; <" T3CON equ 0FC9h ;# ">
"25033
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25033: __asm("T3GCON equ 0FCAh");
[; <" T3GCON equ 0FCAh ;# ">
"25038
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25038: __asm("PR3 equ 0FCAh");
[; <" PR3 equ 0FCAh ;# ">
"25265
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25265: __asm("T3GATE equ 0FCBh");
[; <" T3GATE equ 0FCBh ;# ">
"25270
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25270: __asm("TMR3GATE equ 0FCBh");
[; <" TMR3GATE equ 0FCBh ;# ">
"25407
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25407: __asm("T3CLK equ 0FCCh");
[; <" T3CLK equ 0FCCh ;# ">
"25412
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25412: __asm("TMR3CLK equ 0FCCh");
[; <" TMR3CLK equ 0FCCh ;# ">
"25549
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25549: __asm("TMR1 equ 0FCDh");
[; <" TMR1 equ 0FCDh ;# ">
"25556
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25556: __asm("TMR1L equ 0FCDh");
[; <" TMR1L equ 0FCDh ;# ">
"25726
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25726: __asm("TMR1H equ 0FCEh");
[; <" TMR1H equ 0FCEh ;# ">
"25846
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25846: __asm("T1CON equ 0FCFh");
[; <" T1CON equ 0FCFh ;# ">
"25960
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25960: __asm("T1GCON equ 0FD0h");
[; <" T1GCON equ 0FD0h ;# ">
"25965
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25965: __asm("PR1 equ 0FD0h");
[; <" PR1 equ 0FD0h ;# ">
"26192
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26192: __asm("T1GATE equ 0FD1h");
[; <" T1GATE equ 0FD1h ;# ">
"26197
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26197: __asm("TMR1GATE equ 0FD1h");
[; <" TMR1GATE equ 0FD1h ;# ">
"26334
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26334: __asm("T1CLK equ 0FD2h");
[; <" T1CLK equ 0FD2h ;# ">
"26339
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26339: __asm("TMR1CLK equ 0FD2h");
[; <" TMR1CLK equ 0FD2h ;# ">
"26476
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26476: __asm("TMR0L equ 0FD3h");
[; <" TMR0L equ 0FD3h ;# ">
"26481
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26481: __asm("TMR0 equ 0FD3h");
[; <" TMR0 equ 0FD3h ;# ">
"26614
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26614: __asm("TMR0H equ 0FD4h");
[; <" TMR0H equ 0FD4h ;# ">
"26619
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26619: __asm("PR0 equ 0FD4h");
[; <" PR0 equ 0FD4h ;# ">
"26868
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26868: __asm("T0CON0 equ 0FD5h");
[; <" T0CON0 equ 0FD5h ;# ">
"26933
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26933: __asm("T0CON1 equ 0FD6h");
[; <" T0CON1 equ 0FD6h ;# ">
"27044
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27044: __asm("PCON0 equ 0FD7h");
[; <" PCON0 equ 0FD7h ;# ">
"27197
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27197: __asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
"27313
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27313: __asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
"27320
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27320: __asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
"27340
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27340: __asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
"27347
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27347: __asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
"27367
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27367: __asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
"27387
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27387: __asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
"27407
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27407: __asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
"27427
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27427: __asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
"27447
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27447: __asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
"27454
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27454: __asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
"27461
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27461: __asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
"27481
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27481: __asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
"27488
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27488: __asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
"27508
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27508: __asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
"27528
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27528: __asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
"27548
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27548: __asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
"27568
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27568: __asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
"27588
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27588: __asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
"27626
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27626: __asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
"27633
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27633: __asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
"27653
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27653: __asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
"27660
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27660: __asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
"27680
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27680: __asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
"27700
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27700: __asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
"27720
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27720: __asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
"27740
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27740: __asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
"27760
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27760: __asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
"27841
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27841: __asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
"27848
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27848: __asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
"27868
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27868: __asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
"27888
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27888: __asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
"27910
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27910: __asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
"27917
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27917: __asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
"27937
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27937: __asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
"27957
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27957: __asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
"27988
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27988: __asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
"27995
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27995: __asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
"28002
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28002: __asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
"28022
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28022: __asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
"28042
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28042: __asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
"28062
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28062: __asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
"28160
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28160: __asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
"28167
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28167: __asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
"28187
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28187: __asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
"28207
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28207: __asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
"64 ./mcc_generated_files/eusart2.h
[; ;./mcc_generated_files/eusart2.h: 64: volatile uint8_t eusart2RxHead = 0;
[v _eusart2RxHead `Vuc ~T0 @X0 1 e ]
[i _eusart2RxHead
-> -> 0 `i `uc
]
"65
[; ;./mcc_generated_files/eusart2.h: 65: volatile uint8_t eusart2RxTail = 0;
[v _eusart2RxTail `Vuc ~T0 @X0 1 e ]
[i _eusart2RxTail
-> -> 0 `i `uc
]
"66
[; ;./mcc_generated_files/eusart2.h: 66: volatile uint8_t eusart2RxBuffer[512];
[v _eusart2RxBuffer `Vuc ~T0 @X0 -> 512 `i e ]
"67
[; ;./mcc_generated_files/eusart2.h: 67: volatile uint8_t eusart2RxCount;
[v _eusart2RxCount `Vuc ~T0 @X0 1 e ]
"97
[; ;./mcc_generated_files/eusart2.h: 97: void (*EUSART2_RxDefaultInterruptHandler)(void);
[v _EUSART2_RxDefaultInterruptHandler `*F10230 ~T0 @X0 1 e ]
"41 ./lcd.h
[; ;./lcd.h: 41: signed char count;
[v _count `c ~T0 @X0 1 e ]
"43
[; ;./lcd.h: 43: const char dispfunc1 = 0x24;
[v _dispfunc1 `Cuc ~T0 @X0 1 e ]
[i _dispfunc1
-> -> 36 `i `uc
]
"44
[; ;./lcd.h: 44: const char dispfunc2 = 0x28;
[v _dispfunc2 `Cuc ~T0 @X0 1 e ]
[i _dispfunc2
-> -> 40 `i `uc
]
"45
[; ;./lcd.h: 45: const char dispfunc3 = 0x2C;
[v _dispfunc3 `Cuc ~T0 @X0 1 e ]
[i _dispfunc3
-> -> 44 `i `uc
]
"46
[; ;./lcd.h: 46: const char dispon = 0x0C;
[v _dispon `Cuc ~T0 @X0 1 e ]
[i _dispon
-> -> 12 `i `uc
]
"47
[; ;./lcd.h: 47: const char dispclr = 0x01;
[v _dispclr `Cuc ~T0 @X0 1 e ]
[i _dispclr
-> -> 1 `i `uc
]
"48
[; ;./lcd.h: 48: const char dispaddr = 0xA8;
[v _dispaddr `Cuc ~T0 @X0 1 e ]
[i _dispaddr
-> -> 168 `i `uc
]
"49
[; ;./lcd.h: 49: const char dsphome = 0x02;
[v _dsphome `Cuc ~T0 @X0 1 e ]
[i _dsphome
-> -> 2 `i `uc
]
"50
[; ;./lcd.h: 50: const char dispnormal = 0x06;
[v _dispnormal `Cuc ~T0 @X0 1 e ]
[i _dispnormal
-> -> 6 `i `uc
]
"51
[; ;./lcd.h: 51: const char dispcursor = 0x04;
[v _dispcursor `Cuc ~T0 @X0 1 e ]
[i _dispcursor
-> -> 4 `i `uc
]
"52
[; ;./lcd.h: 52: const char dispshright = 0x05;
[v _dispshright `Cuc ~T0 @X0 1 e ]
[i _dispshright
-> -> 5 `i `uc
]
"53
[; ;./lcd.h: 53: const char dispshleft = 0x07;
[v _dispshleft `Cuc ~T0 @X0 1 e ]
[i _dispshleft
-> -> 7 `i `uc
]
"54
[; ;./lcd.h: 54: const char dispoff = 0x08;
[v _dispoff `Cuc ~T0 @X0 1 e ]
[i _dispoff
-> -> 8 `i `uc
]
"55
[; ;./lcd.h: 55: const char dispsr = 0x1B;
[v _dispsr `Cuc ~T0 @X0 1 e ]
[i _dispsr
-> -> 27 `i `uc
]
"56
[; ;./lcd.h: 56: const char dispsl = 0x18;
[v _dispsl `Cuc ~T0 @X0 1 e ]
[i _dispsl
-> -> 24 `i `uc
]
"58
[; ;./lcd.h: 58: const char line1 = 0x00;
[v _line1 `Cuc ~T0 @X0 1 e ]
[i _line1
-> -> 0 `i `uc
]
"60
[; ;./lcd.h: 60: const char line2 = 0x40;
[v _line2 `Cuc ~T0 @X0 1 e ]
[i _line2
-> -> 64 `i `uc
]
"62
[; ;./lcd.h: 62: const char line3 = 0x14;
[v _line3 `Cuc ~T0 @X0 1 e ]
[i _line3
-> -> 20 `i `uc
]
"64
[; ;./lcd.h: 64: const char line4 = 0x54;
[v _line4 `Cuc ~T0 @X0 1 e ]
[i _line4
-> -> 84 `i `uc
]
"67
[; ;./lcd.h: 67: const uint8_t clrline[] ="                    ";
[v _clrline `Cuc ~T0 @X0 -> 21 `i e ]
[i _clrline
:U ..
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 0 `c
..
]
"68
[; ;./lcd.h: 68: const uint8_t inscoin[] = "Insert Notes & PressLit Button To Vend" ;
[v _inscoin `Cuc ~T0 @X0 -> 39 `i e ]
[i _inscoin
:U ..
-> 73 `c
-> 110 `c
-> 115 `c
-> 101 `c
-> 114 `c
-> 116 `c
-> 32 `c
-> 78 `c
-> 111 `c
-> 116 `c
-> 101 `c
-> 115 `c
-> 32 `c
-> 38 `c
-> 32 `c
-> 80 `c
-> 114 `c
-> 101 `c
-> 115 `c
-> 115 `c
-> 76 `c
-> 105 `c
-> 116 `c
-> 32 `c
-> 66 `c
-> 117 `c
-> 116 `c
-> 116 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 84 `c
-> 111 `c
-> 32 `c
-> 86 `c
-> 101 `c
-> 110 `c
-> 100 `c
-> 0 `c
..
]
"69
[; ;./lcd.h: 69: const uint8_t nochange[] = "No Change Use Exact      Amount!";
[v _nochange `Cuc ~T0 @X0 -> 33 `i e ]
[i _nochange
:U ..
-> 78 `c
-> 111 `c
-> 32 `c
-> 67 `c
-> 104 `c
-> 97 `c
-> 110 `c
-> 103 `c
-> 101 `c
-> 32 `c
-> 85 `c
-> 115 `c
-> 101 `c
-> 32 `c
-> 69 `c
-> 120 `c
-> 97 `c
-> 99 `c
-> 116 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 65 `c
-> 109 `c
-> 111 `c
-> 117 `c
-> 110 `c
-> 116 `c
-> 33 `c
-> 0 `c
..
]
"70
[; ;./lcd.h: 70: const uint8_t credits[] = "  Credit = R";
[v _credits `Cuc ~T0 @X0 -> 13 `i e ]
[i _credits
:U ..
-> 32 `c
-> 32 `c
-> 67 `c
-> 114 `c
-> 101 `c
-> 100 `c
-> 105 `c
-> 116 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 82 `c
-> 0 `c
..
]
"71
[; ;./lcd.h: 71: const uint8_t emptymsg[] = "No Stock";
[v _emptymsg `Cuc ~T0 @X0 -> 9 `i e ]
[i _emptymsg
:U ..
-> 78 `c
-> 111 `c
-> 32 `c
-> 83 `c
-> 116 `c
-> 111 `c
-> 99 `c
-> 107 `c
-> 0 `c
..
]
"72
[; ;./lcd.h: 72: const uint8_t pricesetmsg[] = "   Price set mode";
[v _pricesetmsg `Cuc ~T0 @X0 -> 18 `i e ]
[i _pricesetmsg
:U ..
-> 32 `c
-> 32 `c
-> 32 `c
-> 80 `c
-> 114 `c
-> 105 `c
-> 99 `c
-> 101 `c
-> 32 `c
-> 115 `c
-> 101 `c
-> 116 `c
-> 32 `c
-> 109 `c
-> 111 `c
-> 100 `c
-> 101 `c
-> 0 `c
..
]
"73
[; ;./lcd.h: 73: const uint8_t pricesetm2[] = "Press channel button    to set price      Service = Exit";
[v _pricesetm2 `Cuc ~T0 @X0 -> 57 `i e ]
[i _pricesetm2
:U ..
-> 80 `c
-> 114 `c
-> 101 `c
-> 115 `c
-> 115 `c
-> 32 `c
-> 99 `c
-> 104 `c
-> 97 `c
-> 110 `c
-> 110 `c
-> 101 `c
-> 108 `c
-> 32 `c
-> 98 `c
-> 117 `c
-> 116 `c
-> 116 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 115 `c
-> 101 `c
-> 116 `c
-> 32 `c
-> 112 `c
-> 114 `c
-> 105 `c
-> 99 `c
-> 101 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 114 `c
-> 118 `c
-> 105 `c
-> 99 `c
-> 101 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 69 `c
-> 120 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
"74
[; ;./lcd.h: 74: const uint8_t vendsetup[] = "Push 1 Vend Time,   2 ChanLink 3 SensOff4 ClrTot 5 FacReset 8 exit";
[v _vendsetup `Cuc ~T0 @X0 -> 67 `i e ]
[i _vendsetup
:U ..
-> 80 `c
-> 117 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 49 `c
-> 32 `c
-> 86 `c
-> 101 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 84 `c
-> 105 `c
-> 109 `c
-> 101 `c
-> 44 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 50 `c
-> 32 `c
-> 67 `c
-> 104 `c
-> 97 `c
-> 110 `c
-> 76 `c
-> 105 `c
-> 110 `c
-> 107 `c
-> 32 `c
-> 51 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 110 `c
-> 115 `c
-> 79 `c
-> 102 `c
-> 102 `c
-> 52 `c
-> 32 `c
-> 67 `c
-> 108 `c
-> 114 `c
-> 84 `c
-> 111 `c
-> 116 `c
-> 32 `c
-> 53 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 99 `c
-> 82 `c
-> 101 `c
-> 115 `c
-> 101 `c
-> 116 `c
-> 32 `c
-> 56 `c
-> 32 `c
-> 101 `c
-> 120 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
"75
[; ;./lcd.h: 75: const uint8_t setimemsg[] = "Push channel button Push service to exit";
[v _setimemsg `Cuc ~T0 @X0 -> 41 `i e ]
[i _setimemsg
:U ..
-> 80 `c
-> 117 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 99 `c
-> 104 `c
-> 97 `c
-> 110 `c
-> 110 `c
-> 101 `c
-> 108 `c
-> 32 `c
-> 98 `c
-> 117 `c
-> 116 `c
-> 116 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 80 `c
-> 117 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 115 `c
-> 101 `c
-> 114 `c
-> 118 `c
-> 105 `c
-> 99 `c
-> 101 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 101 `c
-> 120 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
"76
[; ;./lcd.h: 76: const uint8_t sensoffms[] = "Hold channel button or Push service to  exit";
[v _sensoffms `Cuc ~T0 @X0 -> 45 `i e ]
[i _sensoffms
:U ..
-> 72 `c
-> 111 `c
-> 108 `c
-> 100 `c
-> 32 `c
-> 99 `c
-> 104 `c
-> 97 `c
-> 110 `c
-> 110 `c
-> 101 `c
-> 108 `c
-> 32 `c
-> 98 `c
-> 117 `c
-> 116 `c
-> 116 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 80 `c
-> 117 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 115 `c
-> 101 `c
-> 114 `c
-> 118 `c
-> 105 `c
-> 99 `c
-> 101 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 32 `c
-> 101 `c
-> 120 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
"77
[; ;./lcd.h: 77: const uint8_t vendtimem[] = "Push 1 = +.5 second Push 2 = -.5 second ";
[v _vendtimem `Cuc ~T0 @X0 -> 41 `i e ]
[i _vendtimem
:U ..
-> 80 `c
-> 117 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 49 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 43 `c
-> 46 `c
-> 53 `c
-> 32 `c
-> 115 `c
-> 101 `c
-> 99 `c
-> 111 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 80 `c
-> 117 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 50 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 45 `c
-> 46 `c
-> 53 `c
-> 32 `c
-> 115 `c
-> 101 `c
-> 99 `c
-> 111 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 0 `c
..
]
"78
[; ;./lcd.h: 78: const uint8_t chanlinkm[] = "Press channel button    to link to      Service = Exit";
[v _chanlinkm `Cuc ~T0 @X0 -> 55 `i e ]
[i _chanlinkm
:U ..
-> 80 `c
-> 114 `c
-> 101 `c
-> 115 `c
-> 115 `c
-> 32 `c
-> 99 `c
-> 104 `c
-> 97 `c
-> 110 `c
-> 110 `c
-> 101 `c
-> 108 `c
-> 32 `c
-> 98 `c
-> 117 `c
-> 116 `c
-> 116 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 108 `c
-> 105 `c
-> 110 `c
-> 107 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 114 `c
-> 118 `c
-> 105 `c
-> 99 `c
-> 101 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 69 `c
-> 120 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
"79
[; ;./lcd.h: 79: const uint8_t linkmsg[] = "linked to :";
[v _linkmsg `Cuc ~T0 @X0 -> 12 `i e ]
[i _linkmsg
:U ..
-> 108 `c
-> 105 `c
-> 110 `c
-> 107 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 58 `c
-> 0 `c
..
]
"80
[; ;./lcd.h: 80: const uint8_t chanmsg[] = "   Channel ";
[v _chanmsg `Cuc ~T0 @X0 -> 12 `i e ]
[i _chanmsg
:U ..
-> 32 `c
-> 32 `c
-> 32 `c
-> 67 `c
-> 104 `c
-> 97 `c
-> 110 `c
-> 110 `c
-> 101 `c
-> 108 `c
-> 32 `c
-> 0 `c
..
]
"81
[; ;./lcd.h: 81: const uint8_t timemsg[] = "Time in 1/2sec = ";
[v _timemsg `Cuc ~T0 @X0 -> 18 `i e ]
[i _timemsg
:U ..
-> 84 `c
-> 105 `c
-> 109 `c
-> 101 `c
-> 32 `c
-> 105 `c
-> 110 `c
-> 32 `c
-> 49 `c
-> 47 `c
-> 50 `c
-> 115 `c
-> 101 `c
-> 99 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 0 `c
..
]
"82
[; ;./lcd.h: 82: const uint8_t pricemsg[] = "Price R";
[v _pricemsg `Cuc ~T0 @X0 -> 8 `i e ]
[i _pricemsg
:U ..
-> 80 `c
-> 114 `c
-> 105 `c
-> 99 `c
-> 101 `c
-> 32 `c
-> 82 `c
-> 0 `c
..
]
"83
[; ;./lcd.h: 83: const uint8_t priceexit[] ="Press service to exit";
[v _priceexit `Cuc ~T0 @X0 -> 22 `i e ]
[i _priceexit
:U ..
-> 80 `c
-> 114 `c
-> 101 `c
-> 115 `c
-> 115 `c
-> 32 `c
-> 115 `c
-> 101 `c
-> 114 `c
-> 118 `c
-> 105 `c
-> 99 `c
-> 101 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 101 `c
-> 120 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
"84
[; ;./lcd.h: 84: const uint8_t auditmsg[] = "  Audit Mode";
[v _auditmsg `Cuc ~T0 @X0 -> 13 `i e ]
[i _auditmsg
:U ..
-> 32 `c
-> 32 `c
-> 65 `c
-> 117 `c
-> 100 `c
-> 105 `c
-> 116 `c
-> 32 `c
-> 77 `c
-> 111 `c
-> 100 `c
-> 101 `c
-> 0 `c
..
]
"85
[; ;./lcd.h: 85: const uint8_t hoppcoin[] = "Hopper Coin         Button 1 = + & 2 = - Value = R";
[v _hoppcoin `Cuc ~T0 @X0 -> 51 `i e ]
[i _hoppcoin
:U ..
-> 72 `c
-> 111 `c
-> 112 `c
-> 112 `c
-> 101 `c
-> 114 `c
-> 32 `c
-> 67 `c
-> 111 `c
-> 105 `c
-> 110 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 66 `c
-> 117 `c
-> 116 `c
-> 116 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 49 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 43 `c
-> 32 `c
-> 38 `c
-> 32 `c
-> 50 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 86 `c
-> 97 `c
-> 108 `c
-> 117 `c
-> 101 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 82 `c
-> 0 `c
..
]
"86
[; ;./lcd.h: 86: const uint8_t senset[] = "  Setup Sensor";
[v _senset `Cuc ~T0 @X0 -> 15 `i e ]
[i _senset
:U ..
-> 32 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 116 `c
-> 117 `c
-> 112 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 110 `c
-> 115 `c
-> 111 `c
-> 114 `c
-> 0 `c
..
]
"87
[; ;./lcd.h: 87: const uint8_t credclr[] = "Push button 1 to clear credits   and exit";
[v _credclr `Cuc ~T0 @X0 -> 42 `i e ]
[i _credclr
:U ..
-> 80 `c
-> 117 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 98 `c
-> 117 `c
-> 116 `c
-> 116 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 49 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 99 `c
-> 108 `c
-> 101 `c
-> 97 `c
-> 114 `c
-> 32 `c
-> 99 `c
-> 114 `c
-> 101 `c
-> 100 `c
-> 105 `c
-> 116 `c
-> 115 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 97 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 101 `c
-> 120 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
"88
[; ;./lcd.h: 88: const uint8_t vendtest[] = " Push button to     vend";
[v _vendtest `Cuc ~T0 @X0 -> 25 `i e ]
[i _vendtest
:U ..
-> 32 `c
-> 80 `c
-> 117 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 98 `c
-> 117 `c
-> 116 `c
-> 116 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 118 `c
-> 101 `c
-> 110 `c
-> 100 `c
-> 0 `c
..
]
"89
[; ;./lcd.h: 89: const uint8_t notetest[] = "  Insert Note";
[v _notetest `Cuc ~T0 @X0 -> 14 `i e ]
[i _notetest
:U ..
-> 32 `c
-> 32 `c
-> 73 `c
-> 110 `c
-> 115 `c
-> 101 `c
-> 114 `c
-> 116 `c
-> 32 `c
-> 78 `c
-> 111 `c
-> 116 `c
-> 101 `c
-> 0 `c
..
]
"91
[; ;./lcd.h: 91: const uint8_t servmsg[] = "1 = Audit 2 = Sensor3=Hop-Coin 4=Note-en5=Cred-clr 6=Prices 7=Vend setup 8=Exit";
[v _servmsg `Cuc ~T0 @X0 -> 80 `i e ]
[i _servmsg
:U ..
-> 49 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 65 `c
-> 117 `c
-> 100 `c
-> 105 `c
-> 116 `c
-> 32 `c
-> 50 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 110 `c
-> 115 `c
-> 111 `c
-> 114 `c
-> 51 `c
-> 61 `c
-> 72 `c
-> 111 `c
-> 112 `c
-> 45 `c
-> 67 `c
-> 111 `c
-> 105 `c
-> 110 `c
-> 32 `c
-> 52 `c
-> 61 `c
-> 78 `c
-> 111 `c
-> 116 `c
-> 101 `c
-> 45 `c
-> 101 `c
-> 110 `c
-> 53 `c
-> 61 `c
-> 67 `c
-> 114 `c
-> 101 `c
-> 100 `c
-> 45 `c
-> 99 `c
-> 108 `c
-> 114 `c
-> 32 `c
-> 54 `c
-> 61 `c
-> 80 `c
-> 114 `c
-> 105 `c
-> 99 `c
-> 101 `c
-> 115 `c
-> 32 `c
-> 55 `c
-> 61 `c
-> 86 `c
-> 101 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 115 `c
-> 101 `c
-> 116 `c
-> 117 `c
-> 112 `c
-> 32 `c
-> 56 `c
-> 61 `c
-> 69 `c
-> 120 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
"92
[; ;./lcd.h: 92: const uint8_t noteerr[] = "   Note error     code = 0x";
[v _noteerr `Cuc ~T0 @X0 -> 28 `i e ]
[i _noteerr
:U ..
-> 32 `c
-> 32 `c
-> 32 `c
-> 78 `c
-> 111 `c
-> 116 `c
-> 101 `c
-> 32 `c
-> 101 `c
-> 114 `c
-> 114 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 99 `c
-> 111 `c
-> 100 `c
-> 101 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 48 `c
-> 120 `c
-> 0 `c
..
]
"93
[; ;./lcd.h: 93: const uint8_t inithop[] = "  Initialize Hopper";
[v _inithop `Cuc ~T0 @X0 -> 20 `i e ]
[i _inithop
:U ..
-> 32 `c
-> 32 `c
-> 73 `c
-> 110 `c
-> 105 `c
-> 116 `c
-> 105 `c
-> 97 `c
-> 108 `c
-> 105 `c
-> 122 `c
-> 101 `c
-> 32 `c
-> 72 `c
-> 111 `c
-> 112 `c
-> 112 `c
-> 101 `c
-> 114 `c
-> 0 `c
..
]
"94
[; ;./lcd.h: 94: const uint8_t initnote[] = "     Initialize          Note Reader";
[v _initnote `Cuc ~T0 @X0 -> 37 `i e ]
[i _initnote
:U ..
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 73 `c
-> 110 `c
-> 105 `c
-> 116 `c
-> 105 `c
-> 97 `c
-> 108 `c
-> 105 `c
-> 122 `c
-> 101 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 78 `c
-> 111 `c
-> 116 `c
-> 101 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 100 `c
-> 101 `c
-> 114 `c
-> 0 `c
..
]
"95
[; ;./lcd.h: 95: const uint8_t setnotes[] = "Enable / Disable    1 = R10, 2 = R20    3 = R50, 4 = R100   5 = R200";
[v _setnotes `Cuc ~T0 @X0 -> 69 `i e ]
[i _setnotes
:U ..
-> 69 `c
-> 110 `c
-> 97 `c
-> 98 `c
-> 108 `c
-> 101 `c
-> 32 `c
-> 47 `c
-> 32 `c
-> 68 `c
-> 105 `c
-> 115 `c
-> 97 `c
-> 98 `c
-> 108 `c
-> 101 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 49 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 82 `c
-> 49 `c
-> 48 `c
-> 44 `c
-> 32 `c
-> 50 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 82 `c
-> 50 `c
-> 48 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 51 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 82 `c
-> 53 `c
-> 48 `c
-> 44 `c
-> 32 `c
-> 52 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 82 `c
-> 49 `c
-> 48 `c
-> 48 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 53 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 82 `c
-> 50 `c
-> 48 `c
-> 48 `c
-> 0 `c
..
]
"96
[; ;./lcd.h: 96: const uint8_t tenrand[] = "   R10  ";
[v _tenrand `Cuc ~T0 @X0 -> 9 `i e ]
[i _tenrand
:U ..
-> 32 `c
-> 32 `c
-> 32 `c
-> 82 `c
-> 49 `c
-> 48 `c
-> 32 `c
-> 32 `c
-> 0 `c
..
]
"97
[; ;./lcd.h: 97: const uint8_t twentyrand[] = "  R20  ";
[v _twentyrand `Cuc ~T0 @X0 -> 8 `i e ]
[i _twentyrand
:U ..
-> 32 `c
-> 32 `c
-> 82 `c
-> 50 `c
-> 48 `c
-> 32 `c
-> 32 `c
-> 0 `c
..
]
"98
[; ;./lcd.h: 98: const uint8_t fiftyrand[] = "  R50  ";
[v _fiftyrand `Cuc ~T0 @X0 -> 8 `i e ]
[i _fiftyrand
:U ..
-> 32 `c
-> 32 `c
-> 82 `c
-> 53 `c
-> 48 `c
-> 32 `c
-> 32 `c
-> 0 `c
..
]
"99
[; ;./lcd.h: 99: const uint8_t hundredrand[] = "  R100 ";
[v _hundredrand `Cuc ~T0 @X0 -> 8 `i e ]
[i _hundredrand
:U ..
-> 32 `c
-> 32 `c
-> 82 `c
-> 49 `c
-> 48 `c
-> 48 `c
-> 32 `c
-> 0 `c
..
]
"100
[; ;./lcd.h: 100: const uint8_t twohundredrand[] = "  R200 ";
[v _twohundredrand `Cuc ~T0 @X0 -> 8 `i e ]
[i _twohundredrand
:U ..
-> 32 `c
-> 32 `c
-> 82 `c
-> 50 `c
-> 48 `c
-> 48 `c
-> 32 `c
-> 0 `c
..
]
"101
[; ;./lcd.h: 101: const uint8_t enabled[] = " enabled ";
[v _enabled `Cuc ~T0 @X0 -> 10 `i e ]
[i _enabled
:U ..
-> 32 `c
-> 101 `c
-> 110 `c
-> 97 `c
-> 98 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 0 `c
..
]
"102
[; ;./lcd.h: 102: const uint8_t disabled[] = " disabled";
[v _disabled `Cuc ~T0 @X0 -> 10 `i e ]
[i _disabled
:U ..
-> 32 `c
-> 100 `c
-> 105 `c
-> 115 `c
-> 97 `c
-> 98 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 0 `c
..
]
"103
[; ;./lcd.h: 103: const uint8_t creditclr[] = "Credits Cleared";
[v _creditclr `Cuc ~T0 @X0 -> 16 `i e ]
[i _creditclr
:U ..
-> 67 `c
-> 114 `c
-> 101 `c
-> 100 `c
-> 105 `c
-> 116 `c
-> 115 `c
-> 32 `c
-> 67 `c
-> 108 `c
-> 101 `c
-> 97 `c
-> 114 `c
-> 101 `c
-> 100 `c
-> 0 `c
..
]
"104
[; ;./lcd.h: 104: const uint8_t sensmsg[] = "Sensor is ";
[v _sensmsg `Cuc ~T0 @X0 -> 11 `i e ]
[i _sensmsg
:U ..
-> 83 `c
-> 101 `c
-> 110 `c
-> 115 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 105 `c
-> 115 `c
-> 32 `c
-> 0 `c
..
]
"105
[; ;./lcd.h: 105: const uint8_t onmsg[] = "On ";
[v _onmsg `Cuc ~T0 @X0 -> 4 `i e ]
[i _onmsg
:U ..
-> 79 `c
-> 110 `c
-> 32 `c
-> 0 `c
..
]
"106
[; ;./lcd.h: 106: const uint8_t offmsg[] = "Off";
[v _offmsg `Cuc ~T0 @X0 -> 4 `i e ]
[i _offmsg
:U ..
-> 79 `c
-> 102 `c
-> 102 `c
-> 0 `c
..
]
"107
[; ;./lcd.h: 107: const uint8_t clrmsg[] = "         ";
[v _clrmsg `Cuc ~T0 @X0 -> 10 `i e ]
[i _clrmsg
:U ..
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 0 `c
..
]
"108
[; ;./lcd.h: 108: const uint8_t dacmsg[] = "Sensitivity ";
[v _dacmsg `Cuc ~T0 @X0 -> 13 `i e ]
[i _dacmsg
:U ..
-> 83 `c
-> 101 `c
-> 110 `c
-> 115 `c
-> 105 `c
-> 116 `c
-> 105 `c
-> 118 `c
-> 105 `c
-> 116 `c
-> 121 `c
-> 32 `c
-> 0 `c
..
]
"109
[; ;./lcd.h: 109: const uint8_t motimemsg[] = " Press Channel Vend Button or Press       Service to Exit";
[v _motimemsg `Cuc ~T0 @X0 -> 58 `i e ]
[i _motimemsg
:U ..
-> 32 `c
-> 80 `c
-> 114 `c
-> 101 `c
-> 115 `c
-> 115 `c
-> 32 `c
-> 67 `c
-> 104 `c
-> 97 `c
-> 110 `c
-> 110 `c
-> 101 `c
-> 108 `c
-> 32 `c
-> 86 `c
-> 101 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 66 `c
-> 117 `c
-> 116 `c
-> 116 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 80 `c
-> 114 `c
-> 101 `c
-> 115 `c
-> 115 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 114 `c
-> 118 `c
-> 105 `c
-> 99 `c
-> 101 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 69 `c
-> 120 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
"110
[; ;./lcd.h: 110: const uint8_t settimemsg[] = "Press 1 = + or 2 = -  Press 8 to Exit";
[v _settimemsg `Cuc ~T0 @X0 -> 38 `i e ]
[i _settimemsg
:U ..
-> 80 `c
-> 114 `c
-> 101 `c
-> 115 `c
-> 115 `c
-> 32 `c
-> 49 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 43 `c
-> 32 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 50 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 32 `c
-> 80 `c
-> 114 `c
-> 101 `c
-> 115 `c
-> 115 `c
-> 32 `c
-> 56 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 69 `c
-> 120 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
"111
[; ;./lcd.h: 111: const uint8_t chanlinkmsg[] = "Push Button to Link Push again to UnlinkPush Service to Exit";
[v _chanlinkmsg `Cuc ~T0 @X0 -> 61 `i e ]
[i _chanlinkmsg
:U ..
-> 80 `c
-> 117 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 66 `c
-> 117 `c
-> 116 `c
-> 116 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 76 `c
-> 105 `c
-> 110 `c
-> 107 `c
-> 32 `c
-> 80 `c
-> 117 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 97 `c
-> 103 `c
-> 97 `c
-> 105 `c
-> 110 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 85 `c
-> 110 `c
-> 108 `c
-> 105 `c
-> 110 `c
-> 107 `c
-> 80 `c
-> 117 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 114 `c
-> 118 `c
-> 105 `c
-> 99 `c
-> 101 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 69 `c
-> 120 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
"112
[; ;./lcd.h: 112: const uint8_t chanresetmsg[] = "Reset to Default    Start Again";
[v _chanresetmsg `Cuc ~T0 @X0 -> 32 `i e ]
[i _chanresetmsg
:U ..
-> 82 `c
-> 101 `c
-> 115 `c
-> 101 `c
-> 116 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 68 `c
-> 101 `c
-> 102 `c
-> 97 `c
-> 117 `c
-> 108 `c
-> 116 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 83 `c
-> 116 `c
-> 97 `c
-> 114 `c
-> 116 `c
-> 32 `c
-> 65 `c
-> 103 `c
-> 97 `c
-> 105 `c
-> 110 `c
-> 0 `c
..
]
"113
[; ;./lcd.h: 113: const uint8_t sensoffmsg[] = "Push 1 = On, 2 = Off, 8 = Exit";
[v _sensoffmsg `Cuc ~T0 @X0 -> 31 `i e ]
[i _sensoffmsg
:U ..
-> 80 `c
-> 117 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 49 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 79 `c
-> 110 `c
-> 44 `c
-> 32 `c
-> 50 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 79 `c
-> 102 `c
-> 102 `c
-> 44 `c
-> 32 `c
-> 56 `c
-> 32 `c
-> 61 `c
-> 32 `c
-> 69 `c
-> 120 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
"114
[; ;./lcd.h: 114: const uint8_t totalmsg[] = "Total R";
[v _totalmsg `Cuc ~T0 @X0 -> 8 `i e ]
[i _totalmsg
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 82 `c
-> 0 `c
..
]
"115
[; ;./lcd.h: 115: const uint8_t cashinmsg[] = "Cash in R";
[v _cashinmsg `Cuc ~T0 @X0 -> 10 `i e ]
[i _cashinmsg
:U ..
-> 67 `c
-> 97 `c
-> 115 `c
-> 104 `c
-> 32 `c
-> 105 `c
-> 110 `c
-> 32 `c
-> 82 `c
-> 0 `c
..
]
"116
[; ;./lcd.h: 116: const uint8_t totalvendsm[] = "Vends ";
[v _totalvendsm `Cuc ~T0 @X0 -> 7 `i e ]
[i _totalvendsm
:U ..
-> 86 `c
-> 101 `c
-> 110 `c
-> 100 `c
-> 115 `c
-> 32 `c
-> 0 `c
..
]
"117
[; ;./lcd.h: 117: const uint8_t vendispmsg[] = "Use button / Service";
[v _vendispmsg `Cuc ~T0 @X0 -> 21 `i e ]
[i _vendispmsg
:U ..
-> 85 `c
-> 115 `c
-> 101 `c
-> 32 `c
-> 98 `c
-> 117 `c
-> 116 `c
-> 116 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 47 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 114 `c
-> 118 `c
-> 105 `c
-> 99 `c
-> 101 `c
-> 0 `c
..
]
"118
[; ;./lcd.h: 118: const uint8_t clocktime[] = "Time ";
[v _clocktime `Cuc ~T0 @X0 -> 6 `i e ]
[i _clocktime
:U ..
-> 84 `c
-> 105 `c
-> 109 `c
-> 101 `c
-> 32 `c
-> 0 `c
..
]
"119
[; ;./lcd.h: 119: const uint8_t clockdate[] = "Date ";
[v _clockdate `Cuc ~T0 @X0 -> 6 `i e ]
[i _clockdate
:U ..
-> 68 `c
-> 97 `c
-> 116 `c
-> 101 `c
-> 32 `c
-> 0 `c
..
]
"121
[; ;./lcd.h: 121: uint8_t bflag;
[v _bflag `uc ~T0 @X0 1 e ]
"122
[; ;./lcd.h: 122: uint8_t lcdfunc;
[v _lcdfunc `uc ~T0 @X0 1 e ]
"123
[; ;./lcd.h: 123: uint8_t lcdata;
[v _lcdata `uc ~T0 @X0 1 e ]
"124
[; ;./lcd.h: 124: uint8_t lcdline;
[v _lcdline `uc ~T0 @X0 1 e ]
"125
[; ;./lcd.h: 125: uint8_t stradd;
[v _stradd `uc ~T0 @X0 1 e ]
"126
[; ;./lcd.h: 126: __uint24 hexnum;
[v _hexnum `um ~T0 @X0 1 e ]
"127
[; ;./lcd.h: 127: uint8_t ercode;
[v _ercode `uc ~T0 @X0 1 e ]
"128
[; ;./lcd.h: 128: uint8_t lcdaddress;
[v _lcdaddress `uc ~T0 @X0 1 e ]
"129
[; ;./lcd.h: 129: uint8_t dspposition;
[v _dspposition `uc ~T0 @X0 1 e ]
"18 ./cctalk.h
[; ;./cctalk.h: 18: const uint8_t hopadd = 0x03;
[v _hopadd `Cuc ~T0 @X0 1 e ]
[i _hopadd
-> -> 3 `i `uc
]
"20
[; ;./cctalk.h: 20: const uint8_t mastadd = 0x01;
[v _mastadd `Cuc ~T0 @X0 1 e ]
[i _mastadd
-> -> 1 `i `uc
]
"22
[; ;./cctalk.h: 22: const uint8_t cc_reset = 0x01;
[v _cc_reset `Cuc ~T0 @X0 1 e ]
[i _cc_reset
-> -> 1 `i `uc
]
"26
[; ;./cctalk.h: 26: const uint8_t cc_test = 0xA3;
[v _cc_test `Cuc ~T0 @X0 1 e ]
[i _cc_test
-> -> 163 `i `uc
]
"28
[; ;./cctalk.h: 28: const uint8_t cc_enable =0xA4;
[v _cc_enable `Cuc ~T0 @X0 1 e ]
[i _cc_enable
-> -> 164 `i `uc
]
"31
[; ;./cctalk.h: 31: const uint8_t cc_status = 0xA6;
[v _cc_status `Cuc ~T0 @X0 1 e ]
[i _cc_status
-> -> 166 `i `uc
]
"34
[; ;./cctalk.h: 34: const uint8_t cc_pay = 0xA7;
[v _cc_pay `Cuc ~T0 @X0 1 e ]
[i _cc_pay
-> -> 167 `i `uc
]
"36
[; ;./cctalk.h: 36: const uint8_t cc_countrq = 0xA8;
[v _cc_countrq `Cuc ~T0 @X0 1 e ]
[i _cc_countrq
-> -> 168 `i `uc
]
"38
[; ;./cctalk.h: 38: const uint8_t cc_stop = 0xAC;
[v _cc_stop `Cuc ~T0 @X0 1 e ]
[i _cc_stop
-> -> 172 `i `uc
]
"40
[; ;./cctalk.h: 40: const uint8_t cc_level = 0xEC;
[v _cc_level `Cuc ~T0 @X0 1 e ]
[i _cc_level
-> -> 236 `i `uc
]
"42
[; ;./cctalk.h: 42: const uint8_t cc_pin = 0xDA;
[v _cc_pin `Cuc ~T0 @X0 1 e ]
[i _cc_pin
-> -> 218 `i `uc
]
"44
[; ;./cctalk.h: 44: const uint8_t cc_newpin = 0xDB;
[v _cc_newpin `Cuc ~T0 @X0 1 e ]
[i _cc_newpin
-> -> 219 `i `uc
]
"47
[; ;./cctalk.h: 47: const uint8_t cc_serial = 0xF2;
[v _cc_serial `Cuc ~T0 @X0 1 e ]
[i _cc_serial
-> -> 242 `i `uc
]
"49
[; ;./cctalk.h: 49: const uint8_t cc_adpoll = 0xFD;
[v _cc_adpoll `Cuc ~T0 @X0 1 e ]
[i _cc_adpoll
-> -> 253 `i `uc
]
"51
[; ;./cctalk.h: 51: const uint8_t cc_poll = 0xFE;
[v _cc_poll `Cuc ~T0 @X0 1 e ]
[i _cc_poll
-> -> 254 `i `uc
]
"53
[; ;./cctalk.h: 53: uint8_t dest;
[v _dest `uc ~T0 @X0 1 e ]
"54
[; ;./cctalk.h: 54: uint8_t nobytes;
[v _nobytes `uc ~T0 @X0 1 e ]
"55
[; ;./cctalk.h: 55: uint8_t command;
[v _command `uc ~T0 @X0 1 e ]
"58
[; ;./cctalk.h: 58: uint8_t hpserial[3];
[v _hpserial `uc ~T0 @X0 -> 3 `i e ]
"70
[; ;./cctalk.h: 70: }cctflags;
[v _cctflags `S1490 ~T0 @X0 1 e ]
"15 ./hopper.h
[; ;./hopper.h: 15: uint8_t change = 0;
[v _change `uc ~T0 @X0 1 e ]
[i _change
-> -> 0 `i `uc
]
"16
[; ;./hopper.h: 16: uint8_t outcoins;
[v _outcoins `uc ~T0 @X0 1 e ]
"17
[; ;./hopper.h: 17: signed char hopercount = 3;
[v _hopercount `c ~T0 @X0 1 e ]
[i _hopercount
-> -> 3 `i `c
]
"21 ./vend.h
[; ;./vend.h: 21: volatile uint8_t credit;
[v _credit `Vuc ~T0 @X0 1 e ]
"22
[; ;./vend.h: 22: volatile uint8_t cash;
[v _cash `Vuc ~T0 @X0 1 e ]
"23
[; ;./vend.h: 23: volatile uint8_t buttons;
[v _buttons `Vuc ~T0 @X0 1 e ]
"24
[; ;./vend.h: 24: volatile uint8_t vendprice;
[v _vendprice `Vuc ~T0 @X0 1 e ]
"25
[; ;./vend.h: 25: volatile uint8_t sensorval;
[v _sensorval `Vuc ~T0 @X0 1 e ]
"26
[; ;./vend.h: 26: volatile uint8_t vcash[2];
[v _vcash `Vuc ~T0 @X0 -> 2 `i e ]
"27
[; ;./vend.h: 27: volatile uint8_t nvcash[3];
[v _nvcash `Vuc ~T0 @X0 -> 3 `i e ]
"28
[; ;./vend.h: 28: volatile uint8_t tvends[8];
[v _tvends `Vuc ~T0 @X0 -> 8 `i e ]
"29
[; ;./vend.h: 29: volatile uint8_t vcashout[2];
[v _vcashout `Vuc ~T0 @X0 -> 2 `i e ]
"30
[; ;./vend.h: 30: volatile uint16_t pvcash;
[v _pvcash `Vus ~T0 @X0 1 e ]
"31
[; ;./vend.h: 31: volatile __uint24 pnvcash;
[v _pnvcash `Vum ~T0 @X0 1 e ]
"32
[; ;./vend.h: 32: volatile uint8_t senspos;
[v _senspos `Vuc ~T0 @X0 1 e ]
"33
[; ;./vend.h: 33: volatile uint8_t dummy[8];
[v _dummy `Vuc ~T0 @X0 -> 8 `i e ]
"34
[; ;./vend.h: 34: volatile uint8_t pricevend[8];
[v _pricevend `Vuc ~T0 @X0 -> 8 `i e ]
"35
[; ;./vend.h: 35: volatile uint8_t highprice;
[v _highprice `Vuc ~T0 @X0 1 e ]
"36
[; ;./vend.h: 36: volatile uint8_t lowprice;
[v _lowprice `Vuc ~T0 @X0 1 e ]
"37
[; ;./vend.h: 37: volatile uint8_t chanmask;
[v _chanmask `Vuc ~T0 @X0 1 e ]
"38
[; ;./vend.h: 38: volatile uint8_t errormask;
[v _errormask `Vuc ~T0 @X0 1 e ]
"39
[; ;./vend.h: 39: volatile uint8_t channel;
[v _channel `Vuc ~T0 @X0 1 e ]
"42
[; ;./vend.h: 42: const uint16_t second1 = 0xE1BA ;
[v _second1 `Cus ~T0 @X0 1 e ]
[i _second1
-> -> 57786 `ui `us
]
"44
[; ;./vend.h: 44: const uint16_t second_5 = 0x0F23 ;
[v _second_5 `Cus ~T0 @X0 1 e ]
[i _second_5
-> -> 3875 `i `us
]
"46
[; ;./vend.h: 46: const uint16_t secondadd = 0x1E46 ;
[v _secondadd `Cus ~T0 @X0 1 e ]
[i _secondadd
-> -> 7750 `i `us
]
"50
[; ;./vend.h: 50: const uint16_t credmem = 0x00;
[v _credmem `Cus ~T0 @X0 1 e ]
[i _credmem
-> -> 0 `i `us
]
"52
[; ;./vend.h: 52: const uint16_t cashinv = 0x02;
[v _cashinv `Cus ~T0 @X0 1 e ]
[i _cashinv
-> -> 2 `i `us
]
"54
[; ;./vend.h: 54: const uint16_t vendstore = 0x04;
[v _vendstore `Cus ~T0 @X0 1 e ]
[i _vendstore
-> -> 4 `i `us
]
"56
[; ;./vend.h: 56: const uint16_t cashint = 0x0C;
[v _cashint `Cus ~T0 @X0 1 e ]
[i _cashint
-> -> 12 `i `us
]
"58
[; ;./vend.h: 58: const uint16_t pricestore = 0x0F;
[v _pricestore `Cus ~T0 @X0 1 e ]
[i _pricestore
-> -> 15 `i `us
]
"60
[; ;./vend.h: 60: const uint16_t venderrors = 0x17;
[v _venderrors `Cus ~T0 @X0 1 e ]
[i _venderrors
-> -> 23 `i `us
]
"62
[; ;./vend.h: 62: const uint16_t notebits = 0x18;
[v _notebits `Cus ~T0 @X0 1 e ]
[i _notebits
-> -> 24 `i `us
]
"65
[; ;./vend.h: 65: const uint16_t sensval = 0x19;
[v _sensval `Cus ~T0 @X0 1 e ]
[i _sensval
-> -> 25 `i `us
]
"67
[; ;./vend.h: 67: const uint16_t cashoutv = 0x1A;
[v _cashoutv `Cus ~T0 @X0 1 e ]
[i _cashoutv
-> -> 26 `i `us
]
"69
[; ;./vend.h: 69: const uint16_t hopcoin = 0x1C;
[v _hopcoin `Cus ~T0 @X0 1 e ]
[i _hopcoin
-> -> 28 `i `us
]
"71
[; ;./vend.h: 71: const uint16_t chan1linkbits = 0x1D;
[v _chan1linkbits `Cus ~T0 @X0 1 e ]
[i _chan1linkbits
-> -> 29 `i `us
]
"72
[; ;./vend.h: 72: const uint16_t chan2linkbits = 0x1E;
[v _chan2linkbits `Cus ~T0 @X0 1 e ]
[i _chan2linkbits
-> -> 30 `i `us
]
"73
[; ;./vend.h: 73: const uint16_t chan3linkbits = 0x1F;
[v _chan3linkbits `Cus ~T0 @X0 1 e ]
[i _chan3linkbits
-> -> 31 `i `us
]
"74
[; ;./vend.h: 74: const uint16_t chan4linkbits = 0x20;
[v _chan4linkbits `Cus ~T0 @X0 1 e ]
[i _chan4linkbits
-> -> 32 `i `us
]
"75
[; ;./vend.h: 75: const uint16_t chan5linkbits = 0x21;
[v _chan5linkbits `Cus ~T0 @X0 1 e ]
[i _chan5linkbits
-> -> 33 `i `us
]
"76
[; ;./vend.h: 76: const uint16_t chan6linkbits = 0x22;
[v _chan6linkbits `Cus ~T0 @X0 1 e ]
[i _chan6linkbits
-> -> 34 `i `us
]
"77
[; ;./vend.h: 77: const uint16_t chan7linkbits = 0x23;
[v _chan7linkbits `Cus ~T0 @X0 1 e ]
[i _chan7linkbits
-> -> 35 `i `us
]
"78
[; ;./vend.h: 78: const uint16_t chan8linkbits = 0x24;
[v _chan8linkbits `Cus ~T0 @X0 1 e ]
[i _chan8linkbits
-> -> 36 `i `us
]
"80
[; ;./vend.h: 80: const uint16_t sensorflags = 0x25;
[v _sensorflags `Cus ~T0 @X0 1 e ]
[i _sensorflags
-> -> 37 `i `us
]
"83
[; ;./vend.h: 83: const uint16_t chan1time = 0x26;
[v _chan1time `Cus ~T0 @X0 1 e ]
[i _chan1time
-> -> 38 `i `us
]
"84
[; ;./vend.h: 84: const uint16_t chan2time = 0x27;
[v _chan2time `Cus ~T0 @X0 1 e ]
[i _chan2time
-> -> 39 `i `us
]
"85
[; ;./vend.h: 85: const uint16_t chan3time = 0x28;
[v _chan3time `Cus ~T0 @X0 1 e ]
[i _chan3time
-> -> 40 `i `us
]
"86
[; ;./vend.h: 86: const uint16_t chan4time = 0x29;
[v _chan4time `Cus ~T0 @X0 1 e ]
[i _chan4time
-> -> 41 `i `us
]
"87
[; ;./vend.h: 87: const uint16_t chan5time = 0x2A;
[v _chan5time `Cus ~T0 @X0 1 e ]
[i _chan5time
-> -> 42 `i `us
]
"88
[; ;./vend.h: 88: const uint16_t chan6time = 0x2B;
[v _chan6time `Cus ~T0 @X0 1 e ]
[i _chan6time
-> -> 43 `i `us
]
"89
[; ;./vend.h: 89: const uint16_t chan7time = 0x2C;
[v _chan7time `Cus ~T0 @X0 1 e ]
[i _chan7time
-> -> 44 `i `us
]
"90
[; ;./vend.h: 90: const uint16_t chan8time = 0x2D;
[v _chan8time `Cus ~T0 @X0 1 e ]
[i _chan8time
-> -> 45 `i `us
]
"92
[; ;./vend.h: 92: const uint16_t nosentime = 0x2E;
[v _nosentime `Cus ~T0 @X0 1 e ]
[i _nosentime
-> -> 46 `i `us
]
"94
[; ;./vend.h: 94: const uint16_t hoperror = 0x2F;
[v _hoperror `Cus ~T0 @X0 1 e ]
[i _hoperror
-> -> 47 `i `us
]
"106
[; ;./vend.h: 106: } senschk;
[v _senschk `S1491 ~T0 @X0 1 e ]
"121
[; ;./vend.h: 121: } venderr;
[v _venderr `S1492 ~T0 @X0 1 e ]
"136
[; ;./vend.h: 136: } chanlink1 __attribute__((address(0x003)));
[v _chanlink1 `S1493 ~T0 @X0 1 e@3 ]
"148
[; ;./vend.h: 148: } chanlink2 __attribute__((address(0x004)));
[v _chanlink2 `S1494 ~T0 @X0 1 e@4 ]
"160
[; ;./vend.h: 160: } chanlink3 __attribute__((address(0x005)));
[v _chanlink3 `S1495 ~T0 @X0 1 e@5 ]
"172
[; ;./vend.h: 172: } chanlink4 __attribute__((address(0x006)));
[v _chanlink4 `S1496 ~T0 @X0 1 e@6 ]
"184
[; ;./vend.h: 184: } chanlink5 __attribute__((address(0x007)));
[v _chanlink5 `S1497 ~T0 @X0 1 e@7 ]
"196
[; ;./vend.h: 196: } chanlink6 __attribute__((address(0x008)));
[v _chanlink6 `S1498 ~T0 @X0 1 e@8 ]
"208
[; ;./vend.h: 208: } chanlink7 __attribute__((address(0x009)));
[v _chanlink7 `S1499 ~T0 @X0 1 e@9 ]
"220
[; ;./vend.h: 220: } chanlink8 __attribute__((address(0x00A)));
[v _chanlink8 `S1500 ~T0 @X0 1 e@10 ]
"250
[; ;./vend.h: 250: } venflags;
[v _venflags `S1501 ~T0 @X0 1 e ]
"17 ./mdb.h
[; ;./mdb.h: 17: const uint8_t note_reset = 0x30;
[v _note_reset `Cuc ~T0 @X0 1 e ]
[i _note_reset
-> -> 48 `i `uc
]
"19
[; ;./mdb.h: 19: const uint8_t note_setup = 0x31;
[v _note_setup `Cuc ~T0 @X0 1 e ]
[i _note_setup
-> -> 49 `i `uc
]
"21
[; ;./mdb.h: 21: const uint8_t note_security = 0x32;
[v _note_security `Cuc ~T0 @X0 1 e ]
[i _note_security
-> -> 50 `i `uc
]
"23
[; ;./mdb.h: 23: const uint8_t note_poll = 0x33;
[v _note_poll `Cuc ~T0 @X0 1 e ]
[i _note_poll
-> -> 51 `i `uc
]
"25
[; ;./mdb.h: 25: const uint8_t note_type = 0x34;
[v _note_type `Cuc ~T0 @X0 1 e ]
[i _note_type
-> -> 52 `i `uc
]
"27
[; ;./mdb.h: 27: const uint8_t note_escrow = 0x35;
[v _note_escrow `Cuc ~T0 @X0 1 e ]
[i _note_escrow
-> -> 53 `i `uc
]
"29
[; ;./mdb.h: 29: const uint8_t note_stacker = 0x36;
[v _note_stacker `Cuc ~T0 @X0 1 e ]
[i _note_stacker
-> -> 54 `i `uc
]
"31
[; ;./mdb.h: 31: const uint8_t note_features = 0x33;
[v _note_features `Cuc ~T0 @X0 1 e ]
[i _note_features
-> -> 51 `i `uc
]
"33
[; ;./mdb.h: 33: const uint8_t motr_error = 0x01;
[v _motr_error `Cuc ~T0 @X0 1 e ]
[i _motr_error
-> -> 1 `i `uc
]
"34
[; ;./mdb.h: 34: const uint8_t sens_error = 0x02;
[v _sens_error `Cuc ~T0 @X0 1 e ]
[i _sens_error
-> -> 2 `i `uc
]
"35
[; ;./mdb.h: 35: const uint8_t just_busy = 0x03;
[v _just_busy `Cuc ~T0 @X0 1 e ]
[i _just_busy
-> -> 3 `i `uc
]
"36
[; ;./mdb.h: 36: const uint8_t rom_error = 0x04;
[v _rom_error `Cuc ~T0 @X0 1 e ]
[i _rom_error
-> -> 4 `i `uc
]
"37
[; ;./mdb.h: 37: const uint8_t jammed_err = 0x05;
[v _jammed_err `Cuc ~T0 @X0 1 e ]
[i _jammed_err
-> -> 5 `i `uc
]
"38
[; ;./mdb.h: 38: const uint8_t just_reset = 0x06;
[v _just_reset `Cuc ~T0 @X0 1 e ]
[i _just_reset
-> -> 6 `i `uc
]
"39
[; ;./mdb.h: 39: const uint8_t note_removed = 0x07;
[v _note_removed `Cuc ~T0 @X0 1 e ]
[i _note_removed
-> -> 7 `i `uc
]
"40
[; ;./mdb.h: 40: const uint8_t cashbox_err = 0x08;
[v _cashbox_err `Cuc ~T0 @X0 1 e ]
[i _cashbox_err
-> -> 8 `i `uc
]
"41
[; ;./mdb.h: 41: const uint8_t acept_disabled = 0x09;
[v _acept_disabled `Cuc ~T0 @X0 1 e ]
[i _acept_disabled
-> -> 9 `i `uc
]
"42
[; ;./mdb.h: 42: const uint8_t invalid_escrow = 0x0A;
[v _invalid_escrow `Cuc ~T0 @X0 1 e ]
[i _invalid_escrow
-> -> 10 `i `uc
]
"43
[; ;./mdb.h: 43: const uint8_t note_rejected = 0x0B;
[v _note_rejected `Cuc ~T0 @X0 1 e ]
[i _note_rejected
-> -> 11 `i `uc
]
"44
[; ;./mdb.h: 44: const uint8_t theft_attempt = 0x0C;
[v _theft_attempt `Cuc ~T0 @X0 1 e ]
[i _theft_attempt
-> -> 12 `i `uc
]
"47
[; ;./mdb.h: 47: uint8_t mdbdata[31];
[v _mdbdata `uc ~T0 @X0 -> 31 `i e ]
"48
[; ;./mdb.h: 48: uint8_t slvadd;
[v _slvadd `uc ~T0 @X0 1 e ]
"49
[; ;./mdb.h: 49: uint8_t mcount = 0;
[v _mcount `uc ~T0 @X0 1 e ]
[i _mcount
-> -> 0 `i `uc
]
"50
[; ;./mdb.h: 50: uint8_t notebyte;
[v _notebyte `uc ~T0 @X0 1 e ]
"51
[; ;./mdb.h: 51: uint8_t chkbyte;
[v _chkbyte `uc ~T0 @X0 1 e ]
"52
[; ;./mdb.h: 52: uint16_t dbcount=0;
[v _dbcount `us ~T0 @X0 1 e ]
[i _dbcount
-> -> 0 `i `us
]
"53
[; ;./mdb.h: 53: uint8_t notenum = 0xFF;
[v _notenum `uc ~T0 @X0 1 e ]
[i _notenum
-> -> 255 `i `uc
]
"68
[; ;./mdb.h: 68: }mdbflags;
[v _mdbflags `S1502 ~T0 @X0 1 e ]
"82
[; ;./mdb.h: 82: }noteen;
[v _noteen `S1503 ~T0 @X0 1 e ]
"83
[; ;./mdb.h: 83: volatile uint8_t noteen_byte;
[v _noteen_byte `Vuc ~T0 @X0 1 e ]
"96
[; ;./mdb.h: 96:  } errorflags;
[v _errorflags `S1504 ~T0 @X0 1 e ]
"98
[; ;./mdb.h: 98:  uint8_t mdbtxbyte;
[v _mdbtxbyte `uc ~T0 @X0 1 e ]
"13 mdb.c
[; ;mdb.c: 13: void init_mdbdata(uint8_t initdata)
[v _init_mdbdata `(v ~T0 @X0 1 ef1`uc ]
"14
[; ;mdb.c: 14: {
{
[e :U _init_mdbdata ]
"13
[; ;mdb.c: 13: void init_mdbdata(uint8_t initdata)
[v _initdata `uc ~T0 @X0 1 r1 ]
"14
[; ;mdb.c: 14: {
[f ]
"15
[; ;mdb.c: 15:     char i = 0;
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
"16
[; ;mdb.c: 16:     while(i < 32)
[e $U 1506  ]
[e :U 1507 ]
"17
[; ;mdb.c: 17:     {
{
"18
[; ;mdb.c: 18:         mdbdata[i] = initdata;
[e = *U + &U _mdbdata * -> _i `ux -> -> # *U &U _mdbdata `ui `ux _initdata ]
"19
[; ;mdb.c: 19:         i++;
[e ++ _i -> -> 1 `i `uc ]
"20
[; ;mdb.c: 20:     }
}
[e :U 1506 ]
"16
[; ;mdb.c: 16:     while(i < 32)
[e $ < -> _i `i -> 32 `i 1507  ]
[e :U 1508 ]
"21
[; ;mdb.c: 21:     init_pricestore();
[e ( _init_pricestore ..  ]
"22
[; ;mdb.c: 22: }
[e :UE 1505 ]
}
"24
[; ;mdb.c: 24: void mdb_init(void)
[v _mdb_init `(v ~T0 @X0 1 ef ]
"25
[; ;mdb.c: 25: {
{
[e :U _mdb_init ]
[f ]
"26
[; ;mdb.c: 26:     _delay((unsigned long)((250)*(64000000/4000.0)));
[e ( __delay (1 -> * -> -> 250 `i `d / -> -> 64000000 `l `d .4000.0 `ul ]
"27
[; ;mdb.c: 27:     noteen_byte = DATAEE_ReadByte(notebits);
[e = _noteen_byte ( _DATAEE_ReadByte (1 _notebits ]
"28
[; ;mdb.c: 28:     ((uint8_t*) &noteen)[0] = noteen_byte;
[e = *U + -> &U _noteen `*uc * -> -> 0 `i `x -> -> # *U -> &U _noteen `*uc `i `x _noteen_byte ]
"29
[; ;mdb.c: 29:     eusartmdb_Initialize();
[e ( _eusartmdb_Initialize ..  ]
"30
[; ;mdb.c: 30:     mdbflags.noteerr = 0;
[e = . _mdbflags 1 -> -> 0 `i `uc ]
"31
[; ;mdb.c: 31:     mdbflags.isdata = 0;
[e = . _mdbflags 0 -> -> 0 `i `uc ]
"32
[; ;mdb.c: 32:     mdb_reset();
[e ( _mdb_reset ..  ]
"33
[; ;mdb.c: 33:     mdb_noten();
[e ( _mdb_noten ..  ]
"34
[; ;mdb.c: 34:     mdb_security();
[e ( _mdb_security ..  ]
"35
[; ;mdb.c: 35:     uint8_t i = mdb_comm(note_poll, 0x00);
[v _i `uc ~T0 @X0 1 a ]
[e = _i ( _mdb_comm (2 , _note_poll -> -> 0 `i `uc ]
"37
[; ;mdb.c: 37: }
[e :UE 1509 ]
}
"39
[; ;mdb.c: 39: uint8_t mdb_reset(void)
[v _mdb_reset `(uc ~T0 @X0 1 ef ]
"40
[; ;mdb.c: 40: {
{
[e :U _mdb_reset ]
[f ]
"44
[; ;mdb.c: 44:     mdbflags.timeout = 1;
[e = . _mdbflags 3 -> -> 1 `i `uc ]
"45
[; ;mdb.c: 45:     while(mdbflags.timeout)
[e $U 1511  ]
[e :U 1512 ]
"46
[; ;mdb.c: 46:     {
{
"47
[; ;mdb.c: 47:         uint8_t i = mdb_comm(note_reset, 0x00);
[v _i `uc ~T0 @X0 1 a ]
[e = _i ( _mdb_comm (2 , _note_reset -> -> 0 `i `uc ]
"48
[; ;mdb.c: 48:     }
}
[e :U 1511 ]
"45
[; ;mdb.c: 45:     while(mdbflags.timeout)
[e $ != -> . _mdbflags 3 `i -> 0 `i 1512  ]
[e :U 1513 ]
"49
[; ;mdb.c: 49:     __asm("nop");
[; <" nop ;# ">
"50
[; ;mdb.c: 50:     uint8_t i = mdb_comm(note_poll, 0x00);
[v _i `uc ~T0 @X0 1 a ]
[e = _i ( _mdb_comm (2 , _note_poll -> -> 0 `i `uc ]
"51
[; ;mdb.c: 51:     if(mdbdata[--i] == just_reset)
[e $ ! == -> *U + &U _mdbdata * -> =- _i -> -> 1 `i `uc `ux -> -> # *U &U _mdbdata `ui `ux `i -> _just_reset `i 1514  ]
"52
[; ;mdb.c: 52:     {
{
"54
[; ;mdb.c: 54:         i = mdb_comm(note_poll, 0x00);
[e = _i ( _mdb_comm (2 , _note_poll -> -> 0 `i `uc ]
"55
[; ;mdb.c: 55:     }
}
[e :U 1514 ]
"57
[; ;mdb.c: 57:     return i;
[e ) _i ]
[e $UE 1510  ]
"58
[; ;mdb.c: 58: }
[e :UE 1510 ]
}
"60
[; ;mdb.c: 60: void set_notes(void)
[v _set_notes `(v ~T0 @X0 1 ef ]
"61
[; ;mdb.c: 61: {
{
[e :U _set_notes ]
[f ]
"62
[; ;mdb.c: 62:     lcd_string(setnotes, line1);
[e ( _lcd_string (2 , -> &U _setnotes `*uc -> _line1 `uc ]
"63
[; ;mdb.c: 63:     mdbflags.noteset = 1;
[e = . _mdbflags 5 -> -> 1 `i `uc ]
"64
[; ;mdb.c: 64:     mdbflags.endis = 1;
[e = . _mdbflags 6 -> -> 1 `i `uc ]
"65
[; ;mdb.c: 65:     while(mdbflags.noteset)
[e $U 1516  ]
[e :U 1517 ]
"66
[; ;mdb.c: 66:     {
{
"67
[; ;mdb.c: 67:         buttons = butindb();
[e = _buttons ( _butindb ..  ]
"68
[; ;mdb.c: 68:         notenum = buttons;
[e = _notenum _buttons ]
"69
[; ;mdb.c: 69:         switch(buttons)
[e $U 1520  ]
"70
[; ;mdb.c: 70:         {
{
"72
[; ;mdb.c: 72:             case 0x01 : dspposition = displ_note(tenrand);
[e :U 1521 ]
[e = _dspposition ( _displ_note (1 -> &U _tenrand `*uc ]
"73
[; ;mdb.c: 73:             enable_notes(0x01);
[e ( _enable_notes (1 -> -> 1 `i `uc ]
"74
[; ;mdb.c: 74:             break;
[e $U 1519  ]
"76
[; ;mdb.c: 76:             case 0x02 : dspposition = displ_note(twentyrand);
[e :U 1522 ]
[e = _dspposition ( _displ_note (1 -> &U _twentyrand `*uc ]
"77
[; ;mdb.c: 77:             enable_notes(0x02);
[e ( _enable_notes (1 -> -> 2 `i `uc ]
"78
[; ;mdb.c: 78:             break;
[e $U 1519  ]
"80
[; ;mdb.c: 80:             case 0x04 : dspposition = displ_note(fiftyrand);
[e :U 1523 ]
[e = _dspposition ( _displ_note (1 -> &U _fiftyrand `*uc ]
"81
[; ;mdb.c: 81:             enable_notes(0x04);
[e ( _enable_notes (1 -> -> 4 `i `uc ]
"82
[; ;mdb.c: 82:             break;
[e $U 1519  ]
"84
[; ;mdb.c: 84:             case 0x08 : dspposition = displ_note(hundredrand);
[e :U 1524 ]
[e = _dspposition ( _displ_note (1 -> &U _hundredrand `*uc ]
"85
[; ;mdb.c: 85:             enable_notes(0x08);
[e ( _enable_notes (1 -> -> 8 `i `uc ]
"86
[; ;mdb.c: 86:             break;
[e $U 1519  ]
"88
[; ;mdb.c: 88:             case 0x10 : dspposition = displ_note(twohundredrand);
[e :U 1525 ]
[e = _dspposition ( _displ_note (1 -> &U _twohundredrand `*uc ]
"89
[; ;mdb.c: 89:             enable_notes(0x10);
[e ( _enable_notes (1 -> -> 16 `i `uc ]
"90
[; ;mdb.c: 90:             break;
[e $U 1519  ]
"92
[; ;mdb.c: 92:             case 0x80 : lcd_string(servmsg, line1);
[e :U 1526 ]
[e ( _lcd_string (2 , -> &U _servmsg `*uc -> _line1 `uc ]
"93
[; ;mdb.c: 93:             mdbflags.noteset = 0;
[e = . _mdbflags 5 -> -> 0 `i `uc ]
"94
[; ;mdb.c: 94:             default : break;
[e :U 1527 ]
[e $U 1519  ]
"95
[; ;mdb.c: 95:         }
}
[e $U 1519  ]
[e :U 1520 ]
[e [\ -> _buttons `i , $ -> 1 `i 1521
 , $ -> 2 `i 1522
 , $ -> 4 `i 1523
 , $ -> 8 `i 1524
 , $ -> 16 `i 1525
 , $ -> 128 `i 1526
 1527 ]
[e :U 1519 ]
"96
[; ;mdb.c: 96:         ((uint8_t*) &noteen)[0] = noteen_byte;
[e = *U + -> &U _noteen `*uc * -> -> 0 `i `x -> -> # *U -> &U _noteen `*uc `i `x _noteen_byte ]
"97
[; ;mdb.c: 97:         __asm("nop");
[; <" nop ;# ">
"98
[; ;mdb.c: 98:     }
}
[e :U 1516 ]
"65
[; ;mdb.c: 65:     while(mdbflags.noteset)
[e $ != -> . _mdbflags 5 `i -> 0 `i 1517  ]
[e :U 1518 ]
"99
[; ;mdb.c: 99: }
[e :UE 1515 ]
}
"101
[; ;mdb.c: 101: void enable_notes(uint8_t notenum)
[v _enable_notes `(v ~T0 @X0 1 ef1`uc ]
"102
[; ;mdb.c: 102: {
{
[e :U _enable_notes ]
"101
[; ;mdb.c: 101: void enable_notes(uint8_t notenum)
[v _notenum `uc ~T0 @X0 1 r1 ]
"102
[; ;mdb.c: 102: {
[f ]
"103
[; ;mdb.c: 103:     mdbflags.endis = 1;
[e = . _mdbflags 6 -> -> 1 `i `uc ]
"104
[; ;mdb.c: 104:     displ_nendis(notenum);
[e ( _displ_nendis (1 _notenum ]
"105
[; ;mdb.c: 105:     while(mdbflags.endis)
[e $U 1529  ]
[e :U 1530 ]
"106
[; ;mdb.c: 106:     {
{
"107
[; ;mdb.c: 107:         buttons = butindb();
[e = _buttons ( _butindb ..  ]
"108
[; ;mdb.c: 108:         switch(buttons)
[e $U 1533  ]
"109
[; ;mdb.c: 109:         {
{
"110
[; ;mdb.c: 110:             case 0x01 : noteen_byte = noteen_byte | notenum;
[e :U 1534 ]
[e = _noteen_byte -> | -> _noteen_byte `i -> _notenum `i `uc ]
"111
[; ;mdb.c: 111:             save_notes();
[e ( _save_notes ..  ]
"112
[; ;mdb.c: 112:             displ_nendis(notenum);
[e ( _displ_nendis (1 _notenum ]
"113
[; ;mdb.c: 113:             break;
[e $U 1532  ]
"114
[; ;mdb.c: 114:             case 0x02 : noteen_byte = noteen_byte & ~notenum;
[e :U 1535 ]
[e = _noteen_byte -> & -> _noteen_byte `i ~ -> _notenum `i `uc ]
"115
[; ;mdb.c: 115:             save_notes();
[e ( _save_notes ..  ]
"116
[; ;mdb.c: 116:             displ_nendis(notenum);
[e ( _displ_nendis (1 _notenum ]
"117
[; ;mdb.c: 117:             break;
[e $U 1532  ]
"118
[; ;mdb.c: 118:             case 0x80 : mdbflags.endis = 0;
[e :U 1536 ]
[e = . _mdbflags 6 -> -> 0 `i `uc ]
"119
[; ;mdb.c: 119:             lcd_string(setnotes, line1);
[e ( _lcd_string (2 , -> &U _setnotes `*uc -> _line1 `uc ]
"120
[; ;mdb.c: 120:             buttons = 0;
[e = _buttons -> -> 0 `i `uc ]
"121
[; ;mdb.c: 121:             default : break;
[e :U 1537 ]
[e $U 1532  ]
"122
[; ;mdb.c: 122:         }
}
[e $U 1532  ]
[e :U 1533 ]
[e [\ -> _buttons `i , $ -> 1 `i 1534
 , $ -> 2 `i 1535
 , $ -> 128 `i 1536
 1537 ]
[e :U 1532 ]
"123
[; ;mdb.c: 123:     }
}
[e :U 1529 ]
"105
[; ;mdb.c: 105:     while(mdbflags.endis)
[e $ != -> . _mdbflags 6 `i -> 0 `i 1530  ]
[e :U 1531 ]
"124
[; ;mdb.c: 124: }
[e :UE 1528 ]
}
"126
[; ;mdb.c: 126: void note_disable(void)
[v _note_disable `(v ~T0 @X0 1 ef ]
"127
[; ;mdb.c: 127: {
{
[e :U _note_disable ]
[f ]
"128
[; ;mdb.c: 128:     noteen_byte = 0x00;
[e = _noteen_byte -> -> 0 `i `uc ]
"129
[; ;mdb.c: 129:     mdb_noten();
[e ( _mdb_noten ..  ]
"130
[; ;mdb.c: 130: }
[e :UE 1538 ]
}
"132
[; ;mdb.c: 132: void save_notes(void)
[v _save_notes `(v ~T0 @X0 1 ef ]
"133
[; ;mdb.c: 133: {
{
[e :U _save_notes ]
[f ]
"134
[; ;mdb.c: 134:     DATAEE_WriteByte(notebits, noteen_byte);
[e ( _DATAEE_WriteByte (2 , _notebits _noteen_byte ]
"136
[; ;mdb.c: 136: }
[e :UE 1539 ]
}
"138
[; ;mdb.c: 138: void mdb_noten(void)
[v _mdb_noten `(v ~T0 @X0 1 ef ]
"139
[; ;mdb.c: 139: {
{
[e :U _mdb_noten ]
[f ]
"140
[; ;mdb.c: 140:     if(venflags.hiprice)
[e $ ! != -> . _venflags 20 `i -> 0 `i 1541  ]
"141
[; ;mdb.c: 141:     {
{
"142
[; ;mdb.c: 142:         noteen_byte = 0x00;
[e = _noteen_byte -> -> 0 `i `uc ]
"143
[; ;mdb.c: 143:     }
}
[e :U 1541 ]
"145
[; ;mdb.c: 145:     init_mdbdata(0x00);
[e ( _init_mdbdata (1 -> -> 0 `i `uc ]
"147
[; ;mdb.c: 147:     mcount = 3;
[e = _mcount -> -> 3 `i `uc ]
"149
[; ;mdb.c: 149:     mdbdata[0] = 0x00;
[e = *U + &U _mdbdata * -> -> -> 0 `i `ui `ux -> -> # *U &U _mdbdata `ui `ux -> -> 0 `i `uc ]
"150
[; ;mdb.c: 150:     mdbdata[1] = 0x00;
[e = *U + &U _mdbdata * -> -> -> 1 `i `ui `ux -> -> # *U &U _mdbdata `ui `ux -> -> 0 `i `uc ]
"152
[; ;mdb.c: 152:     mdbdata[2] = noteen_byte;
[e = *U + &U _mdbdata * -> -> -> 2 `i `ui `ux -> -> # *U &U _mdbdata `ui `ux _noteen_byte ]
"154
[; ;mdb.c: 154:     mdbdata[3] = 0x00;
[e = *U + &U _mdbdata * -> -> -> 3 `i `ui `ux -> -> # *U &U _mdbdata `ui `ux -> -> 0 `i `uc ]
"155
[; ;mdb.c: 155:     mcount = mdb_comm(note_type, mcount);
[e = _mcount ( _mdb_comm (2 , _note_type _mcount ]
"156
[; ;mdb.c: 156:     mdbflags.vending = 0;
[e = . _mdbflags 4 -> -> 0 `i `uc ]
"157
[; ;mdb.c: 157: }
[e :UE 1540 ]
}
"158
[; ;mdb.c: 158: void mdb_security()
[v _mdb_security `(v ~T0 @X0 1 ef ]
"159
[; ;mdb.c: 159: {
{
[e :U _mdb_security ]
[f ]
"160
[; ;mdb.c: 160:     init_mdbdata(0x00);
[e ( _init_mdbdata (1 -> -> 0 `i `uc ]
"161
[; ;mdb.c: 161:     mdb_comm(note_security, 0x01);
[e ( _mdb_comm (2 , _note_security -> -> 1 `i `uc ]
"162
[; ;mdb.c: 162: }
[e :UE 1542 ]
}
"164
[; ;mdb.c: 164: uint8_t mdb_poll(void)
[v _mdb_poll `(uc ~T0 @X0 1 ef ]
"165
[; ;mdb.c: 165: {
{
[e :U _mdb_poll ]
[f ]
"168
[; ;mdb.c: 168:     TMR3_Initialize();
[e ( _TMR3_Initialize ..  ]
"169
[; ;mdb.c: 169:     uint8_t i = mdb_comm(note_poll, 0x00);
[v _i `uc ~T0 @X0 1 a ]
[e = _i ( _mdb_comm (2 , _note_poll -> -> 0 `i `uc ]
"170
[; ;mdb.c: 170:     notebyte = mdbdata[0];
[e = _notebyte *U + &U _mdbdata * -> -> -> 0 `i `ui `ux -> -> # *U &U _mdbdata `ui `ux ]
"172
[; ;mdb.c: 172:     if((mdbdata[0] & 0x80) != 0)
[e $ ! != & -> *U + &U _mdbdata * -> -> -> 0 `i `ui `ux -> -> # *U &U _mdbdata `ui `ux `i -> 128 `i -> 0 `i 1544  ]
"173
[; ;mdb.c: 173:     {
{
"174
[; ;mdb.c: 174:         notebyte = mdbdata[0] & 0x7F;
[e = _notebyte -> & -> *U + &U _mdbdata * -> -> -> 0 `i `ui `ux -> -> # *U &U _mdbdata `ui `ux `i -> 127 `i `uc ]
"175
[; ;mdb.c: 175:         switch(notebyte)
[e $U 1546  ]
"176
[; ;mdb.c: 176:         {
{
"177
[; ;mdb.c: 177:             case 0: credit = 10;
[e :U 1547 ]
[e = _credit -> -> 10 `i `uc ]
"178
[; ;mdb.c: 178:             return credit;
[e ) _credit ]
[e $UE 1543  ]
"179
[; ;mdb.c: 179:             case 1: credit = 20;
[e :U 1548 ]
[e = _credit -> -> 20 `i `uc ]
"180
[; ;mdb.c: 180:             return credit;
[e ) _credit ]
[e $UE 1543  ]
"181
[; ;mdb.c: 181:             case 2: credit = 50;
[e :U 1549 ]
[e = _credit -> -> 50 `i `uc ]
"182
[; ;mdb.c: 182:             return credit;
[e ) _credit ]
[e $UE 1543  ]
"183
[; ;mdb.c: 183:             case 3: credit = 100;
[e :U 1550 ]
[e = _credit -> -> 100 `i `uc ]
"184
[; ;mdb.c: 184:             return credit;
[e ) _credit ]
[e $UE 1543  ]
"185
[; ;mdb.c: 185:             case 4: credit = 200;
[e :U 1551 ]
[e = _credit -> -> 200 `i `uc ]
"186
[; ;mdb.c: 186:             return credit;
[e ) _credit ]
[e $UE 1543  ]
"187
[; ;mdb.c: 187:             default: credit = 0x10;
[e :U 1552 ]
[e = _credit -> -> 16 `i `uc ]
"188
[; ;mdb.c: 188:             mdbflags.noteerr = 1;
[e = . _mdbflags 1 -> -> 1 `i `uc ]
"189
[; ;mdb.c: 189:             return credit;
[e ) _credit ]
[e $UE 1543  ]
"190
[; ;mdb.c: 190:         }
}
[e $U 1545  ]
[e :U 1546 ]
[e [\ -> _notebyte `i , $ -> 0 `i 1547
 , $ -> 1 `i 1548
 , $ -> 2 `i 1549
 , $ -> 3 `i 1550
 , $ -> 4 `i 1551
 1552 ]
[e :U 1545 ]
"191
[; ;mdb.c: 191:     }
}
[e $U 1553  ]
"192
[; ;mdb.c: 192:     else
[e :U 1544 ]
"193
[; ;mdb.c: 193:     {
{
"194
[; ;mdb.c: 194:         switch(mdbdata[0])
[e $U 1555  ]
"195
[; ;mdb.c: 195:         {
{
"197
[; ;mdb.c: 197:             case 0x00: credit = 0;
[e :U 1556 ]
[e = _credit -> -> 0 `i `uc ]
"198
[; ;mdb.c: 198:             return credit;
[e ) _credit ]
[e $UE 1543  ]
"200
[; ;mdb.c: 200:             case 0x01:credit = 0x01;
[e :U 1557 ]
[e = _credit -> -> 1 `i `uc ]
"201
[; ;mdb.c: 201:             break;
[e $U 1554  ]
"203
[; ;mdb.c: 203:             case 0x02:credit = 0x02;
[e :U 1558 ]
[e = _credit -> -> 2 `i `uc ]
"204
[; ;mdb.c: 204:             break;
[e $U 1554  ]
"206
[; ;mdb.c: 206:             case 0x03:credit = 0x00;
[e :U 1559 ]
[e = _credit -> -> 0 `i `uc ]
"207
[; ;mdb.c: 207:             mdbflags.noteerr = 0;
[e = . _mdbflags 1 -> -> 0 `i `uc ]
"208
[; ;mdb.c: 208:             return credit;
[e ) _credit ]
[e $UE 1543  ]
"210
[; ;mdb.c: 210:             case 0x04:credit = 0x04;
[e :U 1560 ]
[e = _credit -> -> 4 `i `uc ]
"211
[; ;mdb.c: 211:             break;
[e $U 1554  ]
"213
[; ;mdb.c: 213:             case 0x05:credit = 0x05;
[e :U 1561 ]
[e = _credit -> -> 5 `i `uc ]
"214
[; ;mdb.c: 214:             break;
[e $U 1554  ]
"216
[; ;mdb.c: 216:             case 0x06:credit = 0x06;
[e :U 1562 ]
[e = _credit -> -> 6 `i `uc ]
"217
[; ;mdb.c: 217:             break;
[e $U 1554  ]
"219
[; ;mdb.c: 219:             case 0x07: credit = 0x07;
[e :U 1563 ]
[e = _credit -> -> 7 `i `uc ]
"220
[; ;mdb.c: 220:             break;
[e $U 1554  ]
"222
[; ;mdb.c: 222:             case 0x08: credit = 0x08;
[e :U 1564 ]
[e = _credit -> -> 8 `i `uc ]
"223
[; ;mdb.c: 223:             break;
[e $U 1554  ]
"225
[; ;mdb.c: 225:             case 0x09:credit = 0x09;
[e :U 1565 ]
[e = _credit -> -> 9 `i `uc ]
"226
[; ;mdb.c: 226:             break;
[e $U 1554  ]
"228
[; ;mdb.c: 228:             case 0x0A:credit = 0x0A;
[e :U 1566 ]
[e = _credit -> -> 10 `i `uc ]
"229
[; ;mdb.c: 229:             break;
[e $U 1554  ]
"231
[; ;mdb.c: 231:             case 0x0B:credit = 0x0B;
[e :U 1567 ]
[e = _credit -> -> 11 `i `uc ]
"232
[; ;mdb.c: 232:             break;
[e $U 1554  ]
"234
[; ;mdb.c: 234:             case 0x0C:credit = 0x0C;
[e :U 1568 ]
[e = _credit -> -> 12 `i `uc ]
"235
[; ;mdb.c: 235:             break;
[e $U 1554  ]
"236
[; ;mdb.c: 236:             default: credit = 0;
[e :U 1569 ]
[e = _credit -> -> 0 `i `uc ]
"237
[; ;mdb.c: 237:         }
}
[e $U 1554  ]
[e :U 1555 ]
[e [\ -> *U + &U _mdbdata * -> -> -> 0 `i `ui `ux -> -> # *U &U _mdbdata `ui `ux `i , $ -> 0 `i 1556
 , $ -> 1 `i 1557
 , $ -> 2 `i 1558
 , $ -> 3 `i 1559
 , $ -> 4 `i 1560
 , $ -> 5 `i 1561
 , $ -> 6 `i 1562
 , $ -> 7 `i 1563
 , $ -> 8 `i 1564
 , $ -> 9 `i 1565
 , $ -> 10 `i 1566
 , $ -> 11 `i 1567
 , $ -> 12 `i 1568
 1569 ]
[e :U 1554 ]
"238
[; ;mdb.c: 238:         mdbflags.noteerr = 1;
[e = . _mdbflags 1 -> -> 1 `i `uc ]
"239
[; ;mdb.c: 239:         return credit;
[e ) _credit ]
[e $UE 1543  ]
"240
[; ;mdb.c: 240:     }
}
[e :U 1553 ]
"242
[; ;mdb.c: 242: }
[e :UE 1543 ]
}
"244
[; ;mdb.c: 244: uint8_t mdb_comm(uint8_t slvadd, uint8_t mcount)
[v _mdb_comm `(uc ~T0 @X0 1 ef2`uc`uc ]
"245
[; ;mdb.c: 245: {
{
[e :U _mdb_comm ]
"244
[; ;mdb.c: 244: uint8_t mdb_comm(uint8_t slvadd, uint8_t mcount)
[v _slvadd `uc ~T0 @X0 1 r1 ]
[v _mcount `uc ~T0 @X0 1 r2 ]
"245
[; ;mdb.c: 245: {
[f ]
"247
[; ;mdb.c: 247:     uint8_t i = 0;
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
"249
[; ;mdb.c: 249:     TX1STAbits.TX9D = 1;
[e = . . _TX1STAbits 0 0 -> -> 1 `i `uc ]
"250
[; ;mdb.c: 250:     mdb_on();
[e ( _mdb_on ..  ]
"254
[; ;mdb.c: 254:     mdb_transmit(slvadd);
[e ( _mdb_transmit (1 _slvadd ]
"255
[; ;mdb.c: 255:     TX1STAbits.TX9D = 0;
[e = . . _TX1STAbits 0 0 -> -> 0 `i `uc ]
"259
[; ;mdb.c: 259:     chkbyte = slvadd;
[e = _chkbyte _slvadd ]
"260
[; ;mdb.c: 260:     if(mcount != 0)
[e $ ! != -> _mcount `i -> 0 `i 1571  ]
"261
[; ;mdb.c: 261:     {
{
"262
[; ;mdb.c: 262:         i = mcount + 1;
[e = _i -> + -> _mcount `i -> 1 `i `uc ]
"263
[; ;mdb.c: 263:         while(i != 0)
[e $U 1572  ]
[e :U 1573 ]
"264
[; ;mdb.c: 264:         {
{
"265
[; ;mdb.c: 265:             mdb_transmit(mdbdata[mcount]);
[e ( _mdb_transmit (1 *U + &U _mdbdata * -> _mcount `ux -> -> # *U &U _mdbdata `ui `ux ]
"268
[; ;mdb.c: 268:             chkbyte = chkbyte + mdbdata[mcount];
[e = _chkbyte -> + -> _chkbyte `i -> *U + &U _mdbdata * -> _mcount `ux -> -> # *U &U _mdbdata `ui `ux `i `uc ]
"269
[; ;mdb.c: 269:             i--;
[e -- _i -> -> 1 `i `uc ]
"270
[; ;mdb.c: 270:             mcount--;
[e -- _mcount -> -> 1 `i `uc ]
"271
[; ;mdb.c: 271:         }
}
[e :U 1572 ]
"263
[; ;mdb.c: 263:         while(i != 0)
[e $ != -> _i `i -> 0 `i 1573  ]
[e :U 1574 ]
"272
[; ;mdb.c: 272:     }
}
[e :U 1571 ]
"273
[; ;mdb.c: 273:     mdb_transmit(chkbyte);
[e ( _mdb_transmit (1 _chkbyte ]
"280
[; ;mdb.c: 280:     init_mdbdata(0xFF);
[e ( _init_mdbdata (1 -> -> 255 `i `uc ]
"281
[; ;mdb.c: 281:     TMR1_Initialize();
[e ( _TMR1_Initialize ..  ]
"282
[; ;mdb.c: 282:     dbcount = 0;
[e = _dbcount -> -> 0 `i `us ]
"283
[; ;mdb.c: 283:     mdbflags.isdata = 0;
[e = . _mdbflags 0 -> -> 0 `i `uc ]
"284
[; ;mdb.c: 284:     i = 0;
[e = _i -> -> 0 `i `uc ]
"286
[; ;mdb.c: 286:     while(!PIR4bits.TMR1IF && !mdbflags.isdata)
[e $U 1575  ]
[e :U 1576 ]
"287
[; ;mdb.c: 287:     {
{
"289
[; ;mdb.c: 289:         dbcount++;
[e ++ _dbcount -> -> 1 `i `us ]
"290
[; ;mdb.c: 290:         mdbflags.isdata = 0;
[e = . _mdbflags 0 -> -> 0 `i `uc ]
"293
[; ;mdb.c: 293:         while(PIR3bits.RC1IF && !mdbflags.isdata)
[e $U 1578  ]
[e :U 1579 ]
"294
[; ;mdb.c: 294:         {
{
"297
[; ;mdb.c: 297:             mdbdata[i] = EUSART1_Read();
[e = *U + &U _mdbdata * -> _i `ux -> -> # *U &U _mdbdata `ui `ux ( _EUSART1_Read ..  ]
"298
[; ;mdb.c: 298:             mdb_waitr();
[e ( _mdb_waitr ..  ]
"300
[; ;mdb.c: 300:             mdbflags.isdata = RC1STAbits.RX9D;
[e = . _mdbflags 0 . . _RC1STAbits 0 0 ]
"301
[; ;mdb.c: 301:             TMR1_Initialize();
[e ( _TMR1_Initialize ..  ]
"302
[; ;mdb.c: 302:             i++;
[e ++ _i -> -> 1 `i `uc ]
"304
[; ;mdb.c: 304:         }
}
[e :U 1578 ]
"293
[; ;mdb.c: 293:         while(PIR3bits.RC1IF && !mdbflags.isdata)
[e $ && != -> . . _PIR3bits 0 5 `i -> 0 `i ! != -> . _mdbflags 0 `i -> 0 `i 1579  ]
[e :U 1580 ]
"306
[; ;mdb.c: 306:     }
}
[e :U 1575 ]
"286
[; ;mdb.c: 286:     while(!PIR4bits.TMR1IF && !mdbflags.isdata)
[e $ && ! != -> . . _PIR4bits 0 0 `i -> 0 `i ! != -> . _mdbflags 0 `i -> 0 `i 1576  ]
[e :U 1577 ]
"308
[; ;mdb.c: 308:     i--;
[e -- _i -> -> 1 `i `uc ]
"310
[; ;mdb.c: 310:     mdbflags.timeout = PIR4bits.TMR1IF;
[e = . _mdbflags 3 . . _PIR4bits 0 0 ]
"312
[; ;mdb.c: 312:     if(mdbflags.isdata == 1 && mdbdata[i] != 0x00)
[e $ ! && == -> . _mdbflags 0 `i -> 1 `i != -> *U + &U _mdbdata * -> _i `ux -> -> # *U &U _mdbdata `ui `ux `i -> 0 `i 1581  ]
"313
[; ;mdb.c: 313:     {
{
"314
[; ;mdb.c: 314:         TX1STAbits.TX9D = 1;
[e = . . _TX1STAbits 0 0 -> -> 1 `i `uc ]
"315
[; ;mdb.c: 315:         mdb_on();
[e ( _mdb_on ..  ]
"316
[; ;mdb.c: 316:         mdb_transmit(0x00);
[e ( _mdb_transmit (1 -> -> 0 `i `uc ]
"318
[; ;mdb.c: 318:     }
}
[e :U 1581 ]
"320
[; ;mdb.c: 320:     mdb_on();
[e ( _mdb_on ..  ]
"322
[; ;mdb.c: 322:     return(i);
[e ) _i ]
[e $UE 1570  ]
"323
[; ;mdb.c: 323: }
[e :UE 1570 ]
}
"325
[; ;mdb.c: 325: void mdb_on(void)
[v _mdb_on `(v ~T0 @X0 1 ef ]
"326
[; ;mdb.c: 326: {
{
[e :U _mdb_on ]
[f ]
"331
[; ;mdb.c: 331:     LATCbits.LATC0 = 1;
[e = . . _LATCbits 0 0 -> -> 1 `i `uc ]
"335
[; ;mdb.c: 335: }
[e :UE 1582 ]
}
"338
[; ;mdb.c: 338: void mdb_waitx(void)
[v _mdb_waitx `(v ~T0 @X0 1 ef ]
"339
[; ;mdb.c: 339: {
{
[e :U _mdb_waitx ]
[f ]
"340
[; ;mdb.c: 340:     while(TX1STAbits.TRMT == 0)
[e $U 1584  ]
[e :U 1585 ]
"341
[; ;mdb.c: 341:     {
{
"343
[; ;mdb.c: 343:     }
}
[e :U 1584 ]
"340
[; ;mdb.c: 340:     while(TX1STAbits.TRMT == 0)
[e $ == -> . . _TX1STAbits 0 1 `i -> 0 `i 1585  ]
[e :U 1586 ]
"344
[; ;mdb.c: 344: }
[e :UE 1583 ]
}
"346
[; ;mdb.c: 346: void mdb_waitr(void)
[v _mdb_waitr `(v ~T0 @X0 1 ef ]
"347
[; ;mdb.c: 347: {
{
[e :U _mdb_waitr ]
[f ]
"348
[; ;mdb.c: 348:     while(BAUD1CONbits.RCIDL == 0)
[e $U 1588  ]
[e :U 1589 ]
"349
[; ;mdb.c: 349:     {
{
"351
[; ;mdb.c: 351:     }
}
[e :U 1588 ]
"348
[; ;mdb.c: 348:     while(BAUD1CONbits.RCIDL == 0)
[e $ == -> . . _BAUD1CONbits 0 6 `i -> 0 `i 1589  ]
[e :U 1590 ]
"352
[; ;mdb.c: 352: }
[e :UE 1587 ]
}
"354
[; ;mdb.c: 354: void mdb_test(void)
[v _mdb_test `(v ~T0 @X0 1 ef ]
"355
[; ;mdb.c: 355: {
{
[e :U _mdb_test ]
[f ]
"356
[; ;mdb.c: 356:     uint8_t i = 0;
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
"357
[; ;mdb.c: 357:     uint8_t x = note_reset;
[v _x `uc ~T0 @X0 1 a ]
[e = _x _note_reset ]
"358
[; ;mdb.c: 358:     TX1STAbits.TXEN = 1;
[e = . . _TX1STAbits 0 5 -> -> 1 `i `uc ]
"359
[; ;mdb.c: 359:     while(i < 8)
[e $U 1592  ]
[e :U 1593 ]
"360
[; ;mdb.c: 360:     {
{
"363
[; ;mdb.c: 363:         TX1STAbits.TX9D = 1;
[e = . . _TX1STAbits 0 0 -> -> 1 `i `uc ]
"364
[; ;mdb.c: 364:         mdb_transmit(x);
[e ( _mdb_transmit (1 _x ]
"366
[; ;mdb.c: 366:         TX1STAbits.TX9D = 0;
[e = . . _TX1STAbits 0 0 -> -> 0 `i `uc ]
"367
[; ;mdb.c: 367:         mdb_transmit(x);
[e ( _mdb_transmit (1 _x ]
"369
[; ;mdb.c: 369:         TX1STAbits.TXEN = 0;
[e = . . _TX1STAbits 0 5 -> -> 0 `i `uc ]
"370
[; ;mdb.c: 370:         __asm("nop");
[; <" nop ;# ">
"371
[; ;mdb.c: 371:         mdb_ron();
[e ( _mdb_ron ..  ]
"372
[; ;mdb.c: 372:         wait_ack();
[e ( _wait_ack ..  ]
"373
[; ;mdb.c: 373:         i++;
[e ++ _i -> -> 1 `i `uc ]
"374
[; ;mdb.c: 374:         x++;
[e ++ _x -> -> 1 `i `uc ]
"375
[; ;mdb.c: 375:         TX1STAbits.TXEN = 1;
[e = . . _TX1STAbits 0 5 -> -> 1 `i `uc ]
"376
[; ;mdb.c: 376:         mdb_on();
[e ( _mdb_on ..  ]
"377
[; ;mdb.c: 377:     }
}
[e :U 1592 ]
"359
[; ;mdb.c: 359:     while(i < 8)
[e $ < -> _i `i -> 8 `i 1593  ]
[e :U 1594 ]
"378
[; ;mdb.c: 378:     TX1STAbits.TXEN = 0;
[e = . . _TX1STAbits 0 5 -> -> 0 `i `uc ]
"379
[; ;mdb.c: 379: }
[e :UE 1591 ]
}
"382
[; ;mdb.c: 382: void mdb_unlock(void)
[v _mdb_unlock `(v ~T0 @X0 1 ef ]
"383
[; ;mdb.c: 383: {
{
[e :U _mdb_unlock ]
[f ]
"384
[; ;mdb.c: 384:     _delay((unsigned long)((50)*(64000000/4000.0)));
[e ( __delay (1 -> * -> -> 50 `i `d / -> -> 64000000 `l `d .4000.0 `ul ]
"385
[; ;mdb.c: 385:     LATE = 0x00;
[e = _LATE -> -> 0 `i `uc ]
"386
[; ;mdb.c: 386:     LATD = 0x00;
[e = _LATD -> -> 0 `i `uc ]
"387
[; ;mdb.c: 387:     LATA = 0xC0;
[e = _LATA -> -> 192 `i `uc ]
"388
[; ;mdb.c: 388:     LATB = 0x00;
[e = _LATB -> -> 0 `i `uc ]
"389
[; ;mdb.c: 389:     LATC = 0x01;
[e = _LATC -> -> 1 `i `uc ]
"394
[; ;mdb.c: 394:     TRISE = 0x00;
[e = _TRISE -> -> 0 `i `uc ]
"395
[; ;mdb.c: 395:     TRISA = 0x1F;
[e = _TRISA -> -> 31 `i `uc ]
"396
[; ;mdb.c: 396:     TRISB = 0xD0;
[e = _TRISB -> -> 208 `i `uc ]
"397
[; ;mdb.c: 397:     TRISC = 0x80;
[e = _TRISC -> -> 128 `i `uc ]
"398
[; ;mdb.c: 398:     TRISD = 0x00;
[e = _TRISD -> -> 0 `i `uc ]
"403
[; ;mdb.c: 403:     ANSELC = 0x00;
[e = _ANSELC -> -> 0 `i `uc ]
"404
[; ;mdb.c: 404:     ANSELB = 0xC0;
[e = _ANSELB -> -> 192 `i `uc ]
"405
[; ;mdb.c: 405:     ANSELD = 0x00;
[e = _ANSELD -> -> 0 `i `uc ]
"406
[; ;mdb.c: 406:     ANSELE = 0x00;
[e = _ANSELE -> -> 0 `i `uc ]
"407
[; ;mdb.c: 407:     ANSELA = 0x01;
[e = _ANSELA -> -> 1 `i `uc ]
"412
[; ;mdb.c: 412:     WPUD = 0x00;
[e = _WPUD -> -> 0 `i `uc ]
"413
[; ;mdb.c: 413:     WPUE = 0x00;
[e = _WPUE -> -> 0 `i `uc ]
"414
[; ;mdb.c: 414:     WPUB = 0x00;
[e = _WPUB -> -> 0 `i `uc ]
"415
[; ;mdb.c: 415:     WPUA = 0x00;
[e = _WPUA -> -> 0 `i `uc ]
"416
[; ;mdb.c: 416:     WPUC = 0x00;
[e = _WPUC -> -> 0 `i `uc ]
"421
[; ;mdb.c: 421:     ODCONE = 0x00;
[e = _ODCONE -> -> 0 `i `uc ]
"422
[; ;mdb.c: 422:     ODCONA = 0x00;
[e = _ODCONA -> -> 0 `i `uc ]
"423
[; ;mdb.c: 423:     ODCONB = 0x00;
[e = _ODCONB -> -> 0 `i `uc ]
"424
[; ;mdb.c: 424:     ODCONC = 0x00;
[e = _ODCONC -> -> 0 `i `uc ]
"425
[; ;mdb.c: 425:     ODCOND = 0x00;
[e = _ODCOND -> -> 0 `i `uc ]
"426
[; ;mdb.c: 426:     LATC = 0x01;
[e = _LATC -> -> 1 `i `uc ]
"427
[; ;mdb.c: 427:     TRISC = 0x80;
[e = _TRISC -> -> 128 `i `uc ]
"428
[; ;mdb.c: 428:     ANSELC = 0x00;
[e = _ANSELC -> -> 0 `i `uc ]
"429
[; ;mdb.c: 429:     WPUC = 0x00;
[e = _WPUC -> -> 0 `i `uc ]
"430
[; ;mdb.c: 430:     ODCONC = 0x00;
[e = _ODCONC -> -> 0 `i `uc ]
"431
[; ;mdb.c: 431:     PPSLOCK = 0x55;
[e = _PPSLOCK -> -> 85 `i `uc ]
"432
[; ;mdb.c: 432:     PPSLOCK = 0xAA;
[e = _PPSLOCK -> -> 170 `i `uc ]
"433
[; ;mdb.c: 433:     PPSLOCKbits.PPSLOCKED = 0x00;
[e = . . _PPSLOCKbits 0 0 -> -> 0 `i `uc ]
"435
[; ;mdb.c: 435:     RX1PPSbits.RXPPS = 0x0;
[e = . . _RX1PPSbits 1 0 -> -> 0 `i `uc ]
"436
[; ;mdb.c: 436:     RC6PPS = 0x0;
[e = _RC6PPS -> -> 0 `i `uc ]
"437
[; ;mdb.c: 437:     RB5PPS = 0x0;
[e = _RB5PPS -> -> 0 `i `uc ]
"438
[; ;mdb.c: 438:     RX2PPSbits.RXPPS = 0x0;
[e = . . _RX2PPSbits 1 0 -> -> 0 `i `uc ]
"439
[; ;mdb.c: 439:     CMP1_Initialize();
[e ( _CMP1_Initialize ..  ]
"440
[; ;mdb.c: 440:     TMR3_Initialize();
[e ( _TMR3_Initialize ..  ]
"441
[; ;mdb.c: 441:     DAC1_Initialize();
[e ( _DAC1_Initialize ..  ]
"442
[; ;mdb.c: 442:     TMR5_Initialize();
[e ( _TMR5_Initialize ..  ]
"443
[; ;mdb.c: 443:     TMR1_Initialize();
[e ( _TMR1_Initialize ..  ]
"445
[; ;mdb.c: 445: }
[e :UE 1595 ]
}
"447
[; ;mdb.c: 447: void mdb_transmit(uint8_t txbyte)
[v _mdb_transmit `(v ~T0 @X0 1 ef1`uc ]
"448
[; ;mdb.c: 448: {
{
[e :U _mdb_transmit ]
"447
[; ;mdb.c: 447: void mdb_transmit(uint8_t txbyte)
[v _txbyte `uc ~T0 @X0 1 r1 ]
"448
[; ;mdb.c: 448: {
[f ]
"449
[; ;mdb.c: 449:     EUSART1_Write(txbyte);
[e ( _EUSART1_Write (1 _txbyte ]
"450
[; ;mdb.c: 450:     mdb_waitx();
[e ( _mdb_waitx ..  ]
"451
[; ;mdb.c: 451: }
[e :UE 1596 ]
}
