<!DOCTYPE html>
<html lang="en">
	<head>

		<title>Conference program - ASAP 2018</title>

		<!-- include:common-head.html -->

		<style>
			#menu-program {
				<!-- include:active-menu.css -->
			}
		</style>

	</head>
	<body>

		<div class="container">

			<!-- include:header.html -->

			<div class="row">

				<div class="col-xs-12 col-sm-8">

					<h1>Preliminary Program</h1>


					<table class="program" cellspacing="0" cellpadding="0">
						<thead class="red">
							<tr>
								<td colspan="2"><b>July 9, 2018</b></td>
							</tr>
						</thead>
						<tbody>
							<tr>
								<td>09-00 - 18.00</td>
								<td>
									<b>Bootcamp on Chisel HDL</a></b><br/>
									<i>Main Speaker:</i> David Donofrio​ ​- Lawrence Berkeley National Laboratory
									<br/>
									<p>
									<ul>
										<li>
											<a href="/docs/ChiselBootcamp.pdf" target="_blank">
												Click here for the bootcamp description
											</a>
										</li>
										<li>
											In order to register to the bootcamp, <a href="https://goo.gl/forms/qGBAeiiXwD4JMkcr1" target="_blank">complete the registration form</a>
										</li>
									</ul>
									</p>
								</td>
							</tr>
						</tbody>
						<tbody class="paper-session">
							<tr>
								<td>09.00 - 13.00</td>
								<td>Introduction and fundamentals on Chisel HDL</td>
							</tr>
							<tr>
								<td>13.00 - 14.00</td>
								<td>Lunch</td>
							</tr>
							<tr>
								<td>14.00 - 18.00</td>
								<td>Hands on session</td>
							</tr>
						</tbody>
					</table>

					<table class="program" cellspacing="0" cellpadding="0">
						<thead>
							<tr>
								<td colspan="2"><b>July 10, 2018</b></td>
							</tr>
						</thead>
						<tbody>
							<tr>
								<td>08.30 - 09.00</td>
								<td>Registration</td>
							</tr>
							<tr>
								<td>09.00 - 10.00</td>
								<td>
									<b>Keynote: </b>
									<a href="/keynote-make-sparse-fast.html">How to Make Sparse Fast</a><br>
									Saman P. Amarasinghe, Professor and Associate Department Head, MIT
								</td>
							</tr>
							<tr>
								<td>10.00 - 10.30</td>
								<td>Coffee break</td>
							</tr>
							<tr>
								<td>10.30 - 12.15</td>
								<td>
									<b>Paper session - Applications: Image Processing</b><br/>
                                    (4 full paper presentations)
								</td>
							</tr>
						</tbody>
						<tbody class="paper-session">
							<tr>
								<td>
									20
								</td>
								<td>
									Julian Sarcher, Christian Scheglmann, Alexander Zöllner, Tim Dolereit, Michael Schäferling, Matthias Vahl and Gundolf Kiefer:
									<em>A Configurable Framework for Hough-Transform-Based Embedded Object Recognition Systems</em>
								</td>
							</tr>
							<tr>
								<td>
									76
								</td>
								<td>
									Marco Rabozzi, Emanuele Del Sozzo, Lorenzo Di Tucci and Marco Domenico Santambrogio:
									<em>Five-point algorithm: an efficient cloud-based FPGA implementation</em>
								</td>
							</tr>
							<tr>
								<td>
									59
								</td>
								<td>
									Qiong Chang and Tsutomu Maruyama:
									<em>Real-time high-quality stereo matching system on GPU</em>
								</td>
							</tr>
							<tr>
								<td>
									14
								</td>
								<td>
									Xiebing Wang, Christopher Kiwus, Canhao Wu, Biao Hu, Kai Huang and Alois Knoll:
									<em>Implementing and Parallelizing Real-time Lane Detection on Heterogeneous Platforms</em>
								</td>
							</tr>
						</tbody>
						<tbody>
							<tr>
								<td>12.15 - 13.30</td>
								<td>Lunch</td>
							</tr>
							<tr>
								<td>13.30 - 14.30</td>
								<td>
									<b>Keynote</b>
								</td>
							</tr>
							<tr>
								<td>14.30 - 15.45</td>
								<td>
									<b>Paper session - Design Methods and Domain Specific Languages</b><br/>
                                    (3 full paper presentations)
								</td>
							</tr>
                        </tbody>
                        <tbody class="paper-session">
                            <tr>
                                <td>
                                    73
                                </td>
                                <td>
                                    Francis Russell, James Targett and Wayne Luk:
                                    <em>From Tensor Algebra to Hardware Accelerators: Generating Streaming Architectures for Solving Partial Differential Equations</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    78
                                </td>
                                <td>
                                    Emanuele Del Sozzo, Riyadh Baghdadi, Saman Amarasinghe and Marco Domenico Santambrogio:
                                    <em>A Unified Backend for Targeting FPGAs from DSLs</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    23
                                </td>
                                <td>
                                    Ayesha Afzal, Christian Schmitt, Samer Alhaddad, Yevgen Grynko, Jürgen Teich, Jens Förstner and Frank Hannig:
                                    <em>Solving Maxwell’s Equations with Modern C++ and SYCL: A Case Study</em>
                                </td>
                            </tr>
                        </tbody>
                        <tbody>
							<tr>
								<td>15.45 - 16.15</td>
								<td>Coffee break</td>
							</tr>
							<tr>
								<td>16.15 - 18.15</td>
								<td>
									<b>Short paper session</b><br/>
                                    (12 short paper presentations)
								</td>
							</tr>
                        </tbody>
                        <tbody class="paper-session">
                            <tr>
                                <td>
                                    28
                                </td>
                                <td>
                                    Antonio De Vita, Gian Domenico Licciardo, Danilo Pau, Luigi Di Benedetto, Emanuele Plebani and Angelo Bosco:
                                    <em>Low-power Design of a Gravity Rotation Module for HAR Systems Based on Inertial Sensors</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    91
                                </td>
                                <td>
                                    Linlong Xiao, Nanzhi Wang and Guocai Yang:
                                    <em>A Reading Comprehension Style Question Answering Model Based On Attention Mechanism</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    13
                                </td>
                                <td>
                                    Maxime France-Pillois, Jérôme Martin and Frédéric Rousseau:
                                    <em>Linux synchronization barrier on MPSoC: hardware/software accurate study and optimization</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    68
                                </td>
                                <td>
                                    Eric Flamand, Davide Rossi, Francesco Conti, Antonio Pullini, Igor Loi, Florent Rotenberg and Luca Benini:
                                    <em>GAP-8: A RISC-V SoC for AI at the Edge of the IoT</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    21
                                </td>
                                <td>
                                    Hesam Zolfaghari, Davide Rossi and Jari Nurmi:
                                    <em>An Explicitly Parallel Architecture for Packet Parsing in Software Defined Networks</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    8
                                </td>
                                <td>
                                    Daolu Zha, Xi Jin, Rui Shang and Pengfei Yang:
                                    <em>A Real-Time Learning-Based Super-Resolution System Using Direct Dimple Functions</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    66
                                </td>
                                <td>
                                    Zulun Zhu, Shaowu Yang and Huadong Dai:
                                    <em>Vision-Assisted Loop Closure Detection and Correction for Laser-Based SLAM</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    88
                                </td>
                                <td>
                                    Bin Zou and Yantao Li:
                                    <em>Touch-based Smartphone Authentication Using Import Vector Domain Description</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    70
                                </td>
                                <td>
                                    Daniel Klimeck, Hanno Gerd Meyer, Jens Hagemeyer, Mario Porrmann and Ulrich Rückert:
                                    <em>Resource-efficient Reconfigurable Computer-on-Module for Embedded Vision Applications</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    24
                                </td>
                                <td>
                                    Kaoru Saso and Yuko Hara-Azumi:
                                    <em>Simple Instruction-Set Computer for Area and Energy-Sensitive IoT Edge Devices</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    63
                                </td>
                                <td>
                                    Antoniette Mondigo, Kentaro Sano and Hiroyuki Takizawa:
                                    <em>Performance Estimation of Deeply Pipelined Fluid Simulation on Multiple FPGAs with High-speed Communication Subsystem</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    48
                                </td>
                                <td>
                                    Mitali Sinha, Sri Harsha Gade, Wazir Singh and Sujay Deb:
                                    <em>Data-flow Aware CNN Accelerator with Hybrid Wireless Interconnection</em>
                                </td>
                            </tr>
						</tbody>
						<tbody>
							<tr>
								<td>19.30 - 21.30</td>
								<td>
									<b style="color:#5C5">Cheese and wine welcome event</b><br/>
									<b>ASAP 2019 announcement</b><br/>
									Politecnico di Milano - <a href="https://maps.polimi.it/maps/infocadmanagement/controller/Aula.do?evn_REPORTAULA=evento&al_id_srv=590&returnURL=http%3A%2F%2Fwww.polimi.it&lang=EN&lang=EN&id_aula=2320&__pj0=0&__pj1=708bb12ec6230471c472a6d4d5bc4fbc">Classroom Rogers</a>
								</td>
							</tr>
						</tbody>
					</table>


					<table class="program" cellspacing="0" cellpadding="0">
						<thead>
							<tr>
								<td colspan="2"><b>July 11, 2018</b></td>
							</tr>
						</thead>
						<tbody>
							<tr>
								<td>09.00 - 10.00</td>
								<td>
									<b>Keynote: </b>
									<a href="/keynote-open-source-hpc.html">How open source designs will drive the next generation of HPC Systems</a><br>
									David Donofrio, Group Lead &amp; Computer Systems Engineer at Lawrence Berkeley National Lab
								</td>
							</tr>
							<tr>
								<td>10.00 - 10.30</td>
								<td>Coffee break</td>
							</tr>
							<tr>
								<td>10.30 - 12.15</td>
								<td>
									<b>Invited papers session</b><br/>
                                    (4 full paper presentations)
								</td>
							</tr>
                        </tbody>
                        <tbody class="paper-session">
                            <tr>
                                <td>
                                    100
                                </td>
                                <td>
                                    Ahmet Erdem, Cristina Silvano, Thomas Boesch, Andrea Ornstein, Surinder-Pal Singh and Giuseppe Desoli:
                                    <em>Design Space Exploration for Orlando Ultra Low-Power Convolutional Neural Network SoC</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    101
                                </td>
                                <td>
                                    Ruizhe Zhao, Shuanglong Liu, Ho-Cheung Ng, Erwei Wang, James J. Davis, Xinyu Niu, Xiwei Wang, Huifeng Shi, George A. Constantinides, Peter Y. K. Cheung and Wayne Luk:
                                    <em>Hardware Compilation of Deep Neural Networks: An Overview</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    102
                                </td>
                                <td>
                                    George Plastiras, Maria Terzi, Christos Kyrkou and Theocharis Theocharides:
                                    <em>Edge Intelligence: Challenges and Opportunities of Near-Sensor Machine Applications</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    103
                                </td>
                                <td>
                                    Emanuele Del Sozzo, Marco Rabozzi, Lorenzo Di Tucci, Donatella Sciuto and Marco Domenico Santambrogio:
                                    <em>A Flexible FPGA Design for Cloud Large-Scale N-Body Simulation</em>
                                </td>
                            </tr>
                        </tbody>
                        <tbody class="paper-session">
							<tr>
								<td>12.15 - 13.30</td>
								<td>Lunch</td>
							</tr>
							<tr>
								<td>13.30 - 14.30</td>
								<td>
									<b>Keynote: </b>
									<a href="/keynote-google-pixel.html">Google Pixel Visual Core: A Portable Domain-Specific Processor for Computational Photography and Machine Learning</a><br>
									Andrea Di Blas, Software Engineer at Google
								</td>
							</tr>
                            <tr>
                                <td>14.30 - 15.45</td>
                                <td>
                                    <b>Paper session - Applications: Image Processing and Machine Learning</b><br/>
                                    (3 full paper presentations)
                                </td>
                            </tr>
                        </tbody>
                        <tbody class="paper-session">
                            <tr>
                                <td>
                                    19
                                </td>
                                <td>
                                    Shengjia Shao, Jason Tsai, Michal Mysior, Wayne Luk, Thomas Chau, Alexander Warren and Ben Jeppesen.
                                    <em>Towards Hardware Accelerated Reinforcement Learning for Application-Specific Robotic Control</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    72
                                </td>
                                <td>
                                    Sasindu Wijeratne, Sandaruwan Jayaweera, Mahesh Dananjaya and Ajith Pasqual:
                                    <em>Reconfigurable Co-Processor Architecture with Limited Numerical Precision to Accelerate Deep Convolutional Neural Networks</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    42
                                </td>
                                <td>
                                    Yang Yue, Ying Li, Kexin Yi and Zhonghai Wu.
                                    <em>SDACR: Synthetic Data Approach for Classification and Regression</em>
                                </td>
                            </tr>
                        </tbody>
                        <tbody>
							<tr>
								<td>15.45 - 16.15</td>
								<td>Coffee break</td>
							</tr>
                            <tr>
                                <td>16.15 - 17.45</td>
                                <td>
                                    <b>Paper session - Applications: Bioinformatics</b><br/>
                                    (3 full paper presentations + 1 short paper presentation)
                                </td>
                            </tr>
                        </tbody>
                        <tbody class="paper-session">
                            <tr>
                                <td>
                                    55
                                </td>
                                <td>
                                    Yi-Lun Liao, Yu-Cheng Li, Nae-Chyun Chen and Yi-Chang Lu:
                                    <em>Adaptively Banded Smith-Waterman Algorithm for Long Reads and Its Hardware Accelerator</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    12
                                </td>
                                <td>
                                    Mehdi Modarressi, Masoud Daneshtalab and Nasrin Akbari:
                                    <em>A Customized Processing-in-Memory Architecture for Biological Sequence Alignment</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    47
                                </td>
                                <td>
                                    Davide Sampietro, Chiara Crippa, Lorenzo Di Tucci, Emanuele Del Sozzo and Marco Domenico Santambrogio:
                                    <em>FPGA-based PairHMM Forward Algorithm for DNA Variant Calling</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    92
                                </td>
                                <td>
                                    Huiren Li, Anand Ramachandran and Deming Chen.
                                    <em>GPU Acceleration of Advanced $k$-mer Counting for Computational Genomics</em>
                                </td>
                            </tr>
                        </tbody>
						<tbody class="paper-session">
							<tr>
								<td>18.15 - 23.00</td>
								<td>
									<b style="color:#5C5">Social Dinner: Wine tasting in Franciacorta</b>
								</td>
							</tr>
							<tr>
								<td>18.15</td>
								<td>
									Meet at Politecnico di Milano (more details on the exact location available soon)
								</td>
							</tr>
							<tr>
								<td>18.30</td>
								<td>
									Departure by private bus from Politecnico di Milano to
									Polastri Maceler (Via Quattro Vie 1, Torbiato di Adro, Brescia)
								</td>
							</tr>
							<tr>
								<td>19.30</td>
								<td>
									Arrival at Polastri Maceler
								</td>
							</tr>
							<tr>
								<td>19.45</td>
								<td>
									Welcome aperitivo
								</td>
							</tr>
							<tr>
								<td>20.00 - 23.00</td>
								<td>
									Local dishes and wine from the Franciacorta tradition
								</td>
							</tr>
						</tbody>
					</table>


					<table class="program" cellspacing="0" cellpadding="0">
						<thead>
							<tr>
								<td colspan="2"><b>July 12, 2018</b></td>
							</tr>
						</thead>
						<tbody>
							<tr>
								<td>09.00 - 10.00</td>
								<td>
									<b>Keynote: </b>
									<a href="/keynote-machine-learning.html">Design Trade-offs for Machine Learning Solutions on Reconfigurable Devices</a><br>
									Michaela Blott, Principal Engineer at Xilinx
								</td>
							</tr>
							<tr>
								<td>10.00 - 10.30</td>
								<td>Coffee break</td>
							</tr>
							<tr>
								<td>10.30 - 12.15</td>
								<td>
									<b>Paper session - Architectures</b><br/>
                                    (4 full paper presentations)
								</td>
							</tr>
                        </tbody>
                        <tbody class="paper-session">
                            <tr>
                                <td>
                                    74
                                </td>
                                <td>
                                    Jose Raul Garcia Ordaz and Dirk Koch:
                                    <em>A Soft Dual-Processor System with a Partially Run-Time Reconfigurable Shared 128-Bit SIMD Engine</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    7
                                </td>
                                <td>
                                    Dimitris Theodoropoulos, Andrea Reale, Dimitris Syrivelis, Maciej Bielski, Nikolaos Alachiotis and Dionisios Pnevmatikatos:
                                    <em>REMAP: Remote mEmory Manager for disAggregated Platforms</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    67
                                </td>
                                <td>
                                    Julie Dumas, Eric Guthmuller and Frédéric Pétrot: Dynamic Coherent Cluster:
                                    <em>A Scalable Sharing Set Management Approach</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    69
                                </td>
                                <td>
                                    Hosein Mohammadi Makrani, Hossein Sayadi, Sai Manoj Pudukotai Dinakarrao, Setareh Rafatirad and Houman Homayoun:
                                    <em>Compressive Sensing on Storage Data: An Effective Solution to Alleviate I/O Bottleneck in Data-Intensive Workloads</em>
                                </td>
                            </tr>
                        </tbody>
                        <tbody>
							<tr>
								<td>12.15 - 13.00</td>
								<td>Lunch</td>
							</tr>
							<tr>
								<td>13.00 - 14.00</td>
								<td>
									<b>Keynote</b>
								</td>
							</tr>
							<tr>
								<td>14.00 - 15.45</td>
								<td>
									<b>Paper session - Applications: Security, Networking and Floating Point Arithmetic</b><br/>
                                    (4 full paper presentations)
								</td>
							</tr>
                        </tbody>
                        <tbody class="paper-session">
                            <tr>
                                <td>
                                    58
                                </td>
                                <td>
                                    Zelin Rong, Peidai Xie, Jingyuan Wang, Shenglin Xu and Yongjun Wang:
                                    <em>Clean the Scratch Registers:A Way to Mitigate Return-Oriented Programming Attacks</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    39
                                </td>
                                <td>
                                    Shiva Shankar Subramanian, Pinxing Lin, Andreas Herkersdorf and Thomas Wild:
                                    <em>BiSME: A Hardware Coprocessor to Perform Signature Matching at Multi-Gigabit Rates</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    83
                                </td>
                                <td>
                                    Tuan Nguyen, Son Bui and James Stine:
                                    <em>Clarifications and Optimizations on Rounding for IEEE-compliant Floating-Point Multiplication</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    53
                                </td>
                                <td>
                                    Hugues de Lassus Saint-Geniès, Nicolas Brunie and Guillaume Revy:
                                    <em>Meta-implementation of vectorized logarithm function in binary floating-point arithmetic</em>
                                </td>
                            </tr>
                        </tbody>

                        <tbody>
							<tr>
								<td>15.45 - 16.15</td>
								<td>Coffee break</td>
							</tr>
							<tr>
								<td>16.15 - 17.30</td>
								<td>
									<b>Paper session - Design Methodologies</b><br/>
                                    (3 full paper presentations)
								</td>
							</tr>
                        </tbody>
                        <tbody class="paper-session">
                            <tr>
                                <td>
                                    49
                                </td>
                                <td>
                                    Achim Lösch and Marco Platzner:
                                    <em>A Highly Accurate Energy Model for Task Execution on Heterogeneous Compute Nodes</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    51
                                </td>
                                <td>
                                    Juan Carlos Salinas-Hilburg, Marina Zapater, José Manuel Moya and José Luis Ayala:
                                    <em>Fast Energy Estimation Through Partial Execution of HPC Applications</em>
                                </td>
                            </tr>
                            <tr>
                                <td>
                                    16
                                </td>
                                <td>
                                    Éricles Sousa, Michael Witterauf, Marcel Brand, Alexandru Tanase, Frank Hannig and Jürgen Teich:
                                    <em>Invasive Computing for Predictability of Multiple Non-functional Properties: A Cyber-Physical System Case Study</em>
                                </td>
                            </tr>
                        </tbody>
                        <tbody>
							<tr>
								<td>17.30 - 18.00</td>
								<td>
									<b>Closing remarks and best paper award announcement</b>
								</td>
							</tr>
						</tbody>
					</table>

					<table class="program" cellspacing="0" cellpadding="0">
						<thead class="red">
							<tr>
								<td colspan="2"><b>July 13, 2018</b></td>
							</tr>
						</thead>
						<tbody>
							<tr>
								<td>09-00 - 18.00</td>
								<td>
									<b>Workshop on FPGA-based Accelerated Cloud Computing</b><br/>
									<i>Presenter:</i> Cathal McCabe - Xilinx University Program, Xilinx Ireland
									<ul>
										<p>
											<li>
												<a href="/docs/AWS-Workshop.pdf" target="_blank">
													Click here for the more information on the workshop
												</a>
											</li>
											<li>
												In order to register to the workshop, <a href="https://goo.gl/forms/8Wm1imRkVezJf0bK2" target="_blank">complete the registration form</a>
											</li>
										</p>
									</ul>
								</td>
                            </tr>
						</tbody>
                        <tbody class="paper-session">
                            <tr>
                                <td>09.00 - 12.00</td>
                                <td>
                                    Introduction and fundamentals:
                                    <ul>
                                        <li>Introduction to FPGA-based acceleration</li>
                                        <li>Xilinx SDAccel development framework</li>
                                        <li>AWS EC2 F1 platform, and use cases</li>
                                    </ul>
                                </td>
                            </tr>
                            <tr>
                                <td>12.00 - 13.00</td>
                                <td>Lunch</td>
                            </tr>
                            <tr>
                                <td>13.00 - 18.00</td>
                                <td>
                                    Lab session:
                                    <ul>
                                        <li>Connecting to an AWS EC2 F1 instance,</li>
                                        <li>Using an AWS F1 instance to accelerate complex workloads,</li>
                                        <li>Developing and optimizing AWS F1 applications with SDAccel</li>
                                        <li>Optimizing host and FPGA code, and</li>
                                        <li>Integrating IP into SDAccel-based code.</li>
                                    </ul>
                                </td>
                            </tr>
                        </tbody>
					</table>

					<script type="text/javascript">
						$(document).ready(function()
						{
							$("table.program tr:even").css("background-color", "#F4F4F8");
						});
					</script>

				</div>

				<div class="col-xs-12 col-sm-4">
					<!-- include:navbar.html -->
				</div>
				
			</div>

			<!-- include:footer.html -->

		</div> <!-- /container -->
	</body>
</html>





