Analysis & Synthesis report for fpga_dCollideSpheres
Tue Jun 28 10:39:45 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_nzk|state
  7. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_nyk|state
  8. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_nxk|state
  9. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nz_k|state
 10. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ny_k|state
 11. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nx_k|state
 12. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|state
 13. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|state
 14. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|state
 15. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|state
 16. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_rsum_dneg|state
 17. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_radius_sum_dneg|state
 18. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|state
 19. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d|state
 20. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_r2_r1neg|state
 21. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_z2neg|state
 22. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_y2neg|state
 23. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_x2neg|state
 24. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|state
 25. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|state
 26. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|state
 27. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|state
 28. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|state
 29. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|state
 30. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state
 31. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state
 32. State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state
 33. User-Specified and Inferred Latches
 34. Registers Removed During Synthesis
 35. Removed Registers Triggering Further Register Optimizations
 36. Multiplexer Restructuring Statistics (Restructuring Performed)
 37. Source assignments for ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated
 38. Source assignments for ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated
 39. Source assignments for ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated
 40. Source assignments for ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated
 41. Source assignments for sld_signaltap:auto_signaltap_0
 42. Parameter Settings for User Entity Instance: jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
 43. Parameter Settings for User Entity Instance: jtag_debug:jtag1|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
 44. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1
 45. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2
 46. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3
 47. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1
 48. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2
 49. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3
 50. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1
 51. Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2
 52. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add0
 53. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_x1_x2neg
 54. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_y1_y2neg
 55. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_z1_z2neg
 56. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_r2_r1neg
 57. Parameter Settings for User Entity Instance: dCollideSpheres:test0|divider2:divide_1_d
 58. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:addDiff
 59. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_radius_sum_dneg
 60. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_rsum_dneg
 61. Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_xsum_dRecip
 62. Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_ysum_dRecip
 63. Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_zsum_dRecip
 64. Parameter Settings for User Entity Instance: dCollideSpheres:test0|divider:divide_drsum_2
 65. Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_nx_k
 66. Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_ny_k
 67. Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_nz_k
 68. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_x1_nxk
 69. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_y1_nyk
 70. Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_z1_nzk
 71. Parameter Settings for User Entity Instance: ram_sp_sr_sw:memory
 72. Parameter Settings for User Entity Instance: ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1
 73. Parameter Settings for User Entity Instance: ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2
 74. Parameter Settings for User Entity Instance: ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3
 75. Parameter Settings for User Entity Instance: ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4
 76. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 77. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|lpm_mult:Mult0
 78. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|lpm_mult:Mult0
 79. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|lpm_mult:Mult0
 80. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_nx_k|lpm_mult:Mult0
 81. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_ny_k|lpm_mult:Mult0
 82. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_nz_k|lpm_mult:Mult0
 83. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|lpm_mult:Mult0
 84. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|lpm_mult:Mult0
 85. Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|lpm_mult:Mult0
 86. altsyncram Parameter Settings by Entity Instance
 87. lpm_mult Parameter Settings by Entity Instance
 88. Port Connectivity Checks: "memoryController:memcontrol"
 89. Port Connectivity Checks: "ram_sp_sr_sw:memory"
 90. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_z1_nzk"
 91. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_y1_nyk"
 92. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_x1_nxk"
 93. Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_nz_k"
 94. Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_ny_k"
 95. Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_nx_k"
 96. Port Connectivity Checks: "dCollideSpheres:test0|divider:divide_drsum_2"
 97. Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_zsum_dRecip"
 98. Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_ysum_dRecip"
 99. Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_xsum_dRecip"
100. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_rsum_dneg"
101. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_radius_sum_dneg"
102. Port Connectivity Checks: "dCollideSpheres:test0|adder:addDiff"
103. Port Connectivity Checks: "dCollideSpheres:test0|divider2:divide_1_d"
104. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_r2_r1neg"
105. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_z1_z2neg"
106. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_y1_y2neg"
107. Port Connectivity Checks: "dCollideSpheres:test0|adder:add_x1_x2neg"
108. Port Connectivity Checks: "dCollideSpheres:test0|adder:add0"
109. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2"
110. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1"
111. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3"
112. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2"
113. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"
114. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3"
115. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2"
116. Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"
117. Port Connectivity Checks: "dCollideSpheres:test0"
118. Port Connectivity Checks: "rst_Ctrl:rstCTRL"
119. Port Connectivity Checks: "jtag_debug:jtag1|myjtag:myjtag_inst"
120. Port Connectivity Checks: "jtag_tx_rdy:jtag0|myjtag:myjtag_inst"
121. Port Connectivity Checks: "jtag_tx_rdy:jtag0"
122. SignalTap II Logic Analyzer Settings
123. Virtual JTAG Settings
124. Post-Synthesis Netlist Statistics for Top Partition
125. Elapsed Time Per Partition
126. Analysis & Synthesis Messages
127. Connections to In-System Debugging Instance "auto_signaltap_0"
128. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 28 10:39:41 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; fpga_dCollideSpheres                        ;
; Top-level Entity Name              ; fpga_dCollideSpheres                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                     ; EP4CE115F29C7        ;                      ;
; Top-level entity name                                                      ; fpga_dCollideSpheres ; fpga_dCollideSpheres ;
; Family name                                                                ; Cyclone IV E         ; Cyclone V            ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                  ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
; Synthesis Seed                                                             ; 1                    ; 1                    ;
+----------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga_dCollideSpheres|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga_dCollideSpheres|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga_dCollideSpheres|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga_dCollideSpheres|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga_dCollideSpheres|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_nzk|state                                                                                                                              ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_nyk|state                                                                                                                              ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_nxk|state                                                                                                                              ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nz_k|state                                                                                                                                                          ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ny_k|state                                                                                                                                                          ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nx_k|state                                                                                                                                                          ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|state                                                                                                                                                                                          ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.divide_3 ; state.divide_2 ; state.divide_1 ; state.divide_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_0      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_1      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_2      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_3      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|state                                                                                                                                                   ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|state                                                                                                                                                   ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|state                                                                                                                                                   ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_rsum_dneg|state                                                                                                                           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_radius_sum_dneg|state                                                                                                                     ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|state                                                                                                                                 ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d|state                                                                                                                                                                                             ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.divide_3 ; state.divide_2 ; state.divide_1 ; state.divide_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_0      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_1      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_2      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.divide_3      ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+----------------+----------------+----------------+----------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_r2_r1neg|state                                                                                                                            ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_z2neg|state                                                                                                                            ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_y2neg|state                                                                                                                            ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_x2neg|state                                                                                                                            ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|state                                                                                                                                    ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|state                                                        ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|state                                                        ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|state                                                                                                 ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|state                                                                                                 ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|state                                                                                                 ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.multiply_1 ; state.multiply_0 ; state.normalise_b ; state.normalise_a ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                   ; 0            ; 0           ; 1           ;
; state.normalise_a   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_b   ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_0    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.multiply_1    ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state                                                                                              ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state                                                                                              ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state                                                                                              ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; Name                ; state.put_z ; state.pack ; state.round ; state.normalise_2 ; state.normalise_1 ; state.add_1 ; state.add_0 ; state.align ; state.special_cases ; state.unpack ; state.get_b ; state.get_a ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+
; state.get_a         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 0           ;
; state.get_b         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 1           ; 1           ;
; state.unpack        ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 1            ; 0           ; 1           ;
; state.special_cases ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 1                   ; 0            ; 0           ; 1           ;
; state.align         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 1           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_0         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 1           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.add_1         ; 0           ; 0          ; 0           ; 0                 ; 0                 ; 1           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_1   ; 0           ; 0          ; 0           ; 0                 ; 1                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.normalise_2   ; 0           ; 0          ; 0           ; 1                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.round         ; 0           ; 0          ; 1           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.pack          ; 0           ; 1          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
; state.put_z         ; 1           ; 0          ; 0           ; 0                 ; 0                 ; 0           ; 0           ; 0           ; 0                   ; 0            ; 0           ; 1           ;
+---------------------+-------------+------------+-------------+-------------------+-------------------+-------------+-------------+-------------+---------------------+--------------+-------------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+------------------------------------------------------+------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal          ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------------+------------------------+
; dCollideSpheres:test0|CLK2                           ; dCollideSpheres:test0|CLK2   ; yes                    ;
; dCollideSpheres:test0|CLK3                           ; dCollideSpheres:test0|CLK3   ; yes                    ;
; dCollideSpheres:test0|CLK4                           ; dCollideSpheres:test0|CLK4   ; yes                    ;
; dCollideSpheres:test0|clk0                           ; dCollideSpheres:test0|clk0   ; yes                    ;
; dCollideSpheres:test0|clk1                           ; dCollideSpheres:test0|clk1   ; yes                    ;
; dCollideSpheres:test0|cx[0]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[10]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[11]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[12]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[13]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[14]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[15]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[16]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[17]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[18]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[19]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[1]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[20]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[21]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[22]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[23]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[24]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[25]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[26]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[27]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[28]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[29]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[2]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[30]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[31]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[3]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[4]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[5]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[6]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[7]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[8]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cx[9]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[0]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[10]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[11]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[12]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[13]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[14]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[15]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[16]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[17]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[18]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[19]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[1]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[20]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[21]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[22]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[23]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[24]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[25]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[26]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[27]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[28]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[29]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[2]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[30]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[31]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[3]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[4]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[5]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[6]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[7]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[8]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cy[9]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[0]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[10]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[11]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[12]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[13]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[14]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[15]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[16]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[17]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[18]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[19]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[1]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[20]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[21]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[22]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[23]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[24]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[25]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[26]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[27]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[28]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[29]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[2]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[30]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[31]                         ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[3]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[4]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[5]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[6]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[7]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; dCollideSpheres:test0|cz[8]                          ; dCollideSpheres:test0|cx[31] ; yes                    ;
; Number of user-specified and inferred latches = 342  ;                              ;                        ;
+------------------------------------------------------+------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; memoryController:memcontrol|address[0..31]                                                                            ; Stuck at GND due to stuck port clear                                     ;
; memoryController:memcontrol|output_enable                                                                             ; Stuck at GND due to stuck port clock_enable                              ;
; memoryController:memcontrol|flagzero                                                                                  ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[58][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[60][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[62][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; we_w                                                                                                                  ; Lost fanout                                                              ;
; ram_sp_sr_sw:memory|data_out6[0..31]                                                                                  ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[56][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[54][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[52][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[50][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[48][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[46][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[44][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[42][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[40][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[38][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[36][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[34][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[32][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[30][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[28][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[26][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[24][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[22][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[20][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[18][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[16][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[14][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[12][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][0]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][1]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][2]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][3]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][4]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][5]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][6]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][7]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][8]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][9]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][10]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][11]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][12]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][13]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][14]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][15]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][16]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][17]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][18]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][19]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][20]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][21]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][22]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][23]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][24]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][25]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][26]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][27]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][28]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][29]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][30]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[10][31]                                                                                       ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][0]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][1]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][2]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][3]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][4]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][5]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][6]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][7]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][8]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][9]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][10]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][11]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][12]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][13]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][14]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][15]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][16]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][17]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][18]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][19]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][20]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][21]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][22]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][23]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][24]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][25]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][26]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][27]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][28]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][29]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][30]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[8][31]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][0]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][1]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][2]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][3]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][4]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][5]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][6]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][7]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][8]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][9]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][10]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][11]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][12]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][13]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][14]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][15]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][16]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][17]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][18]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][19]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][20]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][21]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][22]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][23]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][24]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][25]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][26]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][27]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][28]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][29]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][30]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[6][31]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][0]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][1]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][2]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][3]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][4]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][5]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][6]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][7]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][8]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][9]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][10]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][11]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][12]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][13]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][14]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][15]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][16]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][17]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][18]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][19]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][20]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][21]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][22]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][23]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][24]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][25]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][26]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][27]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][28]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][29]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][30]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[4][31]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][0]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][1]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][2]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][3]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][4]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][5]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][6]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][7]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][8]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][9]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][10]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][11]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][12]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][13]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][14]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][15]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][16]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][17]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][18]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][19]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][20]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][21]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][22]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][23]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][24]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][25]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][26]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][27]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][28]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][29]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][30]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[2][31]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][0]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][1]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][2]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][3]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][4]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][5]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][6]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][7]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][8]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][9]                                                                                         ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][10]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][11]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][12]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][13]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][14]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][15]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][16]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][17]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][18]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][19]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][20]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][21]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][22]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][23]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][24]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][25]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][26]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][27]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][28]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][29]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][30]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|mem[0][31]                                                                                        ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|data_out0[0..31]                                                                                  ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|data_out2[0..31]                                                                                  ; Stuck at GND due to stuck port clock_enable                              ;
; ram_sp_sr_sw:memory|data_out4[0..31]                                                                                  ; Stuck at GND due to stuck port clock_enable                              ;
; dCollideSpheres:test0|multiplier:multiply_nz_k|product[0,1]                                                           ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|multiplier:multiply_ny_k|product[0,1]                                                           ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|multiplier:multiply_nx_k|product[0,1]                                                           ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[31]                                                                    ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[30]                                                                    ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[0..29]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b_s                                                                      ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[0]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|divisor[24..50]                                                          ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|product[0,1]                                                    ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|product[0,1]                                                    ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|product[0,1]                                                    ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a[30,31]                                                                    ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a[23..29]                                                                   ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a[0..22]                                                                    ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a_s                                                                         ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[0]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|divisor[24..50]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|product[0,1]  ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|product[0,1]  ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|product[0,1]  ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[1]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[1]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[2]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[2]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[3]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[3]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[4]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[4]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[5]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[5]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[6]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[6]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[7]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[7]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[8]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[8]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[9]                                                              ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[9]                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[10]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[10]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[11]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[11]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[12]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[12]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[13]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[13]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[14]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[14]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[15]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[15]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[16]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[16]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[17]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[17]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[18]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[18]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[19]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[19]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[20]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[20]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[21]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[21]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[22]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[22]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[23]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[23]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[24]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[24]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[25]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[25]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[26]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[26]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b_m[0]                                                                   ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a_m[0]                                                                      ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|divisor[0]                                                               ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b_m[1]                                                                   ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a_m[1]                                                                      ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|divisor[1]                                                               ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[27,28]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_z1_nzk|state~16                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_nzk|state~17                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_nzk|state~18                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_nzk|state~19                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_nyk|state~16                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_nyk|state~17                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_nyk|state~18                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_nyk|state~19                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_nxk|state~16                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_nxk|state~17                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_nxk|state~18                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_nxk|state~19                                                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nz_k|state~17                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nz_k|state~18                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nz_k|state~19                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nz_k|state~20                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ny_k|state~17                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ny_k|state~18                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ny_k|state~19                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ny_k|state~20                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nx_k|state~17                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nx_k|state~18                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nx_k|state~19                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_nx_k|state~20                                                               ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider:divide_drsum_2|state~19                                                                 ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider:divide_drsum_2|state~20                                                                 ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider:divide_drsum_2|state~21                                                                 ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider:divide_drsum_2|state~22                                                                 ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|state~17                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|state~18                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|state~19                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|state~20                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|state~17                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|state~18                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|state~19                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|state~20                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|state~17                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|state~18                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|state~19                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|state~20                                                        ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_rsum_dneg|state~16                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_rsum_dneg|state~17                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_rsum_dneg|state~18                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_rsum_dneg|state~19                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_radius_sum_dneg|state~16                                                              ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_radius_sum_dneg|state~17                                                              ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_radius_sum_dneg|state~18                                                              ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_radius_sum_dneg|state~19                                                              ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:addDiff|state~16                                                                          ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:addDiff|state~17                                                                          ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:addDiff|state~18                                                                          ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:addDiff|state~19                                                                          ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider2:divide_1_d|state~19                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider2:divide_1_d|state~20                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider2:divide_1_d|state~21                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|divider2:divide_1_d|state~22                                                                    ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_r2_r1neg|state~16                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_r2_r1neg|state~17                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_r2_r1neg|state~18                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_r2_r1neg|state~19                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_z2neg|state~16                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_z2neg|state~17                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_z2neg|state~18                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_z1_z2neg|state~19                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_y2neg|state~16                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_y2neg|state~17                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_y2neg|state~18                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_y1_y2neg|state~19                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_x2neg|state~16                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_x2neg|state~17                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_x2neg|state~18                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add_x1_x2neg|state~19                                                                     ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add0|state~16                                                                             ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add0|state~17                                                                             ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add0|state~18                                                                             ; Lost fanout                                                              ;
; dCollideSpheres:test0|adder:add0|state~19                                                                             ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|state~16 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|state~17 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|state~18 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|state~19 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|state~16 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|state~17 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|state~18 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|state~19 ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|state~17      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|state~18      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|state~19      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|state~20      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|state~17      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|state~18      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|state~19      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|state~20      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|state~17      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|state~18      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|state~19      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|state~20      ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state~16                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state~17                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state~18                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state~19                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state~16                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state~17                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state~18                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state~19                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state~16                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state~17                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state~18                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state~19                                       ; Lost fanout                                                              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z_stb                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z_stb      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z_stb                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z_stb      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.put_z                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.put_z         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.put_z                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.put_z         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[26]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[25]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[24]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[26]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[25]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[24]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.unpack                                   ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.unpack        ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.add_0                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.add_0         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.add_1                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.add_1         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.round                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.round         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.get_a                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.get_a         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.get_b                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.get_b         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.special_cases                            ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.special_cases ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.align                                    ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.align         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.normalise_1                              ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.normalise_1   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.normalise_2                              ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.normalise_2   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|state.pack                                     ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|state.pack          ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[26]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[25]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[24]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[26]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[25]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[24]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.unpack                                   ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.unpack        ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.add_0                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.add_0         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.add_1                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.add_1         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.round                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.round         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.get_a                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.get_a         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.get_b                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.get_b         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.special_cases                            ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.special_cases ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.align                                    ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.align         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.normalise_1                              ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.normalise_1   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.normalise_2                              ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.normalise_2   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|state.pack                                     ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|state.pack          ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[23]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[23]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_input_b_ack                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_input_b_ack       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_input_a_ack                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_input_a_ack       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[23]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[24]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[25]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[26]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[27]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[28]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[29]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[30]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[23]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[24]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[25]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[26]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[27]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[28]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[29]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[30]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[22]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[21]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[20]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[19]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[18]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[17]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[16]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[22]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[21]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[20]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[19]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[18]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[17]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[16]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_input_b_ack                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_input_b_ack       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_input_a_ack                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_input_a_ack       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[23]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[23]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[24]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[24]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[25]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[25]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[26]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[26]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[27]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[27]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[28]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[28]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[29]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[29]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[30]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[30]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[22]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[22]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[21]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[21]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[20]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[20]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[19]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[19]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[18]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[18]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[17]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[17]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[16]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[16]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[15]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[15]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[14]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[14]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[13]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[13]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[12]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[12]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[11]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[11]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[10]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[10]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[9]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[9]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[8]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[8]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[7]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[7]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[6]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[6]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[5]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[5]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[4]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[4]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[3]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[3]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[2]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[2]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[1]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[1]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[0]                                  ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[0]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[23]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[23]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[24]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[24]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[25]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[25]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[26]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[26]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[27]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[27]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[28]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[28]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[29]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[29]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[30]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[30]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[22]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[22]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[21]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[21]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[20]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[20]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[19]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[19]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[18]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[18]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[17]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[17]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[16]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[16]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[15]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[15]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[14]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[14]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[13]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[13]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[12]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[12]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[11]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[11]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[10]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[10]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[9]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[9]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[8]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[8]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[7]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[7]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[6]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[6]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[5]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[5]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[4]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[4]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[3]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[3]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[2]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[2]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[1]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[1]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[0]                                  ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[0]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|s_output_z[31]                                 ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|s_output_z[31]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|s_output_z[31]                                 ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|s_output_z[31]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[27]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[27]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|round_bit                                      ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|round_bit           ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sticky                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sticky              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|guard                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|guard               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[26]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[27]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[27]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|round_bit                                      ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|round_bit           ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sticky                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sticky              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|guard                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|guard               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[26]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[23]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[24]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[25]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[26]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[27]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[28]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[29]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[30]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[22]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[21]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[20]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[19]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[18]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[17]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[16]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[15]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[14]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[13]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[12]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[11]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[10]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[9]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[8]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[7]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[6]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[5]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[4]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[3]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[2]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[1]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[0]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[23]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[24]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[25]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[26]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[27]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[28]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[29]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[30]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[22]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[21]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[20]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[19]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[18]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[17]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[16]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[15]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[14]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[13]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[12]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[11]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[10]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[9]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[8]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[7]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[6]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[5]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[4]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[3]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[2]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[1]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[0]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[31]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[31]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_s                                            ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_s                                            ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[1]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[2]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[0]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[25]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[24]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[23]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[22]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[21]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[20]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[19]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[18]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[17]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[16]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[15]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[14]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[13]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[12]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[11]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[10]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|sum[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_s                                            ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_s                                            ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[1]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[2]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[0]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[25]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[24]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[23]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[22]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[21]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[20]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[19]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[18]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[17]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[16]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[15]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[14]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[13]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[12]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[11]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[10]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|sum[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_s                                            ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|z_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_s                                            ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|z_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[31]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[31]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[31]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[24]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[25]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[26]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[27]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[28]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[29]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[30]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[24]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[25]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[26]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[27]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[28]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[29]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[30]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[22]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[21]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[20]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[19]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[18]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[17]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[16]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[15]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[14]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[13]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[12]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[11]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[10]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[9]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[8]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[7]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[6]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[5]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[4]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[3]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[2]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[1]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b[0]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[22]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[21]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[20]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[19]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[18]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[17]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[16]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[15]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[14]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[13]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[12]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[11]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[10]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[9]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[8]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[7]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[6]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[5]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[4]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[3]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[2]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[1]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[0]                                           ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[15]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[14]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[13]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[12]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[11]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[10]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[9]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[8]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[7]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[6]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[5]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[4]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[3]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[2]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[1]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b[0]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[15]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[14]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[13]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[12]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[11]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[10]                                          ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[9]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[8]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[7]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[6]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[5]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[4]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[3]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[2]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[1]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a[0]                                           ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[23]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[24]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[25]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[26]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[27]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[28]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[29]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[30]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[23]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[24]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[25]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[26]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[27]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[28]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[29]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[30]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[22]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[21]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[20]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[19]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[18]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[17]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[16]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[15]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[14]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[13]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[12]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[11]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[10]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[9]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[8]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[7]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[6]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[5]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[4]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[3]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[2]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[1]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[0]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[22]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[21]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[20]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[19]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[18]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[17]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[16]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[15]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[14]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[13]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[12]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[11]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[10]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[9]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[8]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[7]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[6]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[5]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[4]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[3]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[2]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[1]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[0]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a[31]                                          ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a[31]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b[31]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|b_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_x1_x2neg|a_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|b_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_y1_y2neg|a_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[25]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[24]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[25]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[24]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_s                                            ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_s                                            ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[27]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[27]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[26]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[11]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[11]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[25]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[25]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[24]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[24]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[23]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[22]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[21]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[20]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[19]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[18]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[17]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[16]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[15]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[14]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[13]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[12]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[11]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[10]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sum[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_s                                            ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_s                 ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[10]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[10]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[9]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[9]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[8]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[8]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[7]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[7]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[6]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[6]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[5]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[5]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[4]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[4]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[3]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[3]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[2]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[2]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[1]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[1]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[0]                                           ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[0]                ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.put_z                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.put_z         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[26]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.align                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.align         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_e[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[21]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[21]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[20]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[20]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[19]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[19]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[18]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[18]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[17]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[17]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[16]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[16]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[15]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[15]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[14]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[14]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[13]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[13]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[12]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[12]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[31]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[31]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[23]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[23]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|round_bit                                      ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|round_bit           ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sticky                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|sticky              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|guard                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|guard               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[22]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[22]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[21]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[21]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[20]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[20]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[19]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[19]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[18]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[18]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[17]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[17]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[16]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[16]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[15]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[15]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[14]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[14]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[13]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[13]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[12]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[12]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[11]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[11]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[10]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[10]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[9]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[9]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[8]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[8]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[7]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[7]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[6]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[6]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[5]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[5]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[4]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[4]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[3]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[3]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[2]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[2]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[11]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[11]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[10]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[10]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[9]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[9]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[8]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[8]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[7]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[7]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[6]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[6]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[5]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[5]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[4]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[4]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[3]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[3]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[2]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[2]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[1]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[1]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[0]                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[0]       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[1]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[1]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z_stb                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z_stb      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.normalise_1                              ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.normalise_1   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[23]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[23]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[24]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[24]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[25]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[25]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[26]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[26]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[27]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[27]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[28]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[28]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[29]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[29]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[30]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[30]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[22]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[22]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[21]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[21]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[20]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[20]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[19]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[19]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[18]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[18]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[17]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[17]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[16]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[16]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[15]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[15]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[14]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[14]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[13]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[13]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[12]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[12]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_output_z[31]                                 ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_output_z[31]      ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[26]                                        ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[26]             ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|a_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[0]                                         ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|b_m[0]              ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.add_0                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.add_0         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.unpack                                   ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.unpack        ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.round                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.round         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.get_b                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.get_b         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.normalise_2                              ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.normalise_2   ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[23]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[23]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[24]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[24]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[25]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[25]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[26]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[26]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[27]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[27]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[28]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[28]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[29]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[29]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[30]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[30]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[22]                                          ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|z[22]               ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.add_1                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.add_1         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.special_cases                            ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.special_cases ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.pack                                     ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.pack          ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_input_b_ack                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_input_b_ack       ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|state.get_a                                    ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|state.get_a         ;
; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|s_input_a_ack                                  ; Merged with dCollideSpheres:test0|adder:add_z1_z2neg|s_input_a_ack       ;
; dCollideSpheres:test0|divider2:divide_1_d|a_m[2]                                                                      ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b_m[2]                                                                   ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|divisor[2]                                                               ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[29]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|a_m[3]                                                                      ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|b_m[3]                                                                   ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider:divide_drsum_2|divisor[3]                                                               ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[30]                                                                ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_y1_nyk|a[0..31]                                                                       ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add0|a[0]                                                                                 ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add0|b[0]                                                                                 ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add0|a[1..30]                                                                             ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add0|b[1..31]                                                                             ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add0|a[31]                                                                                ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_y1_y2neg|b[0..30]                                                                     ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_y1_y2neg|a[0..30]                                                                     ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_r2_r1neg|a[0..30]                                                                     ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_r2_r1neg|b[0..30]                                                                     ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_y1_y2neg|b[31]                                                                        ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_y1_y2neg|a[31]                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_r2_r1neg|a[31]                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_r2_r1neg|b[31]                                                                        ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_y1_nyk|a_s                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add0|b_s                                                                                  ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add0|a_s                                                                                  ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_y1_y2neg|b_s                                                                          ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_y1_y2neg|a_s                                                                          ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_r2_r1neg|a_s                                                                          ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_r2_r1neg|b_s                                                                          ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_x1_nxk|a[0..30]                                                                       ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_z1_nzk|a[0..30]                                                                       ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_x1_nxk|a[31]                                                                          ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_z1_nzk|a[31]                                                                          ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_x1_x2neg|b[0..30]                                                                     ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_x1_x2neg|a[0..30]                                                                     ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_z1_z2neg|a[0..30]                                                                     ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_z1_z2neg|b[0..30]                                                                     ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_x1_x2neg|b[31]                                                                        ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_x1_x2neg|a[31]                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_z1_z2neg|b[31]                                                                        ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_z1_z2neg|a[31]                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_x1_nxk|a_s                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_z1_nzk|a_s                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_x1_x2neg|b_s                                                                          ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_x1_x2neg|a_s                                                                          ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_z1_z2neg|b_s                                                                          ; Stuck at GND due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add_z1_z2neg|a_s                                                                          ; Stuck at VCC due to stuck port data_in                                   ;
; dCollideSpheres:test0|adder:add0|z_s                                                                                  ; Stuck at VCC due to stuck port data_in                                   ;
; Total Number of Removed Registers = 2788                                                                              ;                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                     ;
+----------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; Register name                                            ; Reason for Removal             ; Registers Removed due to This Register                                              ;
+----------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; memoryController:memcontrol|address[5]                   ; Stuck at GND                   ; we_w, ram_sp_sr_sw:memory|data_out6[31], ram_sp_sr_sw:memory|data_out6[30],         ;
;                                                          ; due to stuck port clear        ; ram_sp_sr_sw:memory|data_out6[29], ram_sp_sr_sw:memory|data_out6[28],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[27], ram_sp_sr_sw:memory|data_out6[26],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[25], ram_sp_sr_sw:memory|data_out6[24],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[23], ram_sp_sr_sw:memory|data_out6[22],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[21], ram_sp_sr_sw:memory|data_out6[20],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[19], ram_sp_sr_sw:memory|data_out6[18],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[17], ram_sp_sr_sw:memory|data_out6[16],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[15], ram_sp_sr_sw:memory|data_out6[14],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[13], ram_sp_sr_sw:memory|data_out6[12],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[11], ram_sp_sr_sw:memory|data_out6[10],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[9], ram_sp_sr_sw:memory|data_out6[8],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[7], ram_sp_sr_sw:memory|data_out6[6],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[5], ram_sp_sr_sw:memory|data_out6[4],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[3], ram_sp_sr_sw:memory|data_out6[2],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out6[1], ram_sp_sr_sw:memory|data_out6[0],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[31], ram_sp_sr_sw:memory|data_out2[30],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[29], ram_sp_sr_sw:memory|data_out2[28],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[27], ram_sp_sr_sw:memory|data_out2[26],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[25], ram_sp_sr_sw:memory|data_out2[24],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[23], ram_sp_sr_sw:memory|data_out2[22],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[21], ram_sp_sr_sw:memory|data_out2[20],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[19], ram_sp_sr_sw:memory|data_out2[18],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[17], ram_sp_sr_sw:memory|data_out2[16],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[15], ram_sp_sr_sw:memory|data_out2[14],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[13], ram_sp_sr_sw:memory|data_out2[12],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[11], ram_sp_sr_sw:memory|data_out2[10],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[9], ram_sp_sr_sw:memory|data_out2[8],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[7], ram_sp_sr_sw:memory|data_out2[6],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[5], ram_sp_sr_sw:memory|data_out2[4],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[3], ram_sp_sr_sw:memory|data_out2[2],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out2[1], ram_sp_sr_sw:memory|data_out2[0],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[31], ram_sp_sr_sw:memory|data_out4[30],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[29], ram_sp_sr_sw:memory|data_out4[28],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[27], ram_sp_sr_sw:memory|data_out4[26],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[25], ram_sp_sr_sw:memory|data_out4[24],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[23], ram_sp_sr_sw:memory|data_out4[22],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[21], ram_sp_sr_sw:memory|data_out4[20],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[19], ram_sp_sr_sw:memory|data_out4[18],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[17], ram_sp_sr_sw:memory|data_out4[16],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[15], ram_sp_sr_sw:memory|data_out4[14],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[13], ram_sp_sr_sw:memory|data_out4[12],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[11], ram_sp_sr_sw:memory|data_out4[10],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[9], ram_sp_sr_sw:memory|data_out4[8],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[7], ram_sp_sr_sw:memory|data_out4[6],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[5], ram_sp_sr_sw:memory|data_out4[4],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[3], ram_sp_sr_sw:memory|data_out4[2],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out4[1], ram_sp_sr_sw:memory|data_out4[0],                 ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[23],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[24],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[25],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[26],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[27],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[28],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[29],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[30],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[22],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[21],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[20],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[19],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[18],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[17],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[16],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[15],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[14],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[13],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[12],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[11],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[10],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[9],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[8],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[7],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[6],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[5],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[4],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[3],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[2],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[1],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[0],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a[31],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[0], dCollideSpheres:test0|adder:add0|b[0],       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[23], dCollideSpheres:test0|adder:add0|a[24],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[25], dCollideSpheres:test0|adder:add0|a[26],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[27], dCollideSpheres:test0|adder:add0|a[28],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[29], dCollideSpheres:test0|adder:add0|a[30],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[22], dCollideSpheres:test0|adder:add0|a[21],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[20], dCollideSpheres:test0|adder:add0|a[19],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[18], dCollideSpheres:test0|adder:add0|a[17],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[16], dCollideSpheres:test0|adder:add0|a[15],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[14], dCollideSpheres:test0|adder:add0|a[13],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[12], dCollideSpheres:test0|adder:add0|a[11],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[10], dCollideSpheres:test0|adder:add0|a[9],      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[8], dCollideSpheres:test0|adder:add0|a[7],       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[6], dCollideSpheres:test0|adder:add0|a[5],       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[4], dCollideSpheres:test0|adder:add0|a[3],       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a[2], dCollideSpheres:test0|adder:add0|a[1],       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[23], dCollideSpheres:test0|adder:add0|b[24],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[25], dCollideSpheres:test0|adder:add0|b[26],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[27], dCollideSpheres:test0|adder:add0|b[28],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[29], dCollideSpheres:test0|adder:add0|b[30],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[22], dCollideSpheres:test0|adder:add0|b[21],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[20], dCollideSpheres:test0|adder:add0|b[19],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[18], dCollideSpheres:test0|adder:add0|b[17],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[16], dCollideSpheres:test0|adder:add0|b[15],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[14], dCollideSpheres:test0|adder:add0|b[13],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[12], dCollideSpheres:test0|adder:add0|b[11],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[10], dCollideSpheres:test0|adder:add0|b[9],      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[8], dCollideSpheres:test0|adder:add0|b[7],       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[6], dCollideSpheres:test0|adder:add0|b[5],       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[4], dCollideSpheres:test0|adder:add0|b[3],       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[2], dCollideSpheres:test0|adder:add0|b[1],       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|b[31], dCollideSpheres:test0|adder:add0|a[31],     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[23],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[24],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[25],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[26],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[27],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[28],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[29],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[30],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[22],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[21],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[20],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[19],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[18],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[17],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[16],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[15],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[14],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[13],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[12],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[11],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[10],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[9],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[8],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[7],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[6],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[5],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[4],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[3],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[2],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[1],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[0],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[23],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[24],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[25],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[26],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[27],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[28],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[29],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[30],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[22],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[21],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[20],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[19],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[18],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[17],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[16],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[15],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[14],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[13],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[12],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[11],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[10],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[9],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[8],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[7],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[6],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[5],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[4],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[3],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[2],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[1],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[0],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[23],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[24],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[25],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[26],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[27],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[28],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[29],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[30],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[22],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[21],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[20],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[19],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[18],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[17],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[16],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[15],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[14],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[13],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[12],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[11],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[10],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[9],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[8],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[7],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[6],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[5],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[4],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[3],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[2],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[1],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[0],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[23],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[24],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[25],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[26],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[27],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[28],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[29],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[30],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[22],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[21],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[20],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[19],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[18],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[17],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[16],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[15],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[14],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[13],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[12],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[11],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[10],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[9],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[8],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[7],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[6],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[5],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[4],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[3],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[2],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[1],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[0],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|b[31],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a[31],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a[31],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b[31],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_nyk|a_s, dCollideSpheres:test0|adder:add0|b_s,   ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add0|a_s, dCollideSpheres:test0|adder:add_y1_y2neg|b_s, ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_y1_y2neg|a_s,                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|a_s,                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_r2_r1neg|b_s, dCollideSpheres:test0|adder:add0|z_s  ;
; memoryController:memcontrol|output_enable                ; Stuck at GND                   ; dCollideSpheres:test0|adder:add_x1_nxk|a[0],                                        ;
;                                                          ; due to stuck port clock_enable ; dCollideSpheres:test0|adder:add_x1_nxk|a[23],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[24],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[25],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[26],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[27],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[28],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[29],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[30],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[22],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[21],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[20],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[19],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[18],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[17],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[16],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[15],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[14],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[13],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[12],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[11],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[10],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[9],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[8],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[7],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[6],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[5],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[4],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[3],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[2],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[1],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[23],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[24],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[25],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[26],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[27],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[28],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[29],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[30],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[22],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[21],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[20],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[19],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[18],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[17],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[16],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[15],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[14],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[13],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[12],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[11],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[10],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[9],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[8],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[7],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[6],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[5],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[4],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[3],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[2],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[1],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[0],                                        ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a[31],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a[31],                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[23],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[24],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[25],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[26],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[27],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[28],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[29],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[30],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[22],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[21],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[20],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[19],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[18],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[17],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[16],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[15],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[14],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[13],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[12],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[11],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[10],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[9],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[8],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[7],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[6],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[5],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[4],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[3],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[2],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[1],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[0],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[23],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[24],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[25],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[26],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[27],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[28],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[29],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[30],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[22],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[21],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[20],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[19],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[18],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[17],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[16],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[15],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[14],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[13],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[12],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[11],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[10],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[9],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[8],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[7],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[6],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[5],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[4],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[3],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[2],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[1],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[0],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[23],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[24],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[25],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[26],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[27],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[28],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[29],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[30],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[22],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[21],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[20],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[19],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[18],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[17],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[16],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[15],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[14],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[13],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[12],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[11],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[10],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[9],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[8],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[7],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[6],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[5],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[4],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[3],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[2],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[1],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[0],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[23],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[24],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[25],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[26],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[27],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[28],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[29],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[30],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[22],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[21],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[20],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[19],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[18],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[17],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[16],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[15],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[14],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[13],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[12],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[11],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[10],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[9],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[8],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[7],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[6],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[5],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[4],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[3],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[2],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[1],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[0],                                      ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b[31],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a[31],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b[31],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a[31],                                     ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_nxk|a_s,                                         ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_nzk|a_s,                                         ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|b_s,                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_x1_x2neg|a_s,                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|b_s,                                       ;
;                                                          ;                                ; dCollideSpheres:test0|adder:add_z1_z2neg|a_s                                        ;
; memoryController:memcontrol|address[2]                   ; Stuck at GND                   ; ram_sp_sr_sw:memory|data_out0[31], ram_sp_sr_sw:memory|data_out0[30],               ;
;                                                          ; due to stuck port clear        ; ram_sp_sr_sw:memory|data_out0[29], ram_sp_sr_sw:memory|data_out0[28],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[27], ram_sp_sr_sw:memory|data_out0[26],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[25], ram_sp_sr_sw:memory|data_out0[24],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[23], ram_sp_sr_sw:memory|data_out0[22],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[21], ram_sp_sr_sw:memory|data_out0[20],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[19], ram_sp_sr_sw:memory|data_out0[18],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[17], ram_sp_sr_sw:memory|data_out0[16],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[15], ram_sp_sr_sw:memory|data_out0[14],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[13], ram_sp_sr_sw:memory|data_out0[12],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[11], ram_sp_sr_sw:memory|data_out0[10],               ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[9], ram_sp_sr_sw:memory|data_out0[8],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[7], ram_sp_sr_sw:memory|data_out0[6],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[5], ram_sp_sr_sw:memory|data_out0[4],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[3], ram_sp_sr_sw:memory|data_out0[2],                 ;
;                                                          ;                                ; ram_sp_sr_sw:memory|data_out0[1], ram_sp_sr_sw:memory|data_out0[0]                  ;
; dCollideSpheres:test0|divider2:divide_1_d|dividend[0]    ; Stuck at GND                   ; dCollideSpheres:test0|divider2:divide_1_d|dividend[1],                              ;
;                                                          ; due to stuck port data_in      ; dCollideSpheres:test0|divider2:divide_1_d|dividend[2],                              ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[3],                              ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[4],                              ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[5],                              ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[6],                              ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[7],                              ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[8],                              ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[9],                              ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[10],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[11],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[12],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[13],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[14],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[15],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[16],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[17],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[18],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[19],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[20],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[21],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[22],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[23],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[24],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[25],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[26],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[27]                              ;
; dCollideSpheres:test0|divider:divide_drsum_2|dividend[0] ; Stuck at GND                   ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[1],                           ;
;                                                          ; due to stuck port data_in      ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[2],                           ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[3],                           ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[4],                           ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[5],                           ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[6],                           ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[7],                           ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[8],                           ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[9],                           ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[10],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[11],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[12],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[13],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[14],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[15],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[16],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[17],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[18],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[19],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[20],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[21],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[22],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[23],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[24],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[25],                          ;
;                                                          ;                                ; dCollideSpheres:test0|divider:divide_drsum_2|dividend[26]                           ;
; dCollideSpheres:test0|divider2:divide_1_d|a[1]           ; Stuck at GND                   ; dCollideSpheres:test0|divider2:divide_1_d|a_m[1],                                   ;
;                                                          ; due to stuck port data_in      ; dCollideSpheres:test0|divider2:divide_1_d|dividend[28],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[29],                             ;
;                                                          ;                                ; dCollideSpheres:test0|divider2:divide_1_d|dividend[30]                              ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[3]        ; Stuck at GND                   ; dCollideSpheres:test0|divider:divide_drsum_2|b_m[3],                                ;
;                                                          ; due to stuck port data_in      ; dCollideSpheres:test0|divider:divide_drsum_2|divisor[3]                             ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[2]        ; Stuck at GND                   ; dCollideSpheres:test0|divider:divide_drsum_2|b_m[2],                                ;
;                                                          ; due to stuck port data_in      ; dCollideSpheres:test0|divider:divide_drsum_2|divisor[2]                             ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[1]        ; Stuck at GND                   ; dCollideSpheres:test0|divider:divide_drsum_2|b_m[1],                                ;
;                                                          ; due to stuck port data_in      ; dCollideSpheres:test0|divider:divide_drsum_2|divisor[1]                             ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[0]        ; Stuck at GND                   ; dCollideSpheres:test0|divider:divide_drsum_2|b_m[0],                                ;
;                                                          ; due to stuck port data_in      ; dCollideSpheres:test0|divider:divide_drsum_2|divisor[0]                             ;
; dCollideSpheres:test0|divider:divide_drsum_2|b[31]       ; Stuck at GND                   ; dCollideSpheres:test0|divider:divide_drsum_2|b_s                                    ;
;                                                          ; due to stuck port data_in      ;                                                                                     ;
; dCollideSpheres:test0|divider2:divide_1_d|a[31]          ; Stuck at GND                   ; dCollideSpheres:test0|divider2:divide_1_d|a_s                                       ;
;                                                          ; due to stuck port data_in      ;                                                                                     ;
; dCollideSpheres:test0|divider2:divide_1_d|a[3]           ; Stuck at GND                   ; dCollideSpheres:test0|divider2:divide_1_d|a_m[3]                                    ;
;                                                          ; due to stuck port data_in      ;                                                                                     ;
; dCollideSpheres:test0|divider2:divide_1_d|a[2]           ; Stuck at GND                   ; dCollideSpheres:test0|divider2:divide_1_d|a_m[2]                                    ;
;                                                          ; due to stuck port data_in      ;                                                                                     ;
; dCollideSpheres:test0|divider2:divide_1_d|a[0]           ; Stuck at GND                   ; dCollideSpheres:test0|divider2:divide_1_d|a_m[0]                                    ;
;                                                          ; due to stuck port data_in      ;                                                                                     ;
+----------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga_dCollideSpheres|jtag_debug:jtag1|shift_dr_out[30]                                                                                      ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_nzk|sum[24]                                                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_nyk|sum[11]                                                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_nxk|sum[23]                                                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_rsum_dneg|sum[11]                                                                      ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_radius_sum_dneg|sum[13]                                                                ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|sum[11]                                                                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_r2_r1neg|sum[15]                                                                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_z2neg|sum[15]                                                                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_y2neg|sum[22]                                                                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_x2neg|sum[15]                                                                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|sum[24]                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|sum[16]   ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|sum[14]   ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|sum[5]                                          ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|sum[3]                                          ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|sum[8]                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|dividend[46]                                                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d|dividend[32]                                                                 ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_nzk|b_m[3]                                                                          ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_nyk|b_m[12]                                                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_nxk|b_m[18]                                                                         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|a_m[5]                                                                    ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_rsum_dneg|b_m[14]                                                                      ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_radius_sum_dneg|b_m[5]                                                                 ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|b_m[14]                                                                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d|b_m[1]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_r2_r1neg|b_m[13]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_z2neg|b_m[14]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_y2neg|b_m[19]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_x2neg|b_m[13]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|b_m[16]                                                                               ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|b_m[19]   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|b_m[10]   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_m[17]                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_m[21]                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_m[5]                                          ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_nzk|a_m[21]                                                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_nyk|a_m[7]                                                                          ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_nxk|a_m[8]                                                                          ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_rsum_dneg|a_m[25]                                                                      ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_radius_sum_dneg|a_m[10]                                                                ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|a_m[3]                                                                             ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_r2_r1neg|a_m[19]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_z2neg|a_m[18]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_y2neg|a_m[3]                                                                        ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_x2neg|a_m[10]                                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|a_m[14]                                                                               ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|a_m[10]   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|a_m[21]   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_m[12]                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_m[25]                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_m[9]                                          ;
; 5:1                ; 51 bits   ; 153 LEs       ; 102 LEs              ; 51 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|remainder[47]                                                             ;
; 5:1                ; 51 bits   ; 153 LEs       ; 102 LEs              ; 51 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d|remainder[29]                                                                ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_nzk|b_e[4]                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_nyk|b_e[0]                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_nxk|b_e[0]                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nz_k|a_e[5]                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nz_k|b_e[0]                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ny_k|a_e[0]                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ny_k|b_e[5]                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nx_k|a_e[6]                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nx_k|b_e[4]                                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|a_e[0]                                                                    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|b_e[1]                                                                    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|a_e[7]                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|b_e[7]                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|a_e[0]                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|b_e[7]                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|a_e[5]                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|b_e[0]                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_rsum_dneg|b_e[9]                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_radius_sum_dneg|b_e[7]                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|b_e[8]                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d|a_e[5]                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d|b_e[3]                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_r2_r1neg|b_e[6]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_z2neg|b_e[6]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_y2neg|b_e[9]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_x2neg|b_e[2]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|b_e[3]                                                                                ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|b_e[5]    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|b_e[4]    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|a_e[1]         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|b_e[9]         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|a_e[1]         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|b_e[4]         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|a_e[5]         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|b_e[4]         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|b_e[8]                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|b_e[3]                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|b_e[4]                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_nzk|a_e[8]                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_nyk|a_e[2]                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_nxk|a_e[8]                                                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_rsum_dneg|a_e[7]                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_radius_sum_dneg|a_e[5]                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|a_e[1]                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_r2_r1neg|a_e[1]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_z2neg|a_e[5]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_y2neg|a_e[0]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_x2neg|a_e[0]                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|a_e[0]                                                                                ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|a_e[2]    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|a_e[2]    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|a_e[8]                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|a_e[5]                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|a_e[9]                                          ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nz_k|z_m[1]                                                                  ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nz_k|z_e[0]                                                                  ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ny_k|z_m[13]                                                                 ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ny_k|z_e[4]                                                                  ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nx_k|z_m[2]                                                                  ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nx_k|z_e[8]                                                                  ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|z_m[4]                                                                    ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|z_e[0]                                                                    ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|z_m[21]                                                          ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|z_e[5]                                                           ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|z_m[7]                                                           ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|z_e[8]                                                           ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|z_m[14]                                                          ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|z_e[5]                                                           ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d|z_m[16]                                                                      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d|z_e[9]                                                                       ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|z_m[21]        ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|z_e[0]         ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|z_m[5]         ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|z_e[8]         ;
; 8:1                ; 23 bits   ; 115 LEs       ; 46 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|z_m[12]        ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|z_e[2]         ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_nzk|z_m[0]                                                                          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_nyk|z_m[9]                                                                          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_nxk|z_m[3]                                                                          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_rsum_dneg|z_m[15]                                                                      ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_radius_sum_dneg|z_m[2]                                                                 ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|z_m[15]                                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_r2_r1neg|z_m[0]                                                                        ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_z2neg|z_m[3]                                                                        ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_y2neg|z_m[15]                                                                       ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_x2neg|z_m[13]                                                                       ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|z_m[15]                                                                               ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|z_m[13]   ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|z_m[2]    ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_m[0]                                          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_m[14]                                         ;
; 9:1                ; 23 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_m[6]                                          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_nxk|z[0]                                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_nyk|z[0]                                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_nzk|z[6]                                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_radius_sum_dneg|z[15]                                                                  ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|z[17]                                                                                 ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|z[4]                                                             ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|z[21]                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|z[14]                                                            ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nz_k|z[22]                                                                   ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ny_k|z[13]                                                                   ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nx_k|z[1]                                                                    ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_rsum_dneg|z[20]                                                                        ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_z2neg|z[1]                                                                          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_y2neg|z[4]                                                                          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_x2neg|z[11]                                                                         ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_r2_r1neg|z[16]                                                                         ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|z[8]      ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|z[0]           ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|z[16]          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|z[19]          ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[13]                                           ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[22]                                           ;
; 9:1                ; 23 bits   ; 138 LEs       ; 92 LEs               ; 46 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[12]                                           ;
; 9:1                ; 22 bits   ; 132 LEs       ; 88 LEs               ; 44 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|z[21]     ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_nzk|z_e[7]                                                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_nyk|z_e[9]                                                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_nxk|z_e[3]                                                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_rsum_dneg|z_e[8]                                                                       ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_radius_sum_dneg|z_e[9]                                                                 ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|z_e[9]                                                                             ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_r2_r1neg|z_e[3]                                                                        ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_z2neg|z_e[0]                                                                        ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_y2neg|z_e[8]                                                                        ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_x2neg|z_e[7]                                                                        ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|z_e[4]                                                                                ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|z_e[0]    ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|z_e[5]    ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z_e[2]                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z_e[9]                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z_e[0]                                          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_nxk|z[30]                                                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_nyk|z[27]                                                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_nzk|z[28]                                                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_radius_sum_dneg|z[25]                                                                  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|z[23]                                                                                 ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|z[25]                                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|z[23]                                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|z[26]                                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nz_k|z[27]                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ny_k|z[29]                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nx_k|z[28]                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_rsum_dneg|z[25]                                                                        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_z2neg|z[29]                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_y2neg|z[30]                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_x2neg|z[24]                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_r2_r1neg|z[27]                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|z[28]     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|z[23]          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|z[27]          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|z[23]          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|z[27]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|z[30]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|z[28]                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|z[23]     ;
; 10:1               ; 22 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|z[9]                                                                      ;
; 10:1               ; 22 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d|z[2]                                                                         ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|z[26]                                                                     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d|z[23]                                                                        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nz_k|a_m[15]                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nz_k|b_m[10]                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ny_k|a_m[16]                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ny_k|b_m[20]                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nx_k|a_m[3]                                                                  ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nx_k|b_m[19]                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|a_m[18]                                                          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|b_m[1]                                                           ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|a_m[18]                                                          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|b_m[1]                                                           ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|a_m[4]                                                           ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|b_m[17]                                                          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|a_m[20]        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|b_m[17]        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|a_m[16]        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|b_m[2]         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|a_m[3]         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|b_m[12]        ;
; 6:1                ; 96 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|normaly[11]                                                                                      ;
; 6:1                ; 128 bits  ; 512 LEs       ; 256 LEs              ; 256 LEs                ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|depth[9]                                                                                         ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_nzk|Selector9                                                                       ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_nyk|Selector8                                                                       ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_nxk|Selector8                                                                       ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_rsum_dneg|Selector9                                                                    ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_radius_sum_dneg|Selector9                                                              ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|Selector2                                                                          ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_r2_r1neg|Selector8                                                                     ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_z1_z2neg|Selector2                                                                     ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_y1_y2neg|Selector5                                                                     ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add_x1_x2neg|Selector2                                                                     ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|Selector8                                                                             ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|Selector9 ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1|Selector1 ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3|Selector8                                       ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2|Selector2                                       ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1|Selector1                                       ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nz_k|Selector10                                                              ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ny_k|Selector6                                                               ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_nx_k|Selector1                                                               ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2|Selector2                                                                 ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|Selector0                                                        ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|Selector1                                                        ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|Selector6                                                        ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d|Selector0                                                                    ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|Selector2      ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|Selector6      ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; No         ; |fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|Selector10     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                             ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                           ;
; sld_instance_index      ; 0                ; Signed Integer                                                                   ;
; sld_ir_width            ; 3                ; Signed Integer                                                                   ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                   ;
; sld_sim_action          ;                  ; String                                                                           ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                   ;
; lpm_type                ; sld_virtual_jtag ; String                                                                           ;
; lpm_hint                ; UNUSED           ; String                                                                           ;
+-------------------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug:jtag1|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                            ;
+-------------------------+------------------+---------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                          ;
; sld_instance_index      ; 0                ; Signed Integer                                                                  ;
; sld_ir_width            ; 3                ; Signed Integer                                                                  ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                  ;
; sld_sim_action          ;                  ; String                                                                          ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                  ;
; lpm_type                ; sld_virtual_jtag ; String                                                                          ;
; lpm_hint                ; UNUSED           ; String                                                                          ;
+-------------------------+------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                                            ;
; get_b          ; 0010  ; Unsigned Binary                                                                            ;
; unpack         ; 0011  ; Unsigned Binary                                                                            ;
; special_cases  ; 0100  ; Unsigned Binary                                                                            ;
; align          ; 0101  ; Unsigned Binary                                                                            ;
; add_0          ; 0110  ; Unsigned Binary                                                                            ;
; add_1          ; 0111  ; Unsigned Binary                                                                            ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                            ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                            ;
; round          ; 1010  ; Unsigned Binary                                                                            ;
; pack           ; 1011  ; Unsigned Binary                                                                            ;
; put_z          ; 1100  ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                                            ;
; get_b          ; 0010  ; Unsigned Binary                                                                            ;
; unpack         ; 0011  ; Unsigned Binary                                                                            ;
; special_cases  ; 0100  ; Unsigned Binary                                                                            ;
; align          ; 0101  ; Unsigned Binary                                                                            ;
; add_0          ; 0110  ; Unsigned Binary                                                                            ;
; add_1          ; 0111  ; Unsigned Binary                                                                            ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                            ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                            ;
; round          ; 1010  ; Unsigned Binary                                                                            ;
; pack           ; 1011  ; Unsigned Binary                                                                            ;
; put_z          ; 1100  ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                                            ;
; get_b          ; 0010  ; Unsigned Binary                                                                            ;
; unpack         ; 0011  ; Unsigned Binary                                                                            ;
; special_cases  ; 0100  ; Unsigned Binary                                                                            ;
; align          ; 0101  ; Unsigned Binary                                                                            ;
; add_0          ; 0110  ; Unsigned Binary                                                                            ;
; add_1          ; 0111  ; Unsigned Binary                                                                            ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                            ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                            ;
; round          ; 1010  ; Unsigned Binary                                                                            ;
; pack           ; 1011  ; Unsigned Binary                                                                            ;
; put_z          ; 1100  ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                                                                             ;
; get_b          ; 0001  ; Unsigned Binary                                                                                                             ;
; unpack         ; 0010  ; Unsigned Binary                                                                                                             ;
; special_cases  ; 0011  ; Unsigned Binary                                                                                                             ;
; normalise_a    ; 0100  ; Unsigned Binary                                                                                                             ;
; normalise_b    ; 0101  ; Unsigned Binary                                                                                                             ;
; multiply_0     ; 0110  ; Unsigned Binary                                                                                                             ;
; multiply_1     ; 0111  ; Unsigned Binary                                                                                                             ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                                                             ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                                                             ;
; round          ; 1010  ; Unsigned Binary                                                                                                             ;
; pack           ; 1011  ; Unsigned Binary                                                                                                             ;
; put_z          ; 1100  ; Unsigned Binary                                                                                                             ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                                                                             ;
; get_b          ; 0001  ; Unsigned Binary                                                                                                             ;
; unpack         ; 0010  ; Unsigned Binary                                                                                                             ;
; special_cases  ; 0011  ; Unsigned Binary                                                                                                             ;
; normalise_a    ; 0100  ; Unsigned Binary                                                                                                             ;
; normalise_b    ; 0101  ; Unsigned Binary                                                                                                             ;
; multiply_0     ; 0110  ; Unsigned Binary                                                                                                             ;
; multiply_1     ; 0111  ; Unsigned Binary                                                                                                             ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                                                             ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                                                             ;
; round          ; 1010  ; Unsigned Binary                                                                                                             ;
; pack           ; 1011  ; Unsigned Binary                                                                                                             ;
; put_z          ; 1100  ; Unsigned Binary                                                                                                             ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                                                                             ;
; get_b          ; 0001  ; Unsigned Binary                                                                                                             ;
; unpack         ; 0010  ; Unsigned Binary                                                                                                             ;
; special_cases  ; 0011  ; Unsigned Binary                                                                                                             ;
; normalise_a    ; 0100  ; Unsigned Binary                                                                                                             ;
; normalise_b    ; 0101  ; Unsigned Binary                                                                                                             ;
; multiply_0     ; 0110  ; Unsigned Binary                                                                                                             ;
; multiply_1     ; 0111  ; Unsigned Binary                                                                                                             ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                                                             ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                                                             ;
; round          ; 1010  ; Unsigned Binary                                                                                                             ;
; pack           ; 1011  ; Unsigned Binary                                                                                                             ;
; put_z          ; 1100  ; Unsigned Binary                                                                                                             ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                                                                                  ;
; get_b          ; 0010  ; Unsigned Binary                                                                                                                  ;
; unpack         ; 0011  ; Unsigned Binary                                                                                                                  ;
; special_cases  ; 0100  ; Unsigned Binary                                                                                                                  ;
; align          ; 0101  ; Unsigned Binary                                                                                                                  ;
; add_0          ; 0110  ; Unsigned Binary                                                                                                                  ;
; add_1          ; 0111  ; Unsigned Binary                                                                                                                  ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                                                                  ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                                                                  ;
; round          ; 1010  ; Unsigned Binary                                                                                                                  ;
; pack           ; 1011  ; Unsigned Binary                                                                                                                  ;
; put_z          ; 1100  ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                                                                                  ;
; get_b          ; 0010  ; Unsigned Binary                                                                                                                  ;
; unpack         ; 0011  ; Unsigned Binary                                                                                                                  ;
; special_cases  ; 0100  ; Unsigned Binary                                                                                                                  ;
; align          ; 0101  ; Unsigned Binary                                                                                                                  ;
; add_0          ; 0110  ; Unsigned Binary                                                                                                                  ;
; add_1          ; 0111  ; Unsigned Binary                                                                                                                  ;
; normalise_1    ; 1000  ; Unsigned Binary                                                                                                                  ;
; normalise_2    ; 1001  ; Unsigned Binary                                                                                                                  ;
; round          ; 1010  ; Unsigned Binary                                                                                                                  ;
; pack           ; 1011  ; Unsigned Binary                                                                                                                  ;
; put_z          ; 1100  ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                      ;
; get_b          ; 0010  ; Unsigned Binary                                      ;
; unpack         ; 0011  ; Unsigned Binary                                      ;
; special_cases  ; 0100  ; Unsigned Binary                                      ;
; align          ; 0101  ; Unsigned Binary                                      ;
; add_0          ; 0110  ; Unsigned Binary                                      ;
; add_1          ; 0111  ; Unsigned Binary                                      ;
; normalise_1    ; 1000  ; Unsigned Binary                                      ;
; normalise_2    ; 1001  ; Unsigned Binary                                      ;
; round          ; 1010  ; Unsigned Binary                                      ;
; pack           ; 1011  ; Unsigned Binary                                      ;
; put_z          ; 1100  ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_x1_x2neg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                              ;
; get_b          ; 0010  ; Unsigned Binary                                              ;
; unpack         ; 0011  ; Unsigned Binary                                              ;
; special_cases  ; 0100  ; Unsigned Binary                                              ;
; align          ; 0101  ; Unsigned Binary                                              ;
; add_0          ; 0110  ; Unsigned Binary                                              ;
; add_1          ; 0111  ; Unsigned Binary                                              ;
; normalise_1    ; 1000  ; Unsigned Binary                                              ;
; normalise_2    ; 1001  ; Unsigned Binary                                              ;
; round          ; 1010  ; Unsigned Binary                                              ;
; pack           ; 1011  ; Unsigned Binary                                              ;
; put_z          ; 1100  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_y1_y2neg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                              ;
; get_b          ; 0010  ; Unsigned Binary                                              ;
; unpack         ; 0011  ; Unsigned Binary                                              ;
; special_cases  ; 0100  ; Unsigned Binary                                              ;
; align          ; 0101  ; Unsigned Binary                                              ;
; add_0          ; 0110  ; Unsigned Binary                                              ;
; add_1          ; 0111  ; Unsigned Binary                                              ;
; normalise_1    ; 1000  ; Unsigned Binary                                              ;
; normalise_2    ; 1001  ; Unsigned Binary                                              ;
; round          ; 1010  ; Unsigned Binary                                              ;
; pack           ; 1011  ; Unsigned Binary                                              ;
; put_z          ; 1100  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_z1_z2neg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                              ;
; get_b          ; 0010  ; Unsigned Binary                                              ;
; unpack         ; 0011  ; Unsigned Binary                                              ;
; special_cases  ; 0100  ; Unsigned Binary                                              ;
; align          ; 0101  ; Unsigned Binary                                              ;
; add_0          ; 0110  ; Unsigned Binary                                              ;
; add_1          ; 0111  ; Unsigned Binary                                              ;
; normalise_1    ; 1000  ; Unsigned Binary                                              ;
; normalise_2    ; 1001  ; Unsigned Binary                                              ;
; round          ; 1010  ; Unsigned Binary                                              ;
; pack           ; 1011  ; Unsigned Binary                                              ;
; put_z          ; 1100  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_r2_r1neg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                              ;
; get_b          ; 0010  ; Unsigned Binary                                              ;
; unpack         ; 0011  ; Unsigned Binary                                              ;
; special_cases  ; 0100  ; Unsigned Binary                                              ;
; align          ; 0101  ; Unsigned Binary                                              ;
; add_0          ; 0110  ; Unsigned Binary                                              ;
; add_1          ; 0111  ; Unsigned Binary                                              ;
; normalise_1    ; 1000  ; Unsigned Binary                                              ;
; normalise_2    ; 1001  ; Unsigned Binary                                              ;
; round          ; 1010  ; Unsigned Binary                                              ;
; pack           ; 1011  ; Unsigned Binary                                              ;
; put_z          ; 1100  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|divider2:divide_1_d ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                               ;
; get_b          ; 0010  ; Unsigned Binary                                               ;
; unpack         ; 0011  ; Unsigned Binary                                               ;
; special_cases  ; 0100  ; Unsigned Binary                                               ;
; normalise_a    ; 0101  ; Unsigned Binary                                               ;
; normalise_b    ; 0110  ; Unsigned Binary                                               ;
; divide_0       ; 0111  ; Unsigned Binary                                               ;
; divide_1       ; 1000  ; Unsigned Binary                                               ;
; divide_2       ; 1001  ; Unsigned Binary                                               ;
; divide_3       ; 1010  ; Unsigned Binary                                               ;
; normalise_1    ; 1011  ; Unsigned Binary                                               ;
; normalise_2    ; 1100  ; Unsigned Binary                                               ;
; round          ; 1101  ; Unsigned Binary                                               ;
; pack           ; 1110  ; Unsigned Binary                                               ;
; put_z          ; 1111  ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:addDiff ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                         ;
; get_b          ; 0010  ; Unsigned Binary                                         ;
; unpack         ; 0011  ; Unsigned Binary                                         ;
; special_cases  ; 0100  ; Unsigned Binary                                         ;
; align          ; 0101  ; Unsigned Binary                                         ;
; add_0          ; 0110  ; Unsigned Binary                                         ;
; add_1          ; 0111  ; Unsigned Binary                                         ;
; normalise_1    ; 1000  ; Unsigned Binary                                         ;
; normalise_2    ; 1001  ; Unsigned Binary                                         ;
; round          ; 1010  ; Unsigned Binary                                         ;
; pack           ; 1011  ; Unsigned Binary                                         ;
; put_z          ; 1100  ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_radius_sum_dneg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                     ;
; get_b          ; 0010  ; Unsigned Binary                                                     ;
; unpack         ; 0011  ; Unsigned Binary                                                     ;
; special_cases  ; 0100  ; Unsigned Binary                                                     ;
; align          ; 0101  ; Unsigned Binary                                                     ;
; add_0          ; 0110  ; Unsigned Binary                                                     ;
; add_1          ; 0111  ; Unsigned Binary                                                     ;
; normalise_1    ; 1000  ; Unsigned Binary                                                     ;
; normalise_2    ; 1001  ; Unsigned Binary                                                     ;
; round          ; 1010  ; Unsigned Binary                                                     ;
; pack           ; 1011  ; Unsigned Binary                                                     ;
; put_z          ; 1100  ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_rsum_dneg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                               ;
; get_b          ; 0010  ; Unsigned Binary                                               ;
; unpack         ; 0011  ; Unsigned Binary                                               ;
; special_cases  ; 0100  ; Unsigned Binary                                               ;
; align          ; 0101  ; Unsigned Binary                                               ;
; add_0          ; 0110  ; Unsigned Binary                                               ;
; add_1          ; 0111  ; Unsigned Binary                                               ;
; normalise_1    ; 1000  ; Unsigned Binary                                               ;
; normalise_2    ; 1001  ; Unsigned Binary                                               ;
; round          ; 1010  ; Unsigned Binary                                               ;
; pack           ; 1011  ; Unsigned Binary                                               ;
; put_z          ; 1100  ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_xsum_dRecip ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                           ;
; get_b          ; 0001  ; Unsigned Binary                                                           ;
; unpack         ; 0010  ; Unsigned Binary                                                           ;
; special_cases  ; 0011  ; Unsigned Binary                                                           ;
; normalise_a    ; 0100  ; Unsigned Binary                                                           ;
; normalise_b    ; 0101  ; Unsigned Binary                                                           ;
; multiply_0     ; 0110  ; Unsigned Binary                                                           ;
; multiply_1     ; 0111  ; Unsigned Binary                                                           ;
; normalise_1    ; 1000  ; Unsigned Binary                                                           ;
; normalise_2    ; 1001  ; Unsigned Binary                                                           ;
; round          ; 1010  ; Unsigned Binary                                                           ;
; pack           ; 1011  ; Unsigned Binary                                                           ;
; put_z          ; 1100  ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_ysum_dRecip ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                           ;
; get_b          ; 0001  ; Unsigned Binary                                                           ;
; unpack         ; 0010  ; Unsigned Binary                                                           ;
; special_cases  ; 0011  ; Unsigned Binary                                                           ;
; normalise_a    ; 0100  ; Unsigned Binary                                                           ;
; normalise_b    ; 0101  ; Unsigned Binary                                                           ;
; multiply_0     ; 0110  ; Unsigned Binary                                                           ;
; multiply_1     ; 0111  ; Unsigned Binary                                                           ;
; normalise_1    ; 1000  ; Unsigned Binary                                                           ;
; normalise_2    ; 1001  ; Unsigned Binary                                                           ;
; round          ; 1010  ; Unsigned Binary                                                           ;
; pack           ; 1011  ; Unsigned Binary                                                           ;
; put_z          ; 1100  ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_zsum_dRecip ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                           ;
; get_b          ; 0001  ; Unsigned Binary                                                           ;
; unpack         ; 0010  ; Unsigned Binary                                                           ;
; special_cases  ; 0011  ; Unsigned Binary                                                           ;
; normalise_a    ; 0100  ; Unsigned Binary                                                           ;
; normalise_b    ; 0101  ; Unsigned Binary                                                           ;
; multiply_0     ; 0110  ; Unsigned Binary                                                           ;
; multiply_1     ; 0111  ; Unsigned Binary                                                           ;
; normalise_1    ; 1000  ; Unsigned Binary                                                           ;
; normalise_2    ; 1001  ; Unsigned Binary                                                           ;
; round          ; 1010  ; Unsigned Binary                                                           ;
; pack           ; 1011  ; Unsigned Binary                                                           ;
; put_z          ; 1100  ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|divider:divide_drsum_2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                                  ;
; get_b          ; 0010  ; Unsigned Binary                                                  ;
; unpack         ; 0011  ; Unsigned Binary                                                  ;
; special_cases  ; 0100  ; Unsigned Binary                                                  ;
; normalise_a    ; 0101  ; Unsigned Binary                                                  ;
; normalise_b    ; 0110  ; Unsigned Binary                                                  ;
; divide_0       ; 0111  ; Unsigned Binary                                                  ;
; divide_1       ; 1000  ; Unsigned Binary                                                  ;
; divide_2       ; 1001  ; Unsigned Binary                                                  ;
; divide_3       ; 1010  ; Unsigned Binary                                                  ;
; normalise_1    ; 1011  ; Unsigned Binary                                                  ;
; normalise_2    ; 1100  ; Unsigned Binary                                                  ;
; round          ; 1101  ; Unsigned Binary                                                  ;
; pack           ; 1110  ; Unsigned Binary                                                  ;
; put_z          ; 1111  ; Unsigned Binary                                                  ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_nx_k ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                    ;
; get_b          ; 0001  ; Unsigned Binary                                                    ;
; unpack         ; 0010  ; Unsigned Binary                                                    ;
; special_cases  ; 0011  ; Unsigned Binary                                                    ;
; normalise_a    ; 0100  ; Unsigned Binary                                                    ;
; normalise_b    ; 0101  ; Unsigned Binary                                                    ;
; multiply_0     ; 0110  ; Unsigned Binary                                                    ;
; multiply_1     ; 0111  ; Unsigned Binary                                                    ;
; normalise_1    ; 1000  ; Unsigned Binary                                                    ;
; normalise_2    ; 1001  ; Unsigned Binary                                                    ;
; round          ; 1010  ; Unsigned Binary                                                    ;
; pack           ; 1011  ; Unsigned Binary                                                    ;
; put_z          ; 1100  ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_ny_k ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                    ;
; get_b          ; 0001  ; Unsigned Binary                                                    ;
; unpack         ; 0010  ; Unsigned Binary                                                    ;
; special_cases  ; 0011  ; Unsigned Binary                                                    ;
; normalise_a    ; 0100  ; Unsigned Binary                                                    ;
; normalise_b    ; 0101  ; Unsigned Binary                                                    ;
; multiply_0     ; 0110  ; Unsigned Binary                                                    ;
; multiply_1     ; 0111  ; Unsigned Binary                                                    ;
; normalise_1    ; 1000  ; Unsigned Binary                                                    ;
; normalise_2    ; 1001  ; Unsigned Binary                                                    ;
; round          ; 1010  ; Unsigned Binary                                                    ;
; pack           ; 1011  ; Unsigned Binary                                                    ;
; put_z          ; 1100  ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|multiplier:multiply_nz_k ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; get_a          ; 0000  ; Unsigned Binary                                                    ;
; get_b          ; 0001  ; Unsigned Binary                                                    ;
; unpack         ; 0010  ; Unsigned Binary                                                    ;
; special_cases  ; 0011  ; Unsigned Binary                                                    ;
; normalise_a    ; 0100  ; Unsigned Binary                                                    ;
; normalise_b    ; 0101  ; Unsigned Binary                                                    ;
; multiply_0     ; 0110  ; Unsigned Binary                                                    ;
; multiply_1     ; 0111  ; Unsigned Binary                                                    ;
; normalise_1    ; 1000  ; Unsigned Binary                                                    ;
; normalise_2    ; 1001  ; Unsigned Binary                                                    ;
; round          ; 1010  ; Unsigned Binary                                                    ;
; pack           ; 1011  ; Unsigned Binary                                                    ;
; put_z          ; 1100  ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_x1_nxk ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                            ;
; get_b          ; 0010  ; Unsigned Binary                                            ;
; unpack         ; 0011  ; Unsigned Binary                                            ;
; special_cases  ; 0100  ; Unsigned Binary                                            ;
; align          ; 0101  ; Unsigned Binary                                            ;
; add_0          ; 0110  ; Unsigned Binary                                            ;
; add_1          ; 0111  ; Unsigned Binary                                            ;
; normalise_1    ; 1000  ; Unsigned Binary                                            ;
; normalise_2    ; 1001  ; Unsigned Binary                                            ;
; round          ; 1010  ; Unsigned Binary                                            ;
; pack           ; 1011  ; Unsigned Binary                                            ;
; put_z          ; 1100  ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_y1_nyk ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                            ;
; get_b          ; 0010  ; Unsigned Binary                                            ;
; unpack         ; 0011  ; Unsigned Binary                                            ;
; special_cases  ; 0100  ; Unsigned Binary                                            ;
; align          ; 0101  ; Unsigned Binary                                            ;
; add_0          ; 0110  ; Unsigned Binary                                            ;
; add_1          ; 0111  ; Unsigned Binary                                            ;
; normalise_1    ; 1000  ; Unsigned Binary                                            ;
; normalise_2    ; 1001  ; Unsigned Binary                                            ;
; round          ; 1010  ; Unsigned Binary                                            ;
; pack           ; 1011  ; Unsigned Binary                                            ;
; put_z          ; 1100  ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dCollideSpheres:test0|adder:add_z1_nzk ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; get_a          ; 0001  ; Unsigned Binary                                            ;
; get_b          ; 0010  ; Unsigned Binary                                            ;
; unpack         ; 0011  ; Unsigned Binary                                            ;
; special_cases  ; 0100  ; Unsigned Binary                                            ;
; align          ; 0101  ; Unsigned Binary                                            ;
; add_0          ; 0110  ; Unsigned Binary                                            ;
; add_1          ; 0111  ; Unsigned Binary                                            ;
; normalise_1    ; 1000  ; Unsigned Binary                                            ;
; normalise_2    ; 1001  ; Unsigned Binary                                            ;
; round          ; 1010  ; Unsigned Binary                                            ;
; pack           ; 1011  ; Unsigned Binary                                            ;
; put_z          ; 1100  ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_sp_sr_sw:memory ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                          ;
; ADDR_WIDTH     ; 6     ; Signed Integer                          ;
; RAM_DEPTH      ; 64    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_gpd1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_gpd1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_gpd1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Untyped                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Untyped                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_gpd1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 859                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 859                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 2598                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 859                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                               ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                               ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                               ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                               ;
; LATENCY                                        ; 0            ; Untyped                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                               ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                               ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                               ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                               ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                               ;
; LATENCY                                        ; 0            ; Untyped                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                               ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                  ;
+------------------------------------------------+--------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                               ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                               ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                               ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                               ;
; LATENCY                                        ; 0            ; Untyped                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                               ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                               ;
+------------------------------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_nx_k|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_ny_k|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|multiplier:multiply_nz_k|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHB                                     ; 24           ; Untyped                                                                                                 ;
; LPM_WIDTHP                                     ; 48           ; Untyped                                                                                                 ;
; LPM_WIDTHR                                     ; 48           ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 4                                            ;
; Entity Instance                           ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 64                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 64                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 64                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 64                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 64                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 64                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 64                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 64                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                 ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                  ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 9                                                                                                                      ;
; Entity Instance                       ; dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|lpm_mult:Mult0                                                   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|lpm_mult:Mult0                                                   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|lpm_mult:Mult0                                                   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|multiplier:multiply_nx_k|lpm_mult:Mult0                                                          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|multiplier:multiply_ny_k|lpm_mult:Mult0                                                          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|multiplier:multiply_nz_k|lpm_mult:Mult0                                                          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
; Entity Instance                       ; dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                     ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memoryController:memcontrol"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rst           ; Input  ; Info     ; Explicitly unconnected                                                              ;
; end_of_memory ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_sp_sr_sw:memory"                                                                                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addressin  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; addressout ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_z1_nzk"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_y1_nyk"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_x1_nxk"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_nz_k"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_ny_k"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_nx_k"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|divider:divide_drsum_2"                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; input_b[29..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_b[31]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_b[30]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_stb    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_zsum_dRecip"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_ysum_dRecip"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|multiplier:multiply_xsum_dRecip"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_rsum_dneg"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_radius_sum_dneg"                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:addDiff"                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output_z[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_a_ack     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|divider2:divide_1_d"                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a[29..23] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_a[22..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_b_stb     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output_z_ack    ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_a_ack     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_r2_r1neg"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_z1_z2neg"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_y1_y2neg"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add_x1_x2neg"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|adder:add0"                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; input_a_stb  ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; input_b_stb  ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; output_z_ack ; Input  ; Info     ; Stuck at GND                                                                                          ;
; input_a_ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; input_b_ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3"                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2"                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; input_a_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_b_stb ; Input  ; Info     ; Stuck at VCC                                                                        ;
; input_a_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_b_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dCollideSpheres:test0"                                                                                                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cx        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; cy        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; cz        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; normalx   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; normaly   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; normalz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; g1[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; g1[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; g2[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; g2[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; ret       ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; ret[-1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; test      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; test2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; test3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; test4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "rst_Ctrl:rstCTRL" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; rst  ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug:jtag1|myjtag:myjtag_inst"                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Info     ; Explicitly unconnected                                                              ;
; virtual_state_e1dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_e2dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_pdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_udr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_uir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_cir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_tx_rdy:jtag0|myjtag:myjtag_inst"                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Info     ; Explicitly unconnected                                                              ;
; virtual_state_e1dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_e2dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_pdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_uir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_cir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_tx_rdy:jtag0"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 859                 ; 859              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                              ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+----------------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                               ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+----------------------------------------------------------------------------------+
; 0              ; YES        ; N/A              ; 3        ; 0x400   ; 12              ; 0x00B                   ; jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component ;
; 1              ; YES        ; N/A              ; 3        ; 0x800   ; 12              ; 0x013                   ; jtag_debug:jtag1|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component  ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 651                         ;
; cycloneiii_ff         ; 6795                        ;
;     CLR               ; 327                         ;
;     ENA               ; 4676                        ;
;     ENA CLR           ; 48                          ;
;     ENA SLD           ; 1706                        ;
;     plain             ; 38                          ;
; cycloneiii_io_obuf    ; 256                         ;
; cycloneiii_lcell_comb ; 12730                       ;
;     arith             ; 4131                        ;
;         2 data inputs ; 2065                        ;
;         3 data inputs ; 2066                        ;
;     normal            ; 8599                        ;
;         0 data inputs ; 77                          ;
;         1 data inputs ; 178                         ;
;         2 data inputs ; 1468                        ;
;         3 data inputs ; 2481                        ;
;         4 data inputs ; 4395                        ;
; cycloneiii_mac_mult   ; 36                          ;
; cycloneiii_mac_out    ; 36                          ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Jun 28 10:38:44 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rstctrl.v
    Info (12023): Found entity 1: rst_Ctrl File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memorycontroller.v
    Info (12023): Found entity 1: memoryController File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/MemoryController.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file approx_fp_sqrt.v
    Info (12023): Found entity 1: approx_fp_sqrt File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/approx_fp_sqrt.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file myjtag.v
    Info (12023): Found entity 1: myjtag File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/myjtag.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sqrt.v
    Info (12023): Found entity 1: sqrt File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/sqrt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiply.v
    Info (12023): Found entity 1: multiplier File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: divider File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file distancecalc.v
    Info (12023): Found entity 1: dCalcPointsDistance3 File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/DistanceCalc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115.v
    Info (12023): Found entity 1: DE2_115 File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/DE2_115.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dcollidespheres.v
    Info (12023): Found entity 1: dCollideSpheres File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dcalcvectorlength3.v
    Info (12023): Found entity 1: dCalcVectorLength3 File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file add3.v
    Info (12023): Found entity 1: add3 File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug.v
    Info (12023): Found entity 1: jtag_debug File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_debug.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jtag_rxtx.v
    Info (12023): Found entity 1: jtag_rxtx File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_rxtx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jtag_rxtx_rdy.v
    Info (12023): Found entity 1: jtag_rxtx_rdy File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_rxtx_rdy.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog1.v
    Info (12023): Found entity 1: divider2 File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file jtag_tx.v
    Info (12023): Found entity 1: jtag_tx File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jtag_tx_rdy.v
    Info (12023): Found entity 1: jtag_tx_rdy File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_tx_rdy.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_sp_sr_sw.v
    Info (12023): Found entity 1: ram_sp_sr_sw File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at sqrt.v(162): created implicit net for "output_z_wire1" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/sqrt.v Line: 162
Warning (10236): Verilog HDL Implicit Net warning at jtag_debug.v(20): created implicit net for "e1dr" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_debug.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at jtag_rxtx.v(22): created implicit net for "e1dr" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_rxtx.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at jtag_rxtx_rdy.v(23): created implicit net for "e1dr" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_rxtx_rdy.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at jtag_tx.v(21): created implicit net for "e1dr" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_tx.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at jtag_tx_rdy.v(23): created implicit net for "e1dr" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_tx_rdy.v Line: 23
Warning (12125): Using design file fpga_dcollidespheres.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fpga_dCollideSpheres File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dcollidespheres.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at fpga_dcollidespheres.v(128): created implicit net for "done_w" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dcollidespheres.v Line: 128
Info (12127): Elaborating entity "fpga_dCollideSpheres" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at fpga_dcollidespheres.v(77): object "flag" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dcollidespheres.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at fpga_dcollidespheres.v(79): object "flagDataout" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dcollidespheres.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at fpga_dcollidespheres.v(105): object "rstMemCtrl" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dcollidespheres.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at fpga_dcollidespheres.v(107): object "flagMemCtrlRst" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dcollidespheres.v Line: 107
Info (12128): Elaborating entity "jtag_tx_rdy" for hierarchy "jtag_tx_rdy:jtag0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dcollidespheres.v Line: 119
Warning (10230): Verilog HDL assignment warning at jtag_tx_rdy.v(62): truncated value with size 32 to match size of target (9) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_tx_rdy.v Line: 62
Info (10264): Verilog HDL Case Statement information at jtag_tx_rdy.v(72): all case item expressions in this case statement are onehot File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_tx_rdy.v Line: 72
Warning (10034): Output port "count" at jtag_tx_rdy.v(3) has no driver File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_tx_rdy.v Line: 3
Info (12128): Elaborating entity "myjtag" for hierarchy "jtag_tx_rdy:jtag0|myjtag:myjtag_inst" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_tx_rdy.v Line: 30
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/myjtag.v Line: 126
Info (12130): Elaborated megafunction instantiation "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/myjtag.v Line: 126
Info (12133): Instantiated megafunction "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter: File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/myjtag.v Line: 126
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "jtag_debug" for hierarchy "jtag_debug:jtag1" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dcollidespheres.v Line: 123
Warning (10036): Verilog HDL or VHDL warning at jtag_debug.v(5): object "aux_input" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_debug.v Line: 5
Warning (10230): Verilog HDL assignment warning at jtag_debug.v(54): truncated value with size 32 to match size of target (9) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_debug.v Line: 54
Info (10264): Verilog HDL Case Statement information at jtag_debug.v(64): all case item expressions in this case statement are onehot File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/jtag_debug.v Line: 64
Info (12128): Elaborating entity "rst_Ctrl" for hierarchy "rst_Ctrl:rstCTRL" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dcollidespheres.v Line: 131
Warning (10240): Verilog HDL Always Construct warning at rstCtrl.v(20): inferring latch(es) for variable "counter", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at rstCtrl.v(20): inferring latch(es) for variable "flagRst", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at rstCtrl.v(20): inferring latch(es) for variable "rstOut", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at rstCtrl.v(20): inferring latch(es) for variable "flagRst2", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at rstCtrl.v(20): inferring latch(es) for variable "counter2", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "counter2[0]" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "counter2[1]" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "counter2[2]" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "counter2[3]" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "counter2[4]" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "counter2[5]" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "flagRst2" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "rstOut" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "counter[0]" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "counter[1]" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "counter[2]" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "counter[3]" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "counter[4]" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "counter[5]" at rstCtrl.v(20) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (10041): Inferred latch for "flagRst" at rstCtrl.v(28) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 28
Info (12128): Elaborating entity "dCollideSpheres" for hierarchy "dCollideSpheres:test0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dcollidespheres.v Line: 159
Warning (10036): Verilog HDL or VHDL warning at dCollideSpheres.v(21): object "flag" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at dCollideSpheres.v(41): object "pt_distFlag" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at dCollideSpheres.v(43): object "idle_clk" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at dCollideSpheres.v(47): object "CLK_FINAL" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at dCollideSpheres.v(194): object "input_a_dRecip" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 194
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "input_a_stb", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "CLK1", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "CLK2", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "CLK3", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "CLK4", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "clk0", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "clk1", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "cx", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "cy", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "cz", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "normalx", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "normaly", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "normalz", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "depth", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "ret", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "done", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at dCollideSpheres.v(494): inferring latch(es) for variable "test", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Warning (10030): Net "dRecip_ack" at dCollideSpheres.v(196) has no driver or initial value, using a default initial value '0' File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 196
Warning (10034): Output port "test2" at dCollideSpheres.v(11) has no driver File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 11
Warning (10034): Output port "test3" at dCollideSpheres.v(12) has no driver File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 12
Warning (10034): Output port "test4" at dCollideSpheres.v(13) has no driver File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 13
Info (10041): Inferred latch for "test[0]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[1]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[2]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[3]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[4]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[5]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[6]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[7]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[8]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[9]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[10]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[11]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[12]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[13]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[14]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[15]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[16]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[17]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[18]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[19]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[20]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[21]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[22]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[23]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[24]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[25]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[26]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[27]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[28]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[29]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[30]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "test[31]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "done" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "ret" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[0]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[1]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[2]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[3]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[4]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[5]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[6]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[7]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[8]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[9]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[10]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[11]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[12]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[13]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[14]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[15]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[16]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[17]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[18]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[19]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[20]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[21]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[22]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[23]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[24]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[25]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[26]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[27]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[28]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[29]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[30]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "depth[31]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[0]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[1]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[2]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[3]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[4]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[5]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[6]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[7]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[8]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[9]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[10]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[11]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[12]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[13]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[14]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[15]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[16]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[17]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[18]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[19]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[20]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[21]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[22]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[23]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[24]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[25]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[26]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[27]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[28]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[29]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[30]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalz[31]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[0]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[1]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[2]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[3]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[4]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[5]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[6]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[7]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[8]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[9]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[10]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[11]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[12]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[13]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[14]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[15]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[16]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[17]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[18]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[19]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[20]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[21]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[22]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[23]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[24]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[25]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[26]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[27]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[28]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[29]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[30]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normaly[31]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[0]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[1]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[2]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[3]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[4]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[5]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[6]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[7]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[8]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[9]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[10]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[11]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[12]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[13]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[14]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[15]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[16]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[17]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[18]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[19]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[20]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[21]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[22]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[23]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[24]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[25]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[26]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[27]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[28]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[29]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[30]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "normalx[31]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[0]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[1]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[2]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[3]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[4]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[5]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[6]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[7]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[8]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[9]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[10]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[11]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[12]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[13]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[14]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[15]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[16]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[17]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[18]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[19]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[20]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[21]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[22]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[23]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[24]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[25]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[26]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[27]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[28]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[29]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[30]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cz[31]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[0]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[1]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[2]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[3]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[4]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[5]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[6]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[7]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[8]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[9]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[10]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[11]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[12]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[13]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[14]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[15]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[16]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[17]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[18]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[19]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[20]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[21]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[22]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[23]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[24]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[25]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[26]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[27]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[28]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[29]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[30]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cy[31]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[0]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[1]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[2]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[3]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[4]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[5]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[6]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[7]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[8]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[9]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[10]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[11]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[12]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[13]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[14]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[15]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[16]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[17]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[18]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[19]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[20]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[21]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[22]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[23]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[24]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[25]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[26]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[27]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[28]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[29]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[30]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "cx[31]" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "clk1" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "clk0" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "CLK4" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "CLK3" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "CLK2" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "CLK1" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (10041): Inferred latch for "input_a_stb" at dCollideSpheres.v(494) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
Info (12128): Elaborating entity "dCalcPointsDistance3" for hierarchy "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at DistanceCalc.v(117): object "debugtest1" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/DistanceCalc.v Line: 117
Warning (10230): Verilog HDL assignment warning at DistanceCalc.v(48): truncated value with size 32 to match size of target (1) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/DistanceCalc.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable "resetlen", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/DistanceCalc.v Line: 120
Warning (10240): Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable "out_rdy", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/DistanceCalc.v Line: 120
Info (10041): Inferred latch for "out_rdy" at DistanceCalc.v(120) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/DistanceCalc.v Line: 120
Info (10041): Inferred latch for "resetlen" at DistanceCalc.v(120) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/DistanceCalc.v Line: 120
Info (12128): Elaborating entity "adder" for hierarchy "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/DistanceCalc.v Line: 71
Warning (10230): Verilog HDL assignment warning at adder.v(98): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 98
Warning (10230): Verilog HDL assignment warning at adder.v(99): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 99
Warning (10230): Verilog HDL assignment warning at adder.v(129): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 129
Warning (10230): Verilog HDL assignment warning at adder.v(130): truncated value with size 24 to match size of target (23) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 130
Warning (10230): Verilog HDL assignment warning at adder.v(135): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 135
Warning (10230): Verilog HDL assignment warning at adder.v(136): truncated value with size 24 to match size of target (23) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 136
Warning (10230): Verilog HDL assignment warning at adder.v(141): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 141
Warning (10230): Verilog HDL assignment warning at adder.v(142): truncated value with size 24 to match size of target (23) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 142
Warning (10230): Verilog HDL assignment warning at adder.v(147): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 147
Warning (10230): Verilog HDL assignment warning at adder.v(153): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 153
Warning (10230): Verilog HDL assignment warning at adder.v(164): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 164
Warning (10230): Verilog HDL assignment warning at adder.v(168): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 168
Warning (10230): Verilog HDL assignment warning at adder.v(201): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 201
Warning (10230): Verilog HDL assignment warning at adder.v(214): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 214
Warning (10230): Verilog HDL assignment warning at adder.v(227): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 227
Warning (10230): Verilog HDL assignment warning at adder.v(240): truncated value with size 32 to match size of target (24) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 240
Warning (10230): Verilog HDL assignment warning at adder.v(242): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 242
Warning (10230): Verilog HDL assignment warning at adder.v(251): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 251
Info (12128): Elaborating entity "dCalcVectorLength3" for hierarchy "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/DistanceCalc.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at dCalcVectorLength3.v(40): object "resetsqrt" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 40
Warning (10858): Verilog HDL warning at dCalcVectorLength3.v(43): object out_rdy_sqrt used but never assigned File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at dCalcVectorLength3.v(47): object "debugtest1" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at dCalcVectorLength3.v(48): object "debugtest2" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at dCalcVectorLength3.v(49): object "debugtest3" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at dCalcVectorLength3.v(50): object "debugtest4" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at dCalcVectorLength3.v(51): object "debugtest5" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 51
Warning (10230): Verilog HDL assignment warning at dCalcVectorLength3.v(45): truncated value with size 32 to match size of target (1) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 45
Warning (10240): Verilog HDL Always Construct warning at dCalcVectorLength3.v(125): inferring latch(es) for variable "resetadd3", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Warning (10240): Verilog HDL Always Construct warning at dCalcVectorLength3.v(125): inferring latch(es) for variable "out_rdy", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Warning (10240): Verilog HDL Always Construct warning at dCalcVectorLength3.v(125): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[0]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[1]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[2]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[3]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[4]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[5]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[6]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[7]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[8]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[9]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[10]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[11]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[12]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[13]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[14]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[15]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[16]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[17]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[18]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[19]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[20]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[21]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[22]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[23]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[24]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[25]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[26]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[27]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[28]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[29]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[30]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "res[31]" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "out_rdy" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (10041): Inferred latch for "resetadd3" at dCalcVectorLength3.v(125) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 125
Info (12128): Elaborating entity "multiplier" for hierarchy "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 76
Warning (10230): Verilog HDL assignment warning at multiply.v(95): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 95
Warning (10230): Verilog HDL assignment warning at multiply.v(96): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 96
Warning (10230): Verilog HDL assignment warning at multiply.v(146): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 146
Warning (10230): Verilog HDL assignment warning at multiply.v(152): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 152
Warning (10230): Verilog HDL assignment warning at multiply.v(166): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 166
Warning (10230): Verilog HDL assignment warning at multiply.v(176): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 176
Warning (10230): Verilog HDL assignment warning at multiply.v(183): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 183
Warning (10230): Verilog HDL assignment warning at multiply.v(200): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 200
Warning (10230): Verilog HDL assignment warning at multiply.v(213): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 213
Warning (10230): Verilog HDL assignment warning at multiply.v(226): truncated value with size 32 to match size of target (24) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 226
Warning (10230): Verilog HDL assignment warning at multiply.v(228): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 228
Warning (10230): Verilog HDL assignment warning at multiply.v(237): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 237
Info (12128): Elaborating entity "add3" for hierarchy "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at add3.v(13): object "resetadd1" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable "resetadd2", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Warning (10240): Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable "out_rdy", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Warning (10240): Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Warning (10030): Net "output_z_ack_wire1" at add3.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 24
Info (10041): Inferred latch for "result[0]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[1]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[2]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[3]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[4]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[5]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[6]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[7]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[8]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[9]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[10]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[11]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[12]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[13]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[14]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[15]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[16]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[17]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[18]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[19]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[20]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[21]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[22]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[23]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[24]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[25]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[26]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[27]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[28]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[29]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[30]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "result[31]" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "out_rdy" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (10041): Inferred latch for "resetadd2" at add3.v(61) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/add3.v Line: 61
Info (12128): Elaborating entity "approx_fp_sqrt" for hierarchy "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|approx_fp_sqrt:sqrt" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCalcVectorLength3.v Line: 122
Info (12128): Elaborating entity "divider2" for hierarchy "dCollideSpheres:test0|divider2:divide_1_d" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 212
Warning (10230): Verilog HDL assignment warning at Verilog1.v(103): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 103
Warning (10230): Verilog HDL assignment warning at Verilog1.v(104): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 104
Warning (10230): Verilog HDL assignment warning at Verilog1.v(169): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 169
Warning (10230): Verilog HDL assignment warning at Verilog1.v(175): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 175
Warning (10230): Verilog HDL assignment warning at Verilog1.v(189): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 189
Warning (10230): Verilog HDL assignment warning at Verilog1.v(199): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 199
Warning (10230): Verilog HDL assignment warning at Verilog1.v(233): truncated value with size 32 to match size of target (6) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 233
Warning (10230): Verilog HDL assignment warning at Verilog1.v(250): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 250
Warning (10230): Verilog HDL assignment warning at Verilog1.v(263): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 263
Warning (10230): Verilog HDL assignment warning at Verilog1.v(276): truncated value with size 32 to match size of target (24) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 276
Warning (10230): Verilog HDL assignment warning at Verilog1.v(278): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 278
Warning (10230): Verilog HDL assignment warning at Verilog1.v(287): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/Verilog1.v Line: 287
Info (12128): Elaborating entity "divider" for hierarchy "dCollideSpheres:test0|divider:divide_drsum_2" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 361
Warning (10230): Verilog HDL assignment warning at divider.v(99): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 99
Warning (10230): Verilog HDL assignment warning at divider.v(100): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 100
Warning (10230): Verilog HDL assignment warning at divider.v(165): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 165
Warning (10230): Verilog HDL assignment warning at divider.v(171): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 171
Warning (10230): Verilog HDL assignment warning at divider.v(185): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 185
Warning (10230): Verilog HDL assignment warning at divider.v(195): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 195
Warning (10230): Verilog HDL assignment warning at divider.v(229): truncated value with size 32 to match size of target (6) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 229
Warning (10230): Verilog HDL assignment warning at divider.v(246): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 246
Warning (10230): Verilog HDL assignment warning at divider.v(259): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 259
Warning (10230): Verilog HDL assignment warning at divider.v(272): truncated value with size 32 to match size of target (24) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 272
Warning (10230): Verilog HDL assignment warning at divider.v(274): truncated value with size 32 to match size of target (10) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 274
Warning (10230): Verilog HDL assignment warning at divider.v(283): truncated value with size 32 to match size of target (8) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 283
Info (12128): Elaborating entity "ram_sp_sr_sw" for hierarchy "ram_sp_sr_sw:memory" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dcollidespheres.v Line: 179
Warning (10036): Verilog HDL or VHDL warning at ram_sp_sr_sw.v(60): object "oe_r" assigned a value but never read File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 60
Warning (10230): Verilog HDL assignment warning at ram_sp_sr_sw.v(76): truncated value with size 32 to match size of target (1) File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 76
Warning (276027): Inferred dual-clock RAM node "ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1"
Info (12130): Elaborated megafunction instantiation "ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1"
Info (12133): Instantiated megafunction "ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gpd1.tdf
    Info (12023): Found entity 1: altsyncram_gpd1 File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/altsyncram_gpd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gpd1" for hierarchy "ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "memoryController" for hierarchy "memoryController:memcontrol" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dcollidespheres.v Line: 188
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c224.tdf
    Info (12023): Found entity 1: altsyncram_c224 File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/altsyncram_c224.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rji.tdf
    Info (12023): Found entity 1: cntr_rji File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/cntr_rji.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/cmpr_7ic.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.06.28.10:39:06 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/ip/sldf5630396/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 166
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14025): LATCH primitive "rst_Ctrl:rstCTRL|counter[2]" is permanently disabled File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Warning (14025): LATCH primitive "rst_Ctrl:rstCTRL|counter[3]" is permanently disabled File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Warning (14025): LATCH primitive "rst_Ctrl:rstCTRL|counter[4]" is permanently disabled File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Warning (14025): LATCH primitive "rst_Ctrl:rstCTRL|counter[5]" is permanently disabled File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Warning (14025): LATCH primitive "rst_Ctrl:rstCTRL|counter[1]" is permanently disabled File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Warning (14025): LATCH primitive "rst_Ctrl:rstCTRL|counter[0]" is permanently disabled File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 20
Info (278001): Inferred 9 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|Mult0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|multiplier:multiply_ysum_dRecip|Mult0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|multiplier:multiply_zsum_dRecip|Mult0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|multiplier:multiply_nx_k|Mult0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|multiplier:multiply_ny_k|Mult0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|multiplier:multiply_nz_k|Mult0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1|Mult0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2|Mult0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 184
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3|Mult0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 184
Info (12130): Elaborated megafunction instantiation "dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|lpm_mult:Mult0" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 184
Info (12133): Instantiated megafunction "dCollideSpheres:test0|multiplier:multiply_xsum_dRecip|lpm_mult:Mult0" with the following parameter: File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/multiply.v Line: 184
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf
    Info (12023): Found entity 1: mult_bdt File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/db/mult_bdt.tdf Line: 31
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 1152 buffer(s)
    Info (13019): Ignored 1152 SOFT buffer(s)
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[0]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[0]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[10]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[10]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[11]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[11]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[12]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[12]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[13]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[13]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[14]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[14]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[15]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[15]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[16]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[16]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[17]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[17]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[18]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[18]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[19]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[19]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[1]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[1]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[20]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[20]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[21]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[21]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[22]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[22]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[23]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[23]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[24]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[24]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[25]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[25]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[26]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[26]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[27]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[27]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[28]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[28]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[29]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[29]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[2]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[2]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[30]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[30]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[31]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[31]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[3]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[3]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[4]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[4]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[5]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[5]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[6]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[6]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[7]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[7]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[8]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[8]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout0[9]" to the node "dCollideSpheres:test0|adder:add_x1_nxk|a[9]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 40
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[0]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[0]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[10]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[10]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[11]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[11]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[12]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[12]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[13]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[13]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[14]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[14]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[15]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[15]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[16]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[16]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[17]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[17]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[18]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[18]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[19]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[19]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[1]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[1]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[20]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[20]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[21]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[21]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[22]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[22]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[23]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[23]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[24]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[24]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[25]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[25]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[26]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[26]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[27]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[27]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[28]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[28]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[29]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[29]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[2]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[2]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[30]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[30]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[31]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[31]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[3]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[3]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[4]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[4]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[5]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[5]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[6]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[6]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[7]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[7]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[8]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[8]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout4[9]" to the node "dCollideSpheres:test0|adder:add_x1_x2neg|b[9]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 44
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[0]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[0]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[10]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[10]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[11]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[11]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[12]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[12]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[13]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[13]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[14]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[14]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[15]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[15]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[16]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[16]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[17]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[17]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[18]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[18]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[19]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[19]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[1]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[1]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[20]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[20]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[21]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[21]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[22]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[22]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[23]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[23]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[24]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[24]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[25]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[25]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[26]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[26]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[27]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[27]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[28]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[28]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[29]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[29]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[2]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[2]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[30]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[30]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[31]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[31]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[3]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[3]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[4]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[4]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[5]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[5]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[6]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[6]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[7]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[7]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[8]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[8]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout2[9]" to the node "dCollideSpheres:test0|adder:add_z1_nzk|a[9]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 42
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[0]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[0]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[10]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[10]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[11]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[11]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[12]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[12]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[13]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[13]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[14]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[14]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[15]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[15]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[16]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[16]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[17]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[17]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[18]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[18]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[19]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[19]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[1]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[1]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[20]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[20]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[21]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[21]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[22]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[22]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[23]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[23]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[24]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[24]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[25]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[25]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[26]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[26]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[27]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[27]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[28]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[28]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[29]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[29]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[2]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[2]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[30]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[30]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[31]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[31]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[3]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[3]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[4]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[4]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[5]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[5]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[6]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[6]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[7]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[7]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[8]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[8]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
    Warning (13051): Converted the fanout from the open-drain buffer "ram_sp_sr_sw:memory|dataout6[9]" to the node "dCollideSpheres:test0|adder:add_z1_z2neg|b[9]" into a wire File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 46
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[0]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[0]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[10]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[10]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[11]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[11]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[12]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[12]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[13]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[13]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[14]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[14]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[15]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[15]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[16]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[16]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[17]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[17]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[18]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[18]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[19]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[19]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[1]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[1]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[20]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[20]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[21]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[21]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[22]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[22]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[23]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[23]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[24]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[24]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[25]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[25]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[26]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[26]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[27]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[27]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[28]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[28]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[29]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[29]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[2]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[2]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[30]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[30]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[31]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[31]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[3]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[3]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[4]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[4]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[5]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[5]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[6]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[6]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[7]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[7]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[8]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[8]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout3[9]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|b[9]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[0]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[0]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[10]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[10]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[11]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[11]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[12]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[12]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[13]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[13]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[14]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[14]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[15]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[15]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[16]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[16]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[17]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[17]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[18]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[18]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[19]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[19]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[1]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[1]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[20]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[20]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[21]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[21]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[22]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[22]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[23]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[23]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[24]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[24]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[25]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[25]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[26]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[26]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[27]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[27]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[28]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[28]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[29]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[29]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[2]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[2]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[30]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[30]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[31]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[31]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[3]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[3]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[4]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[4]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[5]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[5]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[6]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[6]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[7]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[7]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[8]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[8]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout7[9]" to the node "dCollideSpheres:test0|adder:add_r2_r1neg|a[9]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[0]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[0]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[10]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[10]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[11]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[11]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[12]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[12]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[13]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[13]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[14]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[14]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[15]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[15]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[16]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[16]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[17]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[17]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[18]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[18]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[19]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[19]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[1]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[1]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[20]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[20]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[21]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[21]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[22]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[22]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[23]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[23]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[24]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[24]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[25]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[25]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[26]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[26]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[27]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[27]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[28]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[28]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[29]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[29]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[2]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[2]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[30]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[30]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[31]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[31]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[3]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[3]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[4]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[4]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[5]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[5]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[6]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[6]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[7]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[7]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[8]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[8]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout1[9]" to the node "dCollideSpheres:test0|adder:add_y1_nyk|a[9]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[0]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[0]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[10]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[10]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[11]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[11]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[12]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[12]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[13]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[13]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[14]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[14]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[15]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[15]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[16]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[16]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[17]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[17]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[18]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[18]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[19]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[19]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[1]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[1]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[20]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[20]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[21]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[21]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[22]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[22]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[23]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[23]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[24]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[24]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[25]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[25]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[26]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[26]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[27]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[27]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[28]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[28]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[29]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[29]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[2]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[2]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[30]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[30]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[31]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[31]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[3]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[3]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[4]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[4]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[5]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[5]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[6]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[6]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[7]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[7]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[8]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[8]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13047): Converted the fan-out from the tri-state buffer "ram_sp_sr_sw:memory|dataout5[9]" to the node "dCollideSpheres:test0|adder:add_y1_y2neg|b[9]" into an OR gate File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
Warning (13012): Latch dCollideSpheres:test0|cx[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cx[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cy[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|cz[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|depth[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalx[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normaly[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[0] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[10] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[11] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[12] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[13] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[14] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[15] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[16] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[17] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[18] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[19] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[1] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[20] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[21] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[22] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[23] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[24] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[25] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[26] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[27] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[28] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[29] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[2] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[30] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[31] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[3] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[4] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[5] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[6] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[7] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[8] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|normalz[9] has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 494
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch dCollideSpheres:test0|ret has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|adder:add_x1_nxk|s_output_z_stb File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/adder.v Line: 72
Warning (13012): Latch rst_Ctrl:rstCTRL|rstOut has unsafe behavior File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/rstCtrl.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0|done File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/dCollideSpheres.v Line: 8
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[0]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[10]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[11]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[12]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[13]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[14]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[15]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[16]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[17]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[18]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[19]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[1]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[20]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[21]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[22]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[23]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[24]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[25]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[26]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[27]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[28]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[29]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[2]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[30]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[31]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[3]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[4]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[5]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[6]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[7]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[8]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout3[9]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 43
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[0]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[10]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[11]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[12]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[13]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[14]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[15]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[16]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[17]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[18]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[19]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[1]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[20]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[21]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[22]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[23]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[24]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[25]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[26]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[27]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[28]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[29]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[2]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[30]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[31]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[3]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[4]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[5]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[6]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[7]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[8]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout7[9]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 47
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[0]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[10]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[11]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[12]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[13]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[14]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[15]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[16]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[17]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[18]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[19]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[1]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[20]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[21]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[22]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[23]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[24]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[25]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[26]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[27]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[28]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[29]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[2]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[30]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[31]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[3]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[4]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[5]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[6]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[7]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[8]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout1[9]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 41
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[0]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[10]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[11]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[12]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[13]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[14]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[15]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[16]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[17]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[18]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[19]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[1]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[20]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[21]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[22]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[23]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[24]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[25]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[26]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[27]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[28]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[29]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[2]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[30]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[31]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[3]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[4]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[5]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[6]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[7]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[8]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
    Warning (13010): Node "ram_sp_sr_sw:memory|dataout5[9]~synth" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/ram_sp_sr_sw.v Line: 45
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 109 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "dCollideSpheres:test0|divider:divide_drsum_2|Add5~40" File: C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/divider.v Line: 224
Info (144001): Generated suppressed messages file C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dCollideSpheres.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 1203 of its 1751 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 548 missing sources or connections.
Info (35026): Attempting to remove 256 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_0_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_10_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_11_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_12_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_13_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_14_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_15_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_16_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_17_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_18_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_19_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_1_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_20_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_21_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_22_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_23_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_24_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_25_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_26_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_27_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_28_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_29_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_2_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_30_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_31_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_3_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_4_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_5_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_6_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_7_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_8_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r1_9_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_0_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_10_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_11_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_12_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_13_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_14_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_15_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_16_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_17_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_18_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_19_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_1_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_20_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_21_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_22_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_23_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_24_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_25_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_26_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_27_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_28_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_29_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_2_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_30_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_31_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_3_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_4_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_5_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_6_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_7_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_8_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_r2_9_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_0_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_10_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_11_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_12_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_13_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_14_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_15_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_16_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_17_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_18_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_19_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_1_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_20_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_21_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_22_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_23_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_24_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_25_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_26_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_27_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_28_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_29_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_2_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_30_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_31_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_3_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_4_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_5_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_6_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_7_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_8_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x1_9_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_0_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_10_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_11_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_12_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_13_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_14_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_15_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_16_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_17_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_18_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_19_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_1_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_20_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_21_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_22_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_23_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_24_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_25_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_26_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_27_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_28_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_29_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_2_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_30_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_31_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_3_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_4_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_5_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_6_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_7_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_8_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_x2_9_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_0_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_10_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_11_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_12_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_13_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_14_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_15_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_16_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_17_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_18_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_19_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_1_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_20_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_21_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_22_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_23_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_24_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_25_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_26_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_27_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_28_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_29_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_2_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_30_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_31_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_3_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_4_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_5_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_6_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_7_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_8_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y1_9_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_0_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_10_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_11_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_12_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_13_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_14_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_15_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_16_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_17_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_18_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_19_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_1_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_20_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_21_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_22_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_23_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_24_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_25_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_26_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_27_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_28_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_29_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_2_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_30_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_31_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_3_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_4_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_5_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_6_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_7_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_8_~output"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.test0_y2_9_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_0_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_10_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_11_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_12_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_13_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_14_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_15_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_16_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_17_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_18_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_19_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_1_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_20_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_21_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_22_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_23_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_24_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_25_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_26_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_27_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_28_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_29_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_2_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_30_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_31_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_3_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_4_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_5_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_6_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_7_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_8_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z1_9_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_0_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_10_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_11_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_12_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_13_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_14_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_15_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_16_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_17_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_18_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_19_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_1_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_20_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_21_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_22_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_23_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_24_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_25_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_26_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_27_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_28_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_29_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_2_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_30_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_31_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_3_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_4_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_5_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_6_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_7_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_8_~output"
    Info (35027): Removed I/O cell "pre_syn.bp.test0_z2_9_~output"
Critical Warning (35033): Found I/O pins in lower-level partitions that are not connected in the top-level design
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_0_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_10_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_11_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_12_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_13_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_14_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_15_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_16_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_17_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_18_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_19_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_1_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_20_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_21_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_22_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_23_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_24_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_25_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_26_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_27_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_28_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_29_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_2_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_30_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_31_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_3_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_4_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_5_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_6_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_7_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_8_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r1_9_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_0_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_10_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_11_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_12_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_13_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_14_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_15_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_16_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_17_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_18_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_19_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_1_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_20_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_21_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_22_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_23_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_24_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_25_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_26_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_27_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_28_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_29_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_2_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_30_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_31_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_3_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_4_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_5_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_6_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_7_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_8_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_r2_9_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_0_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_10_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_11_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_12_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_13_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_14_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_15_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_16_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_17_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_18_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_19_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_1_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_20_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_21_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_22_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_23_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_24_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_25_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_26_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_27_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_28_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_29_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_2_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_30_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_31_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_3_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_4_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_5_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_6_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_7_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_8_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y1_9_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_0_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_10_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_11_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_12_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_13_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_14_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_15_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_16_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_17_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_18_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_19_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_1_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_20_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_21_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_22_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_23_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_24_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_25_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_26_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_27_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_28_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_29_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_2_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_30_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_31_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_3_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_4_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_5_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_6_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_7_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_8_~output" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.test0_y2_9_~output" is not connected to partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Error (35030): Partition "Top" contains I/O cells that do not connect to top-level pins or have illegal connectivity
    Error (35032): Output port "pre_syn.bp.test0_r1_0_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_10_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_11_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_12_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_13_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_14_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_15_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_16_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_17_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_18_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_19_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_1_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_20_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_21_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_22_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_23_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_24_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_25_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_26_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_27_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_28_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_29_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_2_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_30_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_31_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_3_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_4_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_5_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_6_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_7_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_8_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r1_9_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_0_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_10_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_11_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_12_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_13_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_14_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_15_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_16_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_17_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_18_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_19_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_1_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_20_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_21_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_22_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_23_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_24_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_25_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_26_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_27_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_28_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_29_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_2_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_30_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_31_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_3_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_4_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_5_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_6_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_7_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_8_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_r2_9_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_0_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_10_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_11_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_12_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_13_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_14_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_15_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_16_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_17_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_18_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_19_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_1_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_20_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_21_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_22_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_23_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_24_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_25_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_26_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_27_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_28_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_29_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_2_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_30_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_31_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_3_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_4_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_5_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_6_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_7_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_8_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y1_9_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_0_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_10_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_11_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_12_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_13_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_14_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_15_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_16_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_17_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_18_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_19_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_1_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_20_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_21_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_22_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_23_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_24_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_25_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_26_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_27_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_28_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_29_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_2_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_30_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_31_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_3_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_4_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_5_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_6_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_7_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_8_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
    Error (35032): Output port "pre_syn.bp.test0_y2_9_" on partition "Top" must drive a top-level pin but is driving "<nothing>"
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_0_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_10_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_11_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_12_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_13_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_14_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_15_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_16_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_17_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_18_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_19_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_1_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_20_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_21_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_22_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_23_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_24_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_25_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_26_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_27_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_28_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_29_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_2_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_30_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_31_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_3_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_4_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_5_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_6_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_7_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_8_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r1_9_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_0_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_10_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_11_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_12_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_13_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_14_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_15_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_16_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_17_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_18_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_19_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_1_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_20_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_21_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_22_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_23_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_24_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_25_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_26_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_27_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_28_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_29_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_2_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_30_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_31_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_3_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_4_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_5_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_6_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_7_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_8_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_r2_9_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_0_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_10_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_11_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_12_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_13_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_14_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_15_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_16_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_17_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_18_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_19_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_1_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_20_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_21_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_22_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_23_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_24_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_25_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_26_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_27_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_28_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_29_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_2_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_30_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_31_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_3_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_4_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_5_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_6_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_7_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_8_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y1_9_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_0_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_10_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_11_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_12_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_13_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_14_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_15_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_16_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_17_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_18_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_19_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_1_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_20_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_21_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_22_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_23_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_24_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_25_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_26_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_27_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_28_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_29_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_2_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_30_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_31_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_3_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_4_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_5_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_6_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_7_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_8_~output" must drive a top-level pin
Error (15856): Output port O of I/O output buffer "pre_syn.bp.test0_y2_9_~output" must drive a top-level pin
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 257 errors, 1103 warnings
    Error: Peak virtual memory: 1086 megabytes
    Error: Processing ended: Tue Jun 28 10:39:45 2016
    Error: Elapsed time: 00:01:01
    Error: Total CPU time (on all processors): 00:01:27


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                   ; Details                                                                                                                                                        ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dCollideSpheres:test0|CLK                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|CLK                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|CLK2                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|CLK2                                                          ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|CLK2                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|CLK2                                                          ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|CLK3                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|CLK3                                                          ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|CLK3                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|CLK3                                                          ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|CLK4                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|CLK4                                                          ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|CLK4                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|CLK4                                                          ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|CLK5                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|CLK5                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|CLK6                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|CLK6                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|CLK_FINAL              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|CLK_FINAL              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.CALC0               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.CALC0               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.CALC2               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.CALC2               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.CALC3               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.CALC3               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.CALC4               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.CALC4               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.CALC5               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.CALC5               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.CALC6               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.CALC6               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.FALSE_COLLIDE       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.FALSE_COLLIDE       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.FALSE_COLLIDE_DONE  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.FALSE_COLLIDE_DONE  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.IF1                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.IF1                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.NONPENETRATION      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.NONPENETRATION      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.NONPENETRATION_DONE ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.NONPENETRATION_DONE ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.PENETRATION         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.PENETRATION         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.PENETRATION_DONE    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.PENETRATION_DONE    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.START               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|NS.START               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.CALC0                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.CALC0                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.CALC2                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.CALC2                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.CALC3                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.CALC3                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.CALC4                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.CALC4                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.CALC5                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.CALC5                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.CALC6                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.CALC6                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.FALSE_COLLIDE        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.FALSE_COLLIDE        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.FALSE_COLLIDE_DONE   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.FALSE_COLLIDE_DONE   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.IF1                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.IF1                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.NONPENETRATION       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.NONPENETRATION       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.NONPENETRATION_DONE  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.NONPENETRATION_DONE  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.PENETRATION          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.PENETRATION          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.PENETRATION_DONE     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.PENETRATION_DONE     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.START                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|S.START                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr0                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr0                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr1                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr1                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr10               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr10               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr11               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr11               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr12               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr12               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr13               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr13               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr14               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr14               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr15               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr15               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr2                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr2                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr3                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr3                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr4                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr4                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr5                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr5                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr6                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr6                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr7                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr7                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr8                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr8                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr9                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|WideOr9                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|clk                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                            ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|clk                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                            ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|clk0                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|clk0                                                          ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|clk0                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|clk0                                                          ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|clk1                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|clk1                                                          ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|clk1                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|clk1                                                          ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[0]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[0]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[0]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[0]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[10]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[10]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[10]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[10]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[11]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[11]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[11]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[11]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[12]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[12]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[12]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[12]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[13]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[13]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[13]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[13]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[14]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[14]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[14]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[14]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[15]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[15]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[15]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[15]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[16]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[16]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[16]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[16]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[17]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[17]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[17]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[17]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[18]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[18]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[18]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[18]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[19]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[19]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[19]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[19]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[1]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[1]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[1]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[1]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[20]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[20]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[20]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[20]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[21]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[21]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[21]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[21]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[22]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[22]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[22]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[22]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[23]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[23]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[23]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[23]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[24]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[24]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[24]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[24]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[25]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[25]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[25]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[25]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[26]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[26]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[26]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[26]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[27]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[27]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[27]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[27]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[28]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[28]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[28]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[28]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[29]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[29]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[29]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[29]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[2]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[2]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[2]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[2]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[30]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[30]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[30]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[30]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[31]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[31]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[31]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[31]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[3]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[3]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[3]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[3]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[4]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[4]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[4]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[4]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[5]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[5]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[5]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[5]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[6]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[6]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[6]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[6]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[7]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[7]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[7]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[7]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[8]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[8]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[8]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[8]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[9]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cx[9]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cx[9]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cx[9]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[0]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[0]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[0]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[0]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[10]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[10]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[10]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[10]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[11]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[11]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[11]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[11]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[12]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[12]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[12]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[12]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[13]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[13]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[13]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[13]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[14]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[14]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[14]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[14]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[15]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[15]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[15]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[15]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[16]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[16]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[16]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[16]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[17]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[17]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[17]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[17]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[18]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[18]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[18]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[18]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[19]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[19]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[19]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[19]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[1]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[1]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[1]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[1]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[20]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[20]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[20]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[20]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[21]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[21]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[21]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[21]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[22]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[22]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[22]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[22]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[23]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[23]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[23]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[23]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[24]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[24]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[24]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[24]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[25]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[25]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[25]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[25]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[26]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[26]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[26]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[26]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[27]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[27]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[27]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[27]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[28]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[28]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[28]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[28]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[29]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[29]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[29]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[29]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[2]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[2]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[2]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[2]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[30]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[30]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[30]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[30]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[31]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[31]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[31]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[31]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[3]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[3]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[3]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[3]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[4]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[4]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[4]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[4]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[5]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[5]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[5]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[5]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[6]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[6]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[6]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[6]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[7]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[7]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[7]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[7]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[8]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[8]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[8]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[8]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[9]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cy[9]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cy[9]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cy[9]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[0]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[0]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[0]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[0]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[10]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[10]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[10]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[10]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[11]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[11]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[11]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[11]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[12]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[12]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[12]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[12]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[13]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[13]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[13]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[13]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[14]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[14]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[14]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[14]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[15]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[15]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[15]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[15]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[16]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[16]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[16]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[16]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[17]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[17]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[17]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[17]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[18]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[18]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[18]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[18]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[19]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[19]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[19]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[19]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[1]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[1]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[1]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[1]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[20]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[20]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[20]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[20]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[21]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[21]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[21]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[21]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[22]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[22]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[22]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[22]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[23]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[23]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[23]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[23]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[24]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[24]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[24]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[24]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[25]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[25]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[25]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[25]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[26]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[26]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[26]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[26]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[27]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[27]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[27]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[27]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[28]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[28]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[28]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[28]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[29]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[29]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[29]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[29]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[2]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[2]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[2]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[2]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[30]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[30]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[30]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[30]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[31]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[31]                                                        ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[31]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[31]~reg0            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[3]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[3]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[3]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[3]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[4]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[4]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[4]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[4]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[5]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[5]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[5]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[5]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[6]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[6]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[6]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[6]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[7]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[7]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[7]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[7]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[8]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[8]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[8]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[8]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[9]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|cz[9]                                                         ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|cz[9]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|cz[9]~reg0             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[0]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[0]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[0]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[0]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[10]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[10]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[10]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[10]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[11]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[11]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[11]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[11]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[12]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[12]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[12]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[12]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[13]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[13]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[13]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[13]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[14]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[14]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[14]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[14]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[15]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[15]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[15]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[15]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[16]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[16]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[16]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[16]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[17]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[17]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[17]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[17]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[18]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[18]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[18]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[18]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[19]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[19]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[19]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[19]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[1]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[1]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[1]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[1]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[20]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[20]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[20]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[20]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[21]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[21]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[21]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[21]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[22]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[22]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[22]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[22]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[23]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[23]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[23]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[23]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[24]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[24]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[24]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[24]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[25]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[25]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[25]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[25]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[26]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[26]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[26]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[26]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[27]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[27]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[27]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[27]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[28]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[28]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[28]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[28]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[29]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[29]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[29]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[29]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[2]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[2]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[2]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[2]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[30]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[30]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[30]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[30]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[31]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[31]                                                     ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[31]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[31]~reg0         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[3]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[3]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[3]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[3]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[4]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[4]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[4]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[4]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[5]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[5]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[5]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[5]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[6]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[6]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[6]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[6]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[7]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[7]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[7]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[7]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[8]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[8]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[8]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[8]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[9]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|depth[9]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|depth[9]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|depth[9]~reg0          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|done                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|done                                                          ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|done                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|done                                                          ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|done~reg0              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|done~reg0              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|g1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g1[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|g2[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[0]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[0]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[0]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[0]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[10]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[10]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[10]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[10]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[11]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[11]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[11]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[11]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[12]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[12]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[12]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[12]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[13]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[13]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[13]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[13]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[14]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[14]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[14]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[14]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[15]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[15]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[15]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[15]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[16]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[16]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[16]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[16]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[17]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[17]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[17]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[17]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[18]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[18]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[18]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[18]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[19]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[19]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[19]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[19]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[1]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[1]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[1]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[1]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[20]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[20]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[20]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[20]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[21]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[21]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[21]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[21]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[22]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[22]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[22]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[22]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[23]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[23]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[23]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[23]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[24]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[24]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[24]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[24]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[25]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[25]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[25]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[25]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[26]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[26]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[26]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[26]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[27]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[27]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[27]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[27]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[28]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[28]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[28]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[28]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[29]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[29]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[29]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[29]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[2]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[2]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[2]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[2]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[30]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[30]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[30]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[30]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[31]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[31]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[31]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[31]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[3]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[3]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[3]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[3]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[4]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[4]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[4]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[4]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[5]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[5]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[5]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[5]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[6]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[6]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[6]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[6]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[7]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[7]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[7]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[7]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[8]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[8]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[8]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[8]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[9]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalx[9]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalx[9]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalx[9]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[0]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[0]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[0]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[0]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[10]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[10]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[10]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[10]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[11]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[11]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[11]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[11]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[12]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[12]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[12]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[12]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[13]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[13]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[13]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[13]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[14]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[14]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[14]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[14]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[15]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[15]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[15]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[15]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[16]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[16]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[16]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[16]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[17]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[17]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[17]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[17]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[18]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[18]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[18]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[18]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[19]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[19]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[19]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[19]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[1]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[1]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[1]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[1]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[20]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[20]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[20]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[20]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[21]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[21]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[21]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[21]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[22]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[22]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[22]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[22]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[23]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[23]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[23]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[23]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[24]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[24]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[24]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[24]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[25]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[25]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[25]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[25]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[26]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[26]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[26]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[26]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[27]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[27]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[27]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[27]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[28]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[28]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[28]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[28]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[29]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[29]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[29]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[29]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[2]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[2]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[2]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[2]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[30]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[30]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[30]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[30]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[31]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[31]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[31]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[31]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[3]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[3]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[3]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[3]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[4]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[4]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[4]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[4]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[5]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[5]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[5]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[5]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[6]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[6]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[6]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[6]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[7]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[7]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[7]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[7]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[8]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[8]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[8]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[8]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[9]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normaly[9]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normaly[9]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normaly[9]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[0]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[0]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[0]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[0]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[10]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[10]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[10]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[10]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[11]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[11]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[11]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[11]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[12]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[12]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[12]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[12]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[13]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[13]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[13]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[13]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[14]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[14]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[14]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[14]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[15]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[15]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[15]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[15]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[16]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[16]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[16]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[16]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[17]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[17]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[17]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[17]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[18]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[18]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[18]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[18]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[19]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[19]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[19]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[19]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[1]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[1]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[1]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[1]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[20]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[20]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[20]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[20]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[21]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[21]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[21]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[21]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[22]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[22]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[22]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[22]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[23]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[23]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[23]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[23]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[24]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[24]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[24]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[24]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[25]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[25]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[25]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[25]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[26]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[26]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[26]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[26]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[27]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[27]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[27]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[27]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[28]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[28]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[28]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[28]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[29]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[29]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[29]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[29]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[2]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[2]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[2]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[2]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[30]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[30]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[30]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[30]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[31]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[31]                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[31]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[31]~reg0       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[3]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[3]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[3]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[3]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[4]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[4]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[4]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[4]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[5]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[5]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[5]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[5]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[6]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[6]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[6]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[6]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[7]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[7]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[7]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[7]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[8]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[8]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[8]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[8]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[9]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|normalz[9]                                                    ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|normalz[9]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|normalz[9]~reg0        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|r1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[31] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[31] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[21] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[21] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[20] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[20] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[19] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[19] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[18] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[18] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[17] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[17] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[16] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[16] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[15] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[15] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[14] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[14] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[13] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[13] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[12] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[12] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[30] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[30] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[11] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[11] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[10] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[10] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[9]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[9]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[8]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[8]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[7]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[7]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[6]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[6]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[5]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[5]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[4]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[4]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[3]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[3]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[2]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[2]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[29] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[29] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[1]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[1]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[0]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[0]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[28] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[28] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[27] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[27] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[26] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[26] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[25] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[25] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[24] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[24] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[23] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[23] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[22] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r1[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__2|altsyncram_gpd1:auto_generated|q_b[22] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[31] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[31] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[21] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[21] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[20] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[20] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[19] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[19] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[18] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[18] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[17] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[17] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[16] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[16] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[15] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[15] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[14] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[14] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[13] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[13] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[12] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[12] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[30] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[30] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[11] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[11] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[10] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[10] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[9]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[9]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[8]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[8]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[7]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[7]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[6]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[6]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[5]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[5]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[4]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[4]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[3]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[3]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[2]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[2]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[29] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[29] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[1]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[1]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[0]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[0]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[28] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[28] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[27] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[27] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[26] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[26] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[25] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[25] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[24] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[24] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[23] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[23] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[22] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|r2[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__4|altsyncram_gpd1:auto_generated|q_b[22] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|ret                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|ret                                                           ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|ret                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|ret                                                           ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|ret~reg0               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|ret~reg0               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; dCollideSpheres:test0|rst                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst_Ctrl:rstCTRL|rstOut                                                             ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|rst                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst_Ctrl:rstCTRL|rstOut                                                             ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[0]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[0]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[10]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[10]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[11]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[11]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[12]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[12]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[13]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[13]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[14]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[14]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[15]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[15]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[16]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[16]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[17]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[17]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[18]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[18]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[19]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[19]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[1]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[1]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[20]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[20]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[21]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[21]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[22]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[22]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[23]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[23]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[24]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[24]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[25]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[25]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[26]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[26]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[27]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[27]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[28]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[28]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[29]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[29]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[2]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[2]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[30]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[30]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[31]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[31]                                                      ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[3]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[3]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[4]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[4]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[5]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[5]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[6]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[6]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[7]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[7]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[8]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[8]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[9]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|test[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dCollideSpheres:test0|test[9]                                                       ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x1[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|x2[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[31] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[31] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[21] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[21] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[20] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[20] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[19] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[19] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[18] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[18] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[17] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[17] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[16] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[16] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[15] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[15] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[14] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[14] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[13] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[13] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[12] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[12] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[30] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[30] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[11] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[11] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[10] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[10] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[9]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[9]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[8]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[8]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[7]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[7]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[6]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[6]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[5]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[5]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[4]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[4]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[3]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[3]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[2]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[2]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[29] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[29] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[1]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[1]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[0]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[0]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[28] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[28] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[27] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[27] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[26] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[26] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[25] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[25] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[24] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[24] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[23] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[23] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[22] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y1[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__1|altsyncram_gpd1:auto_generated|q_b[22] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[31] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[31] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[21] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[21] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[20] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[20] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[19] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[19] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[18] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[18] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[17] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[17] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[16] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[16] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[15] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[15] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[14] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[14] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[13] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[13] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[12] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[12] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[30] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[30] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[11] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[11] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[10] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[10] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[9]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[9]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[8]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[8]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[7]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[7]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[6]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[6]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[5]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[5]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[4]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[4]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[3]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[3]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[2]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[2]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[29] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[29] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[1]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[1]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[0]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[0]  ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[28] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[28] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[27] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[27] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[26] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[26] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[25] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[25] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[24] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[24] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[23] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[23] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[22] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|y2[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_sp_sr_sw:memory|altsyncram:mem[0][31]__3|altsyncram_gpd1:auto_generated|q_b[22] ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z1[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; dCollideSpheres:test0|z2[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                                                   ; N/A                                                                                                                                                            ;
; CLOCK_50                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Lunkferios/Desktop/Summer_Project/FPGA-Collision-Detection/Simulations/fpga_memory_jtag/fpga_dCollideSpheres.map.smsg.


