Staff / Principal Verification Engineer,"       As a verification engineer with a knowledge of    IoT subsystems    and SoCs, you will make valuable contributions to a team tasked with verifying functional correctness of the design under test.      Key responsibilities will include building functional verification strategies, writing test plans, defining test methodologies, improving the verification methodologies, completing functional verification to the required quality levels and schedules.      Working with project management on planning tasks, setting schedules, quality checkpoints, engineer will be fully responsible for the area of verification.      Will collaborate with engineers from architecture, design, verification, implementation, modelling, performance analysis, silicon validation, FPGA and board development.      Senior engineers are also encouraged to support junior members.      Provide effective leadership helping the group leadership team to build and develop a diverse inclusive local design centre by hiring, mentoring, coaching and talent management.      Communicate clearly and effectively with peers, partners and groups across multiple fields        Required Skills and Experience :        12+ Year of experience.      Worked on embedded C based SoC verification environments      Knowledge of assembly language (preferably ARM), C/C++ and/or hardware verification languages e.g. (SystemVerilog), shell programming/scripting (e.g. Tcl, Perl, Python etc.)      Experienced in one or more of various verification methodologies - UVM/OVM/eRM, formal, low power, emulation      Exposure to all stages of verification: requirements collection, creation of verification methodology plans, testplans, testbench implementation, Testcases development, coverage closure, documentation and support        Nice To Have Skills and Experience :        You possess the knowledge of object-oriented programming concepts      Practical experience of working on Processor based system design!      Exposure to UVM or other industry standard verification methodologies      Languages: Verilog, C/C++, Assembly language, Perl      Verification Languages such as System Verilog.      Strong understanding of CPU Architecture / micro-architectures.      Should have team handling experience        Desirable skills        Strong understanding of basic computer architecture      Good in logical programming using C/C++/ Assembly with experience in embracing software engineering standard methodologies.      Familiar with verification process such as Test Plan development, Testcase development      Familiarity of Unix / Linux working environment        ",1.01E+11,10-05-2024,08-08-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Functional Verification Engineer,Internet,"Unix, Embedded C, C++, Linux, FPGA, Project management, Debugging, Equity, Perl, Python",-,9am-6pm,"Full Time, Permanent",ARM Embedded Technologies,Organization,ARM Embedded Technologies,https://img.naukimg.com/logo_images/groups/v1/647744.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Staff Verification Engineer,"     Solution team's mission is to enable our partners by delivering a secure, performant, reliable hardware and software that are easy to use.      Verification engineers will join a highly focused group where you will help verify our next generation compute solutions using innovative technologies, methodologies and tools.         As a verification engineer with a knowledge of subsystems and SoCs, you will make valuable contributions to a team tasked with verifying functional correctness of the design under test.     Key responsibilities will include building functional verification strategies, writing test plans, defining test methodologies, improving the verification methodologies, completing functional verification to the required quality levels and schedules.     Working with project management on planning tasks, setting schedules, quality checkpoints, engineer will be fully responsible for the area of verification.     Will collaborate with engineers from architecture, design, verification, implementation, modelling, performance analysis, silicon validation, FPGA and board development.     Senior engineers are also encouraged to support junior members.     Provide effective leadership helping the group leadership team to build and develop a diverse inclusive local design centre by hiring, mentoring, coaching and talent management.     Communicate clearly and effectively with peers, partners and groups across multiple fields         Required Skills and Experience :         8+ Year of experience.     Worked on embedded C based SoC verification environments     Knowledge of assembly language (preferably ARM), C/C++ and/or hardware verification languages eg (SystemVerilog), shell programming/scripting (eg Tcl, Perl, Python etc)     Experienced in one or more of various verification methodologies - UVM/OVM/eRM, formal, low power, emulation     Exposure to all stages of verification: requirements collection, creation of verification methodology plans, testplans, testbench implementation, Testcases development, coverage closure, documentation and support         Nice To Have Skills and Experience :         You possess the knowledge of object-oriented programming concepts     Practical experience of working on Processor based system design!     Exposure to UVM or other industry standard verification methodologies     Languages: Verilog, C/C++, Assembly language, Perl     Verification Languages such as System Verilog.     Strong understanding of CPU Architecture / micro-architectures.     Should have team handling experience         Desirable skills         Strong understanding of basic computer architecture     Good in logical programming using C/C++/ Assembly with experience in embracing software engineering standard methodologies.     Familiar with verification process such as Test Plan development, Testcase development     Familiarity of Unix / Linux working environment     ",1.70E+11,17-04-2024,16-07-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Functional Verification Engineer,Internet,"Unix, Embedded C, C++, Linux, FPGA, Project management, Debugging, Equity, Perl, Python",-,9am-6pm,"Full Time, Permanent",ARM Embedded Technologies,Organization,ARM Embedded Technologies,https://img.naukimg.com/logo_images/groups/v1/647744.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Principal Engineer - DFX Verification,"     Work closely with design team to review the design spec and define detailed testplan Strategy and verification plan     Develop testbench at SOC level for complex ASIC System-On-Chips     Develop and maintain verification environment in UVM     Execute & lead Unit and SoC Verification as per test-plan.     Develop and improve the verification flow and methodology     Maintain regression and debug test failures with designers             What Were Looking For         Bachelors degree in Computer Science, Electrical Engineering or related fields and 10-15 years of professional experience. -OR- Masters degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.     Hands-on experience on using Verilog, System Verilog and UVM (Universal Verification Methodology)     Experience in Unit and SoC Verification. Deep understanding of modern verification concepts     Good scripting skills in languages such as Perl, Tcl, or Python.     Programming skills in System Verilog, C, C++     The Candidate should have team leading experience.     Strong verbal and written communication skills.     Strong debugging skills     Strong mentoring skills     ",40424500594,04-04-2024,03-07-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"C++, ASIC, Semiconductor, SOC, Perl, System verilog, UVM, Automotive, Python",-,9am-6pm,"Full Time, Permanent",Marvell Semiconductors,Organization,Marvell Semiconductors,https://img.naukimg.com/logo_images/groups/v1/4611321.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Staff / Senior Verification Engineer,"   As a creative verification engineer with a knowledge of subsystems and SoCs you will be part of a team tasked with verifying functional correctness of SoC RTL.     You will work with the project team to understand and review the subsystem architecture and design specifications, and to build a functional verification strategy.     Your key responsibilities will include crafting test plans, developing SystemVerilog/Verilog testbenches and tests, and debugging of test failures and issues.     You will also contribute to developing and improving the verification methodologies used by the team.     In addition, youll work closely with other teams on the design microarchitecture, verification methodologies, system performance, etc.     You will balance other opportunities such as working with Project Management on activities, plans, and schedule as well as guide and support junior members of the team.         Required skills and experience:         In addition to bringing your accomplishment of either Bachelors or Masters degree in Computer Science or Electrical/Computer Engineering (or similar field) plus 10-15 years of experience working in design or verification of sophisticated compute subsystems or SoCs, you will need:     Solid understanding of digital hardware design and Verilog HDL.     A detailed understanding and experience of the current verification strategies required for sophisticated SoC development, including software-based techniques     4+ Years of experience      Good knowledge of test plan creation and tracking     Experience verifying RTL for SoC projects     Low-level programming experience including C and Assembler     Experience with Perl, Python or other scripting language         Nice to have skills and experience:         Experience with Arm-based designs and/or ARM System Architectures     Experience with SystemVerilog and verification methodologies - UVM/OVM/e     Experience verifying subsystems for PCIe, LPDDR, HBM, UCIe, Ethernet     Knowledge of Object-Oriented programming concepts.         Experience or knowledge in the following areas         Formal verification techniques     Clock domain crossing verification     Power aware verification     Porting peripheral driver software     Development and deployment of complex Arm SoCs on multiple Emulation platforms as well as direct hands-on test bench development.     Experience working with emulators and bringing up and debugging complex SoC designs.         Ground-Breaking Benefits             Learning And Development     Whether you want to learn a new programming language, explore your management potential or witness the latest innovations at industry conferences, we promise you both the freedom and the support to develop when you want it.             Sabbatical        Well always encourage you to take plenty of annual leave, so you stay fresh and inspired. But you know what really does it? When we encourage you to take an extended, paid four-week sabbatical after 4 years of service.           Progressive Leave       Youre a human being, not a resource. So its important to us that were there for you at significant points in your life. Whether youre having kids, acting as a primary care giver or have lost a loved one, our flexible progressive leave allows you to put your family first without worrying about your career.       Wellbeing            We create a safe space for you to look after your mental and physical health, with support ranging from medical insurance to the workplace mental health platform, Unmind. Alongside a growing number of onsite gyms, yoga, cycling and running clubs. All of which comes with a flexible working policy, so you can live life and be your brilliant self.     ",2.70E+11,27-02-2024,27-05-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Functional Verification Engineer,Internet,"Project management, SOC, Ethernet, Debugging, Healthcare, Test planning, Perl, PCIE, Python",-,9am-6pm,"Full Time, Permanent",ARM Embedded Technologies,Organization,ARM Embedded Technologies,https://img.naukimg.com/logo_images/groups/v1/647744.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Principal Verification Engineer,"   As a creative verification engineer with a knowledge of subsystems and SoCs you will be part of a team tasked with verifying functional correctness of SoC RTL.      You will work with the project team to understand and review the subsystem architecture and design specifications, and to build a functional verification strategy.      Your key responsibilities will include crafting test plans, developing SystemVerilog/Verilog testbenches and tests, and debugging of test failures and issues.      You will also contribute to developing and improving the verification methodologies used by the team.      In addition, you'll work closely with other teams on the design microarchitecture, verification methodologies, system performance, etc.      You will balance other opportunities such as working with Project Management on activities, plans, and schedule as well as guide and support junior members of the team.      Required skills and experience:      In addition to bringing your accomplishment of either Bachelors or Master s degree in Computer Science or Electrical/Computer Engineering (or similar field) plus 10-15 years of experience working in design or verification of sophisticated compute subsystems or SoCs, you will need:      Solid understanding of digital hardware design and Verilog HDL.      A detailed understanding and experience of the current verification strategies required for sophisticated SoC development, including software-based techniques        13+ Years of experience      Good knowledge of test plan creation and tracking      Experience verifying RTL for SoC projects      Low-level programming experience including C and Assembler      Experience with Perl, Python or other scripting language        Nice to have skills and experience:      Experience with Arm-based designs and/or ARM System Architectures      Experience with SystemVerilog and verification methodologies - UVM/OVM/e      Experience verifying subsystems for PCIe, LPDDR, HBM, UCIe, Ethernet      Knowledge of Object-Oriented programming concepts.      Experience or knowledge in the following areas        Formal verification techniques      Clock domain crossing verification      Power aware verification      Porting peripheral driver software      Development and deployment of complex Arm SoCs on multiple Emulation platforms as well as direct hands-on test bench development.      Experience working with emulators and bringing up and debugging complex SoC designs.      ",2.60E+11,26-02-2024,26-05-2024,EducationalOccupationalCredential,156,Engineering - Hardware & Networks,Functional Verification Engineer,Internet,"Computer science, Project management, SOC, Ethernet, Debugging, Healthcare, Test planning, Perl, PCIE, Python",-,9am-6pm,"Full Time, Permanent",ARM Embedded Technologies,Organization,ARM Embedded Technologies,https://img.naukimg.com/logo_images/groups/v1/647744.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Digital Verification ASIC Engineer,"   As a Digital Verification Engineer, you will be responsible for all aspects of digital SoC verification.     You will work the architects, designers, and SW engineers to plan and execute verification and validation of advanced automotive communication semiconductors and systems.     You will contribute to a positive, trusting, and cohesive working environment based on integrity and strong work ethics.                 Key Qualifications         BS and/or MS in Electrical Engineering, Computer Science, or related field     Minimum 7+ years of ASIC verification experience     Strong understanding of ASIC verification fundamentals and industry standard methodologies     Experience with Verilog/System Verilog, UVM, Python, TCL, C/C++     Experience with the full verification flow, from spec to coverage analysis to gate level sim     Debugging failures in simulation to root cause problems     Self-motivated and able to work effectively both independently and in a teaM               Additional Success Factors     Experience in any of the following areas:       Networking (Ethernet MAC, PHY, Switching, TCP/IP, security, PCIe and other industry standard protocols)     Video standards, protocols, processing     Digital signal processing filters     Third party IP (SerDes, controllers, processors, etc.)     Modular and Reusable Testbench architecture     Design for re-use of pre and post silicon tests and infrastructure     Automation of testbench creation, tests, regression, or EDA tools     Knowledge of SystemC and/or DPI             Personal Skills         Excellent communication/documentation skills.     Attention to details.     Collaboration across multidisciplinary and international teams.         What you ll get in return:         Pre IPO stock options     Cutting edge technology     World class team     Competitive base salary     Flexible hours     Medical, dental and vision insurance for employees     Flexible vacation time to promote a healthy work-life balance     Paid parental leave to support you and your family       ",81223500247.0,08-12-2023,07-03-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"Computer science, Automation, C++, Simulation, Ethernet, System verilog, Sensors, UVM, Automotive, Python",-,9am-6pm,"Full Time, Permanent",Ethernovia,Organization,Ethernovia,-,"Kolkata, Mumbai, New Delhi, Hyderabad/Secunderabad, Pune, Chennai, Bangalore/Bengaluru","Kolkata, Mumbai, New Delhi, Hyderabad/Secunderabad, Pune, Chennai, Bangalore/Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Product Engineer,"       Chip in to the success of Siemens by growing customer satisfaction and productivity with Siemens Scalable Verification products.      Developing and delivering technical training on new features and product updates. Developing Technical content for Siemen s knowledgebase.      Crafting new functional specification based on the customers technical requirements and work closely with RD in getting it implemented. This will include an understanding and communication of the urgency and impact of these issues to the RD.      Work with Field team in understanding customer needs on FV, involve and work with their projects for using right methodologies and Siemens tools for successful project completion.      Involve and drive the Tool evaluation/benchmark; Technical product presentations; Methodology review; Tool deployment and adoption; drive competitive replacements, Provide support to customers during critical Project implementation phases.      Provide training and technical support to customers using Siemens tools        Job Role Requirements        Required BE/B.Tech/M.Tech/M. s in Electronics and Communication (EC) or Electrical or Telecom Engineering.      3-10 years in Functional Verification domain        We don t need superheroes, just superminds!        Strong hold on VHDL/Verilog and SystemVerilog and UVM knowledge, Simulation/Verification using advised tests, constraint random testing, assertions and coverage driven verification methods      RTL and Gate Level (GLS) verification and debug. Low power verification techniques using UPF and CPF      Solid understanding of AVM, OVM, VMM, UVM and experience of using one of these methodologies in at least one complex project. Protocol Knowledge would be added advantage.      Strong solid understanding in EDA tools like Questa, VCS, NCSim, IUS, Verdi tools        ",40124501267.0,04-01-2024,03-04-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Functional Verification Engineer,Industrial Automation,"Automation, VHDL, Simulation, Verilog, VMM, Siemens, System design, Healthcare, UVM, Technical support",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Lead Engineer - Verification,"                                           \     The position involves design verification of next generation modem sub systems (which has MAC, Baseband and RF IP s involved for latest Wi-Fi protocol including 11ax) with emphasis on verifying and signing off performance and power along with functionality. This role will require the candidate to understand and work on all aspects of VLSI Verification cycle like Testbench architecture, Verification Planning, Testbench and Test development, Verification closure with best-in-class methodologies including simulation, GLS and Formal techniques. Candidate will require close interactions with Design, SoC , Validation, Synthesis & PD teams for design convergence. Candidate must be able to take ownership of IP/Block/SS verification. He/She will work with design team (both HW and SW) on RTL debug during Pre-silicon HW development phase.               Responsibilities:             Develop and track execution of chip level test planning to meet product requirements and established quality standards         Lead a team to complete the pre-silicon verification of an SoC         Execute and maintain chip level verification regressions. Triage and debug failing tests.         Develop or update tests to satisfy the test plan requirements. Tests will be combination of directed (C tests), constrained random (UVM), and formal verification.         Perform gate level verification across corners. Provide appropriate activity files for power analysis.         Coordinate verification activities with a global team and the design lead. Provide succinct weekly status and drive action items to closure.                   Experience Level   :     6-8 years in Industry                 Education Requirements   :     Bachelor or Master s degree in Electrical and/or Computer Engineering                 Minimum Qualifications:               Architect Block and SS Level Test-Benches         Understanding of WLAN PHY TX and RX design paths,         Algorithms that control the various aspects of wireless systems         Develop test plan to verify WiFi Standards including 11ax ,sequences and design components.         Own end to end DV tasks from coding Test bench and test cases, write assertions, running simulations and achieving all coverage goals         Explore innovative DV methodologies (formal, simulation and emulation based) to continuously push the quality and efficiency of test benches         Strong knowledge of Verilog, System Verilog, UVM, C/C++         Experience in usage of assertions, constrained random generation, functional/code coverage.         Knowledge of scripting languages like Perl, Python, Tcl, shell to achieve automation of verification methodologies and flows         Analytical debugging skills         Verify and debug low-power design         Debug SDF Back Annotated Gate Simulations         Low-power implementation (UPF)         Mixed Signal Real Number Modeling (RNM, Spice)                   Preferred Qualifications:               Knowledge of wireless technologies like WLAN - 11ax , Bluetooth, ZigBee         Mentoring skills         Exceptional problem-solving skills         Good written and oral communication skills       ",20424500562.0,02-04-2024,01-07-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Functional Verification Engineer,IT Services & Consulting,"Wireless, C++, Automation, VLSI, Coding, SOC, Debugging, Perl, System verilog, Python",-,9am-6pm,"Full Time, Permanent","Redpine Signals, Inc.",Organization,"Redpine Signals, Inc.",https://img.naukimg.com/logo_images/groups/v1/642468.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Staff Verification Engineer,"               Complete ownership of verification and end to end analysis of complex block level custom designs with advanced low power and power management technologies spread across multiple categories                    Guide and set the direction for the verification effort for any project that the team undertakes.      Provide verification support to design projects by simulating, analyzing, and debugging pre-silicon block level/full chip designs. Develop Test cases/Stimulus to increase the functional coverage for all architectures and features.      Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements. Co-work with international colleagues on developing new verification flows to take on the challenges      Good understanding of digital / mixed signal circuits and experience in Digital /Mixed signal Verification. Understand the usage of tools like Virtuoso, Xcellium, Simvision, vsim, Waveview, Finseim, Hspice.      Hands on experience in writing Verilog, Real Number Models is a plus.      Hands on experience in building SV testbenches at Block and Fullchip Level.      Hands on experience in SV, UVM based Verification. Good scripting skills using perl, python is a plus.      Must possess good communication, debugging skills and ability to work well in a team.            Experience Level:      10+ years in Industry          Education Requirements:      Bachelor or Master s degree in Electrical and/or Computer Engineering          Minimum Qualifications:            Architect Block and SS Level Test-Benches      Understanding of WLAN PHY TX and RX design paths,      Algorithms that control the various aspects of wireless systems      Develop test plan to verify WiFi Standards including 11ax ,sequences and design components.      Own end to end DV tasks from coding Test bench and test cases, write assertions, running simulations and achieving all coverage goals      Explore innovative DV methodologies (formal, simulation and emulation based) to continuously push the quality and efficiency of test benches      Strong knowledge of Verilog, System Verilog, UVM, C/C++      Experience in usage of assertions, constrained random generation, functional/code coverage.      Knowledge of scripting languages like Perl, Python, Tcl, shell to achieve automation of verification methodologies and flows      Analytical debugging skills      Verify and debug low-power design      Debug SDF Back Annotated Gate Simulations      Low-power implementation (UPF)      Mixed Signal Real Number Modeling (RNM, Spice)                Preferred Qualifications:            Knowledge of wireless technologies like WLAN - 11ax , Bluetooth, ZigBee      Mentoring skills      Exceptional problem-solving skills      Good written and oral communication skills      ",80124501067.0,08-01-2024,07-04-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,IT Services & Consulting,"Automation, C++, Simulation, Coding, Analytical, Perl, System verilog, UVM, Python",-,9am-6pm,"Full Time, Permanent","Redpine Signals, Inc.",Organization,"Redpine Signals, Inc.",https://img.naukimg.com/logo_images/groups/v1/642468.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Product Validation Engineer II,"           Work as a DFT Product Validation Engineer on insertion and validation of DFT technologies such as 1500 Wrapper, Compression (XOR/OPMISR/2D Elastic), Hierarchical Test, LBIST, OPCG etc. using Cadence Synthesis tool Genus and ATPG using Cadence Test tool Modus on in-house and customer designs.      Create testplans for verification of new features and execute them by creating new test cases requiring application of Design & DFT skills; Report bugs/enhancements in tool.      Collaborate with R&D and Product Engineering teams to review feature specifications, testplans & customer issues.      Debug issues reported by customers and suggest/implement measures to plug the gaps.      Review and resolve regression issues mentoring interns      Contribute to automation and quality improvement initiatives              Position Requirements        Candidate is expected to be:        B.E./B.Tech with 2 years of experience or M.E/M.Tech in Electronics/Electrical        Strong in Digital electronics, Verilog and Scripting (Perl/TCL).          Good in aptitude, problem-solving and communication skills a must.        Hands-on experience with DFT scan insertion and validation for scan, at-speed, MBIST and Boundary scan would be a plus      Keen & quick learner ready to learn new things with little guidance & take up challenging tasks      ",150000000000.0,15-03-2024,13-06-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,Software Product,"Automation, Product engineering, Semiconductor, DFT, Aerospace, Chip design, Verilog, Packaging, Perl, Automotive",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Product Validation Engineer,"     The team is responsible for overall SW quality and product engineering of Veloce emulation product line with around $150M revenue.         Team is responsible to understand customer/marketing requirement, RnD development and suggest/validate the product features/new complex platforms and give go ahead for market launch             Requirement   :           Knowledge of HDLs (Verilog, system verilog, VHDL and system C)         Knowledge of methodology like UVM, Assertion, Coverage and Power aware/estimation         Good knowledge of verification methodologies is must         Knowledge of Emulation platform is desirable         Good communication skills as the role requires communication with various external parties.         Knowledge of at least one scripting language (sed/awk/shell/perl)         Knowledge of software debug processes is a plus         ASIC design / Verification experience is an added advantage         Working knowledge of C/C++         FPGA prototyping experience will certainly be a plus for the role.         Knowledge of clear quest/bug tracking tool is desirable         A never say die attitude, challenging oneself to always get better is what we are looking for         Has worked on Emulation, validation or verification projects             Qualifications   :           B.Tech/M.Tech from a reputed institute         Having more than 4 years of experience         Has worked on Emulation, validation or verification projects     ",40124500462.0,04-01-2024,03-04-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Functional Verification Engineer,Industrial Automation,"C++, Product engineering, VHDL, FPGA, Siemens, Healthcare, Perl, System verilog, UVM, Emulators",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
SoC Pre-Sil Verification Engineer,"   A ""SoC Pre-Sil Verification Engineer"" with 2-3 years of experience typically plays a key role in semiconductor companies, focusing on the pre-silicon verification of System-on-Chip (SoC) designs. The job description for this role includes the following responsibilities and qualifications:        Responsibilities:            Testbench Development:    Develop and maintain verification environments and testbenches using SystemVerilog and methodologies like Universal Verification Methodology (UVM) for pre-silicon verification of SoC designs.        Test Case Development:    Write and execute test cases to verify functionality, performance, and compliance with design specifications for individual IP blocks and SoC subsystems.        Functional Verification:    Verify the functional correctness of SoC designs by running simulation tests, debugging issues, and analyzing results.        Coverage Analysis:    Define and track coverage metrics such as functional coverage, code coverage, and assertion coverage to ensure comprehensive verification of SoC designs.        Collaboration:    Work closely with design teams, architecture teams, and other verification engineers to understand design requirements, resolve issues, and ensure successful verification of SoC designs.        Documentation:    Maintain documentation related to test plans, test cases, verification results, and coverage reports to track progress and ensure compliance with project timelines.          Qualifications:            Education:    Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or a related field.        Experience:    2-3 years of experience in pre-silicon verification of SoC designs, including experience with verification methodologies like UVM and tools such as Synopsys VCS, Cadence Incisive, or Mentor Questa.        Programming Skills:    Proficiency in SystemVerilog for testbench development, scripting languages like Perl or Python for automation, and familiarity with C/C++ for firmware verification.        Verification Tools:    Experience with industry-standard verification tools and environments used in SoC verification projects.        Problem-Solving:    Strong analytical and problem-solving skills to debug issues, analyze verification failures, and propose solutions to improve verification quality.        Communication Skills:    Good communication and teamwork skills to collaborate effectively with cross-functional teams, present technical information, and contribute to verification discussions.        Adaptability:    Ability to quickly learn new technologies, methodologies, and tools related to SoC verification and stay updated with industry trends.      ",220000000000.0,22-03-2024,20-06-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,BPO / Call Centre,"C++, Automation, Simulation, SOC, Debugging, Perl, Firmware, Test cases, UVM, Python",-,9am-6pm,"Full Time, Permanent",Zealogics.com,Organization,Zealogics.com,https://img.naukimg.com/logo_images/groups/v1/3167726.gif,Kochi,Kochi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Modem IP Verification Sr Engineer,"         As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                  Minimum Qualifications:       Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.            Skills/Experience :          2-8 years of strong experience in digital front end ASIC design verification   Bachelors or Masters Degree in Engineering in Electronics, VLSI, Communcations or related field.     Expertise in RTL verification in C/SystemVerilog/UVM of complex designs with multiple clock and power domains       Being adaptable and have ability to work at various abstraction levels: Block/Core/IP/SS level.        Demonstrate strong coding skills in System Verilog and UVM.        Develop verification environment and testbench components such as BFMs and checkers.        Ability to code Assertion for temporal logic testing.        Scripting languages like Perl/Python and development test automation framework for regression automation.        Deep understanding of Code/Functional coverage report, identify coverage holes, ability to develop new tests and closing design coverage with design/systems team.        Performance verification for throughput/latency analysis of Modem Usecases.        Experience in low power verification methodology and clock domain crossing designs       Experience of PA GLS verification of DC and PD PG Netlist.       Familiarity with various bus protocols like AHB, AXI       Experience with Formal Verification is a plus.       Experience in Modem/Wireless IP verification on wireless technologies like NR, LTE, WCDMA, CDMA, WLAN, Bluetooth is a plus.       Experience in post-Si debug is a plus       Good documentation skills       Should possess good communication skills to ensure effective interaction with Engineering Management and team members.       Should be self-motivated with good teamwork attitude and need to function with minimal guidance or supervision       Responsibilities:         Digital design verification working in close collaboration with Multi-site Teams across US and India and other Geos.       Work in close coordination with Systems, Design, SoC team , SW team, Validation & DFT teams to get the goals completed.       Lead junior engineers and drive project planning and tracking.       Developing the Verification Strategy, Testbench architecture and implementing the design verification plan and tests using SV/UVM/C.    HW verification using Cadence and Synopsys simulator tools,      SV/UVM based TB development, Regression analysis, bug-triage.        Formal Verification using Jasper, VCF etc.   Power Aware Verification on RTL and DC/PD Gate lebel Netlist.        Conducting High-/Mid-/Low- level verification reviews, coverage closure and sign-off on block and Sub-system testing.        Assisting SOC team with IP Integration testing at SOC level.       Post-Silicon Debugs in close collaboration with Design, Validation and SW teams.       Self-Motivated to Execute the defined tasks almost independently with minimal guidance    ",180000000000.0,18-01-2024,17-04-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,Telecom / ISP,"Wireless, DFT, RF, VLSI, FPGA, Digital design, Analog, Packaging, Project planning, Perl",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Lead Product Validation Engineer,"             The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.      Cadence s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.      The unique One Cadence - One Team culture promotes collaboration within and across teams to ensure customer success.      Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests.      You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other every day.                    Job Responsibilities & Skills: (Design Verification Engineer)                The person should be an Electrical, Electronics or Computer Science Engineer with very good understanding of HDLs (Verilog and/ or VHDL).      Prior experience in simulation/emulation using these languages. He/ she should have a good working knowledge of EDA tools (Cadence/ Others) with focus towards debugging design/ verification problems using these tools.      Experience in process automation with scripting.      Experience with SystemVerilog, C++, UVM.      Experience with Functional Verification of complex digital systems, e.g. SoC Verification, with a Hardware Verification Language (HVL) like SystemVerilog.      Experience designing and implementing complex functional verification environments is required.      Knowledge of protocols like PCIe, USB3/4, DP an added advantage.                Qualifications          Minimal qualification requires B. Tech or M. Tech/B.E./M.E. with 3-6 years of experience in relevant experience.                  Behavioral skills required.            Must possess strong written, verbal and presentation skills.      Ability to establish a close working relationship with both customer peers and management.      Explore what s possible to get the job done, including creative use of unconventional solutions.      Work effectively across functions and geographies.      Push to raise the bar while always operating with integrity.      ",150000000000.0,15-03-2024,13-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Functional Verification Engineer,Software Product,"Computer science, C++, VHDL, Verilog, Debugging, System design, PCIE, product validation, UVM, Automotive",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Member of Technical Staff,"             Questa verification IP s help design teams find more bugs in less time than conventional simulation techniques.             You will specify, implement, test and enhance these verification components for a wide range of end user applications.             You will work on technologies involving SV, UVM, Assertions, Coverage, Test plan, BFM design, debug, and logger.             You will get along with TMEs and Field AEs or directly with customers to deploy or resolve customer issues.                 We don t need superheroes, just super minds.                     Youre an Electronics Engineer (B.Tech/ M.Tech) or related field from a reputed institute                 Youve got phenomenal knowledge of verification engineering and have between 2 - 8 years of working experience as well.             Youve sound knowhow of System Verilog for test bench with exposure to verification methodologies like UVM, VMM etc             Youve intimate knowledge of one or more standard bus protocols, like PCIe, USB, SATA, NVMe, Flash, DIMM etc             You are a great teammate, resilient and sincere, Enjoy learning new things and build knowledge base in new area.         ",90524501887.0,09-05-2024,07-08-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,Industrial Automation,"Automation, Simulation, USB, Chip design, Ethernet, VMM, Test planning, System verilog, PCIE, UVM",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Accelerator NoC Verification,"   In-depth knowledge of digital logic design, processor architecture.     Sophisticated knowledge of SystemVerilog.     Experienced level knowledge C/C++.Relevant knowledge of verification methodologies and tools such as simulators, waveform viewers, build and run automation, coverage collection.     Basic knowledge of formal verification methodology is a plus.     Excellent knowledge of one of the scripting languages such as Python, TCL is a plus.     Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.     Ability to work well in a team and be productive under aggressive schedules.     Thorough knowledge of large scale on-chip fabric or on-chip interconnect architecture     Knowledge of on-chip network protocols: AMBA, AXI, CHI, ACE, Tilelink or APB.     Familiarity with different on-chip network topologies (ring, mesh, xbar etc).         Responsibilities         Work closely with architecture and RTL designers on verifying the functional correctness of the design     Reviewing Architecture and Design Specifications     Develop test plans and test environments     Develop tests in assembly, C/C++, SystemVerilog, or vectors according to test plans     Develop coverage monitors and analyze coverage to ensure all the test cases in the plans are covered     Develop checkers in SystemVerilog or C-base transactors to verify the design     Write assertions and apply formal verification to the designImplementing test benches, generating directed/constrained random tests     Debugging failures, running simulations, tracking bugs     Handling schedules and supporting multi-functional engineering effortAssisting in verification flows, automation scripts and regressions                       Education and Experience         PhD, Master s Degree or Bachelor s Degree in technical subject area.   ",180000000000.0,18-04-2024,17-07-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Functional Verification Engineer,Hardware & Networking,"C++, Automation, formal verification, Architecture, Debugging, Silicon, System verilog, Test cases, Python, Testing",-,9am-6pm,"Full Time, Permanent",Rivos,Organization,Rivos,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Principal Verification Engineer,"     Develop and maintain verification environment in UVM (Universal Verification Methodology)     Define and review verification test plan with architecture team and design team     Verify the design with directed and constraint random functional parameters     Maintain regression and debug test failures with designers     Report and analyze verification coverage of design features and parameters     Drive the verification to reach coverage target     Take responsibility in the verification of blocks, sub-systems and top-level environment.             What Were Looking For         bachelors degree in Computer Science, Electrical Engineering or related fields and 8-15 years of related professional experience.     masters degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.     Hands-on experience on using Verilog, System Verilog and UVM (Universal Verification Methodology)     Good scripting skills in languages such as Perl, Tcl, or Python.     Experience in PCIe and NVMe is a plus     Knowledge of AXI and AHB is a plus     Good verbal and written communication skills in English     ",290000000000.0,29-03-2024,27-06-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"Electrical engineering, Semiconductor, Test planning, Perl, System verilog, PCIE, UVM, Automotive, Python",-,9am-6pm,"Full Time, Permanent",Marvell Semiconductors,Organization,Marvell Semiconductors,https://img.naukimg.com/logo_images/groups/v1/4611321.gif,"Pune, Bengaluru","Pune, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
MTS Silicon Design Engineer (Verification Engineer),"     WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_              MTS SILICON DESIGN ENGINEER                                                    THE ROLE:                      The focus of this role is to plan,  build,  and execute the verification of new and existing features for AMD s graphics processor IP,  resulting in no bugs in the final design.                                                    THE PERSON:                              You have a passion for modern,  complex processor architecture,  digital design,  and verification in general.  You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/    timezones    .  You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.                                           KEY RESPONSIBILITIES:                                Collaborate with architects,  hardware engineers,  and firmware engineers to understand the new features to be verified                    Build test plan documentation,  accounting for interactions with other features,  the hardware,  the firmware,  and the software driver use cases                    Estimate the time required to write the new feature tests and any required changes to the test environment                    Build the directed and random verification tests                    Debug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test issues                            Review functional and code coverage metrics   modify or add tests or constrain random tests to meet the coverage requirements                                            PREFERRED EXPERIENCE:                                Proficient in IP level ASIC verification                    Proficient in debugging firmware and RTL code using simulation tools                            Proficient in using UVM testbenches and working in Linux and Windows environment    s                    Experienced with Verilog,  System Verilog,  C,  and C++                         Working experience with ARM AMBA protocols like AHD/AXI/APB/AXI-ST               Working exposure to Processor based SoC verification flow is desirable              Developing UVM based verification frameworks and testbenches,  processes and flows                    Automating workflows in a distributed     compute     environment    .                                 Exposure to simulation profile,  efficiency improvement,  acceleration,  HLS tools/process                    Strong background in the C++ language,  preferably on Linux with exposure to Windows platform                    Good understanding and hands-on experience in the UVM concepts and     SystemVerilog     language                            Scripting language experience: Perl,  Python,      Makefile    ,  shell preferred.                              Exposure to leadership or mentorship is an asset                    Desirable     assets     with prior exposure to video codec system or other multimedia solutions    .                                                     ACADEMIC CREDENTIALS:                                Bachelors or     Masters     degree in computer engineering/Electrical Engineering                        ",120000000000.0,12-03-2024,10-06-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"Simulation, Linux, Digital design, Reruitment, Analytial, Perl, System verilog, Firmware, Windows, Python",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Verification Engineer,"     Write verification documents such as verification plan and test plan.     Define verification strategy according to design specification documents.     Implement verification environments of IPs and SOC level.     Work closely with digital designers/architects to solve suspected issues.     Develop models or verification environment required for functional verification.     Collect code and functional coverage according to defined plan.     Experience at both SoC and Stand-alone environments.             Requirements         B.Sc. or M.Sc. degree in Electrical Engineering or Computer Engineering.     10+ years of experience as a digital verification engineer in the semiconductor industry.     Strong knowledge of System-Verilog, UVM, Functional Coverage and Assertions.     Very good analytical and problem-solving skills.     Experience with scripting languages such as Python or similar.     Excellent verbal and written communication skills in English.     Good organizational and time management skills     ",190000000000.0,19-03-2024,17-06-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"Electrical engineering, Semiconductor, Time management, SOC, Analytical, Test planning, System verilog, IPS, UVM, Python",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Camera IP Verification - Staff Engineer,"       For the role of camera verification engineer, candidate will be responsible for IP Level Verification of Qualcomm Spectra Camera Sub Systems Modules for next gen Qualcomm product portfolio       This role will require the candidate to understand details of the camera signal processing modules, verify them at module & subsystem level for enhanced features     Engineer should be able to own the verification of IP level modules end to end with continuous enhancements                  8+ years of experience in RTL design verification using SystemVerilog/UVM and industry-standard simulation tools (Mandatory)     Experience on camera verification is a big        plus            Expertise in coverage closure , RTL debug skills     Expertize in SV - UVM, Assertions based verification, DPI     Familiarity with bus protocols like AHB, AXI, ARM based system architecture     Experience with Perl, Python, or similar scripting language     Excellent problem solving skills                       Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience",60324500735.0,06-03-2024,04-06-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Functional Verification Engineer,Telecom / ISP,"System architecture, Hardware engineering, Simulation, Staffing, Signal processing, Perl, UVM, Electronics engineering, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
MTS Silicon Design Engineer,"           Our Graphics DFT team is looking for an experienced design verification professional to drive DFT feature verification for our next generation Graphics processors.                The focus of this role is to plan, build, and execute the verification of new and existing features for AMD s graphics processor IP, resulting in no bugs in the final design.                                                    THE PERSON:                               You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/     timezones     . You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.                                            KEY RESPONSIBILITIES:                             Define and develop DFT feature verification requirements and test plans for current and next generation Graphics products         Build comprehensive validation infrastructure including test bench components, agents, monitors, checkers, scoreboards         Construct SystemVerilog and/or C/C++ models and test sequences for comprehensive feature simulation, evaluate feature coverage and regression health         Develop pre-silicon validation vectors and coverage bins to ensure feature verification completeness and support post silicon bring-up         Participate in methodology development to increase verification efficiency and effectiveness.                                      PREFERRED EXPERIENCE:                             8+ years of ASIC/Custom design and testability experience             Proficient in IP level ASIC verification                     Proficient in debugging firmware and RTL code using simulation tools                         Proficient in using UVM testbenches and working in Linux and Windows environment     s                     Experienced with Verilog, System Verilog, C, and C++                      Experience with EDA simulation tools including Synopsys VCS, Cadence NCSIM, Verdi         Experience working with UVM, OVM or equivalent         Experience with formal verification techniques and industry tools         Experience with scripting languages including Tcl/Perl/Ruby/Python         Working knowledge of Unix/Linux OS and debug tools         Strong analytical skills and attention to detail         Excellent written and verbal communication         Strong interpersonal skills and proven leadership                                     ACADEMIC CREDENTIALS:                                 Bachelors or      Masters     degree in computer engineering/Electrical Engineering           ",70324502245.0,07-03-2024,05-06-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"Unix, C++, DFT, Simulation, Linux, Digital design, Perl, Firmware, Windows, Python",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
MTS Silicon Design Engineer,"         The focus of this role is to plan, build, and execute the verification of new and existing features for AMD s graphics processor IP, resulting in no bugs in the final design.                                                    THE PERSON:                               You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/     timezones     . You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.                                          KEY RESPONSIBILITIES               Will work with IP & SOC teams across all our sites (GFX, Memory controller, Multimedia engines, IOs, PCIE ) to understand the features and create verification plans          Will help scoping out the testbench architecture and the simulation configuration, test planning, coverage planning etc          Will develop system config and initialization sequences to various system configurations at the SOC         Will work with Graphics/IO IP team and verify some of the graphics features at GPU SOC level, give out callouts to IPs and verify the SOC context.          Will work on creating test bench components like checkers, monitors, test cases, coverage infrastructure, running simulations, debug, coverage analysis & closure etc                  SKILLS AND EXPERIENCE REQUIREMENTS             B. E/B. Tech/M. E/M. Tech in Electrical/Electronic Engineering         8+ years experience in Design Verification preferably with SOCs.          Experience with SOC verification that involves Graphics core, memory subsystem, PCIE subsystems, cache coherency, interconnects would be a plus.          Experience with setting up verification infrastructure would be desirable.          Should have strong experience with SV/UVM Methodology         Must have excellent knowledge of Design & verification flows         Experience in developing complex test bench/model in Verilog, System Verilog or SystemC         Experience in writing test plans and test cases         Excellent hands-on debug skills         Strong Verilog, System Verilog, PLI/DPI interface, SystemC or C/C++, Perl/shell script programming skills.          Must have good communication skills and the ability and desire to foster a team environment.          Must be well organized and should be good at multi-tasking.          Good understanding for digital system and computer organization         Should be a confident coder and be comfortable debugging general hardware/software problems.                  WHAT YOU WILL LEARN               You will gain valuable experience in different aspects of ASIC design verification       Depends on the time you join the team, you may be able to experience the full project cycle from project planning to implementation to tape out       This team is essential to the success of AMD as a growing company     It is a very exciting environment and you will be working with the very best in our technology     You will be working on some of the most exciting projects the industry has to offer      ",70324502242.0,07-03-2024,05-06-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"C++, Test ases, Graphis, Reruitment, Perl, System verilog, PCIE, Gag, IPS, Projet planning",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Camera IP Verification Staff Engineer,"             Candidate will be responsible for IP Level Verification of Qualcomm Spectra Camera Sub Systems Modules for next gen Qualcomm product portfolio     This role will require the candidate to understand details of the camera signal processing modules, verify them at module & subsystem level for enhanced features     Engineer should independently be able to own the verification of IP level modules end to end with continuous enhancements and collaborate with IP Verification, Design and System leads           Necessary skills/experience:             8+ years of experience in RTL design verification using SystemVerilog/UVM and industry-standard simulation tools (Mandatory)         2+ years of experience in technical leadership role with or without direct reports          Experience in power aware simulation is a big plus          Experience on camera verification is a big plus          Expertise in Coverage closure , RTL debug skills          Expertize in SV - UVM, Assertions based verification, DPI         Familiarity in Firmware/emulation (ex: Veloce) based verification , GLS          Familiarity with bus protocols like AHB, AXI, ARM based system architecture         Experience with Perl, Python, or similar scripting language         Excellent problem solving skills & Verification aptitude                             Minimum Qualifications:         ?     Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.  ",271000000000.0,27-05-2024,25-08-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Functional Verification Engineer,Telecom / ISP,"System architecture, Simulation, Staffing, Signal processing, Perl, Firmware, UVM, Electronics engineering, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Digital Verification ASIC Engineer,"   As a Digital Verification Engineer, you will be responsible for all aspects of digital SoC verification.     You will work the architects, designers, and SW engineers to plan and execute verification and validation of advanced automotive communication semiconductors and systems.     You will contribute to a positive, trusting, and cohesive working environment based on integrity and strong work ethics.                 Key Qualifications         BS and/or MS in Electrical Engineering, Computer Science, or related field     Minimum 7+ years of ASIC verification experience     Strong understanding of ASIC verification fundamentals and industry standard methodologies     Experience with Verilog/System Verilog, UVM, Python, TCL, C/C++     Experience with the full verification flow, from spec to coverage analysis to gate level sim     Debugging failures in simulation to root cause problems     Self-motivated and able to work effectively both independently and in a teaM               Additional Success Factors     Experience in any of the following areas:       Networking (Ethernet MAC, PHY, Switching, TCP/IP, security, PCIe and other industry standard protocols)     Video standards, protocols, processing     Digital signal processing filters     Third party IP (SerDes, controllers, processors, etc.)     Modular and Reusable Testbench architecture     Design for re-use of pre and post silicon tests and infrastructure     Automation of testbench creation, tests, regression, or EDA tools     Knowledge of SystemC and/or DPI             Personal Skills         Excellent communication/documentation skills.     Attention to details.     Collaboration across multidisciplinary and international teams.         What you ll get in return:         Pre IPO stock options     Cutting edge technology     World class team     Competitive base salary     Flexible hours     Medical, dental and vision insurance for employees     Flexible vacation time to promote a healthy work-life balance     Paid parental leave to support you and your family       ",81223500247.0,08-12-2023,07-03-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"Computer science, Automation, C++, Simulation, Ethernet, System verilog, Sensors, UVM, Automotive, Python",-,9am-6pm,"Full Time, Permanent",Ethernovia,Organization,Ethernovia,-,"Kolkata, Mumbai, New Delhi, Hyderabad, Pune, Chennai, Bengaluru","Kolkata, Mumbai, New Delhi, Hyderabad, Pune, Chennai, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
RFIC AMS DV Sr Engineer,"     As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.                     ?         Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.                   ?       Additional Job Description                 ?     This position involves System Verilog real number modeling and functional verification of blocks involved in WAN, GPS radios for 5G products.      ?       Roles and responsibilities include:         Understanding device functionality, building verification plan, functional Modeling of analog blocks in System Verilog, running and debugging testcases on a large mixed-signal SOC on RTL and Gate Level Netlists.     Setting up and running AMS testbenches for RFIC modules. Working with SPICE/Spectre simulators and digital simulators (co-simulation). Analysis and debug Analog circuits.     UVM/SV based Testbench creation, verification, creating self-checking tests, regression, debug, coverage analysis, bug tracking     Scripting using PERL/Python/Shell to automate day to day verification tasks     Working with Analog and Digital design environments like Cadence ncsim, simvision, virtuoso.     Working in a fast paced environment with Analog, Digital design/DV, DFT engineers to ensure complete SoC verification     Post silicon bringup support           Minimum Qualifications       Bachelors degree in Electrical Engineering or Computer Engineering or related field, Masters preferred     2+ years ASIC design, verification, or related work experience           Preferred Skills         ?       Experience in the following skills:         Electrical circuit analysis     Verilog, SystemVerilog, UVM     Perl or Python     Phaselock loops, ADCs, DACs, and serial programming interfaces     Writing behavioral models of analog blocks including event driven simulator           ",231000000000.0,23-05-2024,21-08-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,Telecom / ISP,"DFT, Simulation, RF, FPGA, Digital design, Analog, Verilog, Packaging, Perl, System verilog",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Functional DV ( Clock/Power) Verification Sr Lead Engineer,"   Qualcomm Graphics HW team in Bangalore is responsible for developing and delivering GPU solutions which are setting the power and performance benchmark in mobile computing industry. In this role of Graphics Verification Engineer,    you will be verifying the Clock and power management module with design features for low power.               ?       The responsibilities will majorly include:         Understanding of GPU power and clock domains with power-up/down sequences     Own end to end DV tasks from coding Test bench and test cases, write assertions, debugging simulations and achieving all coverage goals     Develop test plan to verify sequences and design components for Clock and power management modules.     Explore innovative DV methodologies (formal and simulation ) to continuously push the quality and efficiency of test benches     Successful candidate    will be required to collaborate with worldwide design, silicon and architecture teams to achieve all project goals.         Hence, we are looking for candidates with strong communication skills   .               Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.               ?       Minimum Qualifications           Minimum 3 years of design verification experience   * Senior positions to be offered to candidates with proven expertise in the relevant field                 ?       Preferred Qualifications *               ?       3+ years industry experience with below skillset :         Strong System Verilog/UVM based verification skills & experience with assertion & coverage-based verification methodology     Experience in formal / static verification methodologies will be a plus     Basic understanding of low power design techniques     Good understanding of design components such as clock gates, level shifters, isolation cells and state retention cells.     Experience with Synopsys NLP (native Low Power) tool.     Experience with scripting languages such as Perl, Python is a plus                 Education Requirements           ?     BE/BTech/ME/MTech/MS Electrical Engineering and/or Electronics, VLSI from reputed university preferably with distinction   ",70524500486.0,07-05-2024,05-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Functional Verification Engineer,Telecom / ISP,"Graphics, Simulation, VLSI, Coding, Test planning, Perl, System verilog, UVM, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Emulation Engineer - Senior,"         In this role you will be working with the IP designers, Verification engineers, Validation engineers, Firmware and SoC engineers to validate the next generation Bluetooth and other PAN IPs on Qualcomm proprietary as well as industry standard emulation platforms       you'll be responsible for taking the IP through the entire FPGA design implementation cycle     you'll code the necessary emulation specific RTL needed to exercise the IP     you'll be directly responsible for adapting the design for FPGA, come up the timing constraints, run synthesis, floorplan the design for the target FPGA, run place & route tools and generate bit files     you'll work closely with validation and Firmware engineers to instrument test structures for observing and logging signals during debug using ILA/Chipscope, Logic Analyzer, Oscilloscope and other lab equipment              Skills/Experience                3-6 years of hands-on experience in implementing designs on FPGA         Strong expertise in RTL coding of complex designs using Verilog/SV         Expertise in all aspects of FPGA design; constraint definition, synthesis, floor planning, P&R, Timing closure, bitfile generation         Strong proficiency with FPGA EDA tools: Synplify, Vivado, ISE, Chipscope         Knowledge of latest FPGA architectures and partitioning designs across multiple FPGAs         Exposure to scripting languages         Familiarity with lab equipment         Familiarity with interface protocols desired         Strong debugging, analytical and written/oral communication skills                   Minimum Qualifications             Bachelors or Masters Degree in Engineering in Electronics, VLSI, Communications or related field             3 years of    industry experience in Digital Design               Preferred Qualifications           Exposure to Bluetooth/BLE Technologies and scripting languages like Perl and/or Python                       Minimum Qualifications:           Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.        OR       Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.        OR       PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.   ",280000000000.0,28-03-2024,26-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Functional Verification Engineer,Telecom / ISP,"VLSI, FPGA, Digital design, Analytical, SOC, Verilog, Perl, Firmware, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
DDR Formal Verification Sr lead Engineer,"           The role of Infra and Periph Formal verification Engineer will involve Verification of the Infra and Peripheral RTL using industry standard Formal Verification tools and technologies based on latest model/equivalence checking algorithms.     The role also requires close collaboration with worldwide design, systems and EDA/CAD teams.      Hence, we are looking for candidates with strong communication skill - both written and verbal.          Minimum Qualifications         Minimum 4-12 years of VLSI industry experience     Strong analytical skills to solve complex problems.     Specialization in formal verification with tools like Jasper Gold or VC-Formal     Knowledge of cutting-edge formal verification methodologies and techniques.     Able to implement abstraction techniques for effective verification.     Hands-on experience with Verilog / System Verilog HDLs, temporal logic assertions, and able to understand complex RTL quickly.     Proficient with scripting languages such as Perl, TCL and(or) Python         Education:    Bachelors - Computer Science, Bachelors - Electronics and Communications Engineering, Bachelors - Information Systems     ?       Skills:    System Verilog Assertions, Formal Verification, System Verilog                         ?         Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.  ",151000000000.0,15-05-2024,13-08-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Functional Verification Engineer,Telecom / ISP,"formal verification, VLSI, Staffing, CAD, Perl, System verilog, Automotive, Electronics engineering, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
GPU Low Power Verification - Sr Lead Engineer,"     Qualcomm Graphics HW team in Bangalore is responsible for developing and delivering GPU solutions which are setting the benchmark in mobile computing industry     In the role of Graphics Verification Engineer, you are expected to understand the Low power design functionality and verification strategies           The responsibilities will majorly include:         Understanding of GPU power domains and HW programming guide sequences     Develop test plan to verify all low power states     Own end to end DV tasks from coding Test bench and test cases, write assertions, debugging UPF and RTL and achieving all coverage goals     Participate in post Si debug and bring-up activities     Exploring innovative dynamic or static methodologies by engaging with EDA vendors     Successful candidate will be required to collaborate with worldwide design, silicon and architecture teams to achieve all project goals. Hence, we are looking for candidates with strong communication skills.               Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.                      ?       Preferred Qualifications         Minimum 5 years of Design verification experience     Senior positions to be offered to candidates with proven expertise in the relevant field         Industry experience with below skillset :         Strong System Verilog/UVM based verification skills Experience with Assertion coverage-based verification methodology     Experience in formal / static verification methodologies will be a plus     Good understanding of low power design techniques     Proficient with low power SoC design constructs such as clock gates, level shifters, isolation cells and state retention cells.     Experience with UPF/CPF based power aware verification.     Experience with Synopsys NLP (native Low Power) tool.     Working knowledge of GLS , PAGLS and scripting languages such as Perl, Python is a plus         Education Requirements         BE/BTech/ME/MTech/MS Electrical Engineering and/or Electronics, VLSI from reputed university preferably with distinction   ",120000000000.0,12-03-2024,10-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Functional Verification Engineer,Telecom / ISP,"Graphics, VLSI, Coding, SOC, Test planning, Perl, System verilog, UVM, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
RFIC AMS DV Engineer,"         As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.            Job Description:     This position involves System Verilog real number modeling and functional verification of blocks involved in WAN, GPS radios for 5G products.        Roles and responsibilities include:         Understanding device functionality, building verification plan, functional Modeling of analog blocks in System Verilog, running and debugging testcases on a large mixed-signal SOC on RTL and Gate Level Netlists.     Setting up and running AMS testbenches for RFIC modules. Working with SPICE/Spectre simulators and digital simulators (co-simulation). Analysis and debug Analog circuits.     UVM/SV based Testbench creation, verification, creating self-checking tests, regression, debug, coverage analysis, bug tracking     Scripting using PERL/Python/Shell to automate day to day verification tasks     Working with Analog and Digital design environments like Cadence ncsim, simvision, virtuoso.     Working in a fast paced environment with Analog, Digital design/DV, DFT engineers to ensure complete SoC verification     Post silicon bringup support           Minimum Qualifications       Bachelors degree in Electrical Engineering or Computer Engineering or related field, Masters preferred     2+ years ASIC design, verification, or related work experience           Preferred Skills        Experience in the following skills:         Electrical circuit analysis     Verilog, SystemVerilog, UVM     Perl or Python     Phaselock loops, ADCs, DACs, and serial programming interfaces     Writing behavioral models of analog blocks including event driven simulator      ",10324500788.0,01-03-2024,30-05-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Functional Verification Engineer,Telecom / ISP,"DFT, Simulation, RF, FPGA, Digital design, Analog, Verilog, Packaging, Perl, System verilog",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Physical Verification Engineer," ?       Implementation with emphasis on Physical Verification & Hard macro/core finishing activities.     Must have led and been primarily responsible for physical verification checks , fixing and sign-off.     Excellent understanding of Physical Verification flow with in-depth experience in analyzing and debugging DRC, ERC, LVS, DFM, Antenna, PERC, and Rule deck issues. (Mostly Working on Calibre tool)     Deep understanding of ESD, latch-up etc.     Own and execute PV activities at the Top/Block level.     Work closely with PD team in addressing their PV issues and suggest solutions to them.     Work with CAD team in refining the existing flows/methodologies and to resolve the issues.     Experience in IO, Bump planning and RDL routing Strategy is a plus.     Develop and implement timing and logic ECOs is a plus     Innovus/FC level DRC fixing is a plus     Python, PERL/TCL knowledge is a plus.     Ability to plan and work independently and coordinate with cross-functional teams     Has ability to close sign off DRC based on PNR markers is plus             Skill Set:         Experience with physical verification checks DRC, LVS, Antenna, ERC, PERC, ESD etc.     Experience in PnR tools like ICC/Innovus with regards to physical convergence must.     Understanding sign-off PDV tools like PDK Concepts, SVRF, Calibre and ICV.     Good overall understanding of the Custom IC design flow.     Good understanding of layouts and overall backend tool flow would be beneficial.     Understanding sign-off PDV tools like PDK Concepts, SVRF, Calibre and ICV.     TCL/PERL Scripting is plus.     Hands on experience :Innovus/Fusion Compiler , Tech lef is preferable.     People management /Floorplanning/Power Planning/PDN experience is BIG Plus               Minimum Qualifications:       Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.",180000000000.0,18-01-2024,17-04-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,Telecom / ISP,"Computer science, Backend, Hardware engineering, Staffing, CAD, Debugging, Physical verification, Floor planning, Electronics engineering, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Product Engineer,"       Chip in to the success of Siemens by growing customer satisfaction and productivity with Siemens Scalable Verification products.      Developing and delivering technical training on new features and product updates. Developing Technical content for Siemen s knowledgebase.      Crafting new functional specification based on the customers technical requirements and work closely with RD in getting it implemented. This will include an understanding and communication of the urgency and impact of these issues to the RD.      Work with Field team in understanding customer needs on FV, involve and work with their projects for using right methodologies and Siemens tools for successful project completion.      Involve and drive the Tool evaluation/benchmark; Technical product presentations; Methodology review; Tool deployment and adoption; drive competitive replacements, Provide support to customers during critical Project implementation phases.      Provide training and technical support to customers using Siemens tools        Job Role Requirements        Required BE/B.Tech/M.Tech/M. s in Electronics and Communication (EC) or Electrical or Telecom Engineering.      3-10 years in Functional Verification domain        We don t need superheroes, just superminds!        Strong hold on VHDL/Verilog and SystemVerilog and UVM knowledge, Simulation/Verification using advised tests, constraint random testing, assertions and coverage driven verification methods      RTL and Gate Level (GLS) verification and debug. Low power verification techniques using UPF and CPF      Solid understanding of AVM, OVM, VMM, UVM and experience of using one of these methodologies in at least one complex project. Protocol Knowledge would be added advantage.      Strong solid understanding in EDA tools like Questa, VCS, NCSim, IUS, Verdi tools        ",40124501267.0,04-01-2024,03-04-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Functional Verification Engineer,IT Services & Consulting,"Automation, VHDL, Simulation, Verilog, VMM, Siemens, System design, Healthcare, UVM, Technical support",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Sr Principal Product Validation Engineer,"     The person should be an Electrical, Electronics or Computer Science Engineer with very good understanding of HDLs (Verilog and/ or VHDL).      Prior experience in simulation/emulation using these languages. He/ she should have a good working knowledge of EDA tools (Cadence/ Others) with focus towards debugging design/ verification problems using these tools.      Experience in process automation with scripting.      Experience with SystemVerilog, C++, UVM.      Experience with Functional Verification of complex digital systems, e.g. SoC Verification, with a Hardware Verification Language (HVL) like SystemVerilog.      Experience designing and implementing complex functional verification environments is required.      Knowledge of protocols like PCIe, USB3/4, DP an added advantage.          ",150000000000.0,15-03-2024,13-06-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Functional Verification Engineer,Software Product,"Computer science, Process automation, C++, VHDL, Simulation, Verilog, Debugging, SOC verification, PCIE, UVM",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Power Optimization and modeling Engineer - AI Processor,"               WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                        SMTS SILICON DESIGN ENGINEER                    Position Title:          SMTS - Power Optimization and modeling Engineer - AI Processor                      Job Description:          Key responsibilities:          Responsible for 3 main areas,  1.  Power optimization,  2.  Power modeling and 3.  Power correlation of cutting-edge IPs/Subsystem/SoCs across AMD family of products.         Run power tools like PowerArtist and Primetime PX (PTPX) on various IPs/SoC.         Review power reports and identify the outliers to debug the root cause of high-power consumption blocks.         Recommend fixes and enhancements in Architecture and RTL design to reduce power.         Provide feedback to IP teams to drive power optimization efforts throughout the project.         Come up with bottoms-up estimate and top-down target for new IP/SubSystem/SoC        Should be a team player,  eagerness to learn new technology in low power space.         Wherever possible come up with a new/innovative flow to simplify existing data (area vs signal-activity vs dynamic power etc. . ) to improve power projections.                   Preferred Experience:          Familiarity with low power/power optimization concepts in front-end and back-end design        Familiarity with Verdi,  PowerArtist tool and PrimetimePX(PTPX) tool.                     ACADEMIC CREDENTIALS:                MS degree in Computer Science,  Software Engineering,  Electrical Engineering,  Integrated Circuit Engineering or an equivalent        More than 10 years of experience in design in digital ASIC chips.  knowledge on CPU,  GPU,  network,  Video/audio,  router,  communication or advanced and complex chips.         ",80524500838.0,08-05-2024,06-08-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"ASIC, Front end, SOC, Reruitment, Artifiial Intelligene, Gag, Power , IPS, Silion, Computer siene",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
CPU/IP Permance Verification Engineer,"               WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                SMTS - CPU Performance Verification Engineer                    THE ROLE:                    The person will be part of AMD's CPU Performance Validation team.  This team is part of AMD's global CPU Performance teams and plays a critical role in next generation AMD CPU design.  Involves having deep understanding of existing AMD X86 CPU architecture and microarchitecture ranging from CPU pipeline stages to various complex features and structures,  debugging performance issues of RTL,  giving feedback to design team for latest gen CPU in pre-silicon and emulation environment.         We highly encourage people with a creative bent of mind and with a natural ability to dive into the details.  This team is a perfect place for people who can understand the present and envision the future.  If you find yourself to be a person who wants to go that extra mile to refine an existing process and also understands the opportunities to make it better,  if you are the one who has innovative ideas in your brain waiting to find a proper stage to come out,  we can offer you the perfect ground for that.                                 THE PERSON:                    Should have excellent inter-personal,  communication skills and ability to work in a fast-paced exciting environment.  Continuous learning has always been the moto in this ever changing industry.  An ideal person for this role should be a self-learner and always ready to upgrade his/her skills to stay abreast with the technology.  The team looks for superstars but also believes in nurturing you into one.  Collaboration is the key to success.  Ideal candidate should learn at a great pace,  deliver what is expected and also share your learning in the team to help the overall growth.  It s always We before Me in the team                    KEY RESPONSIBILITIES:                    Responsible for building infrastructure for performance verification and verify performance of X86 processor.     Writing specific targeted tests to measure the performance of the processor    Involves having a deep understanding of processor micro-architecture and triaging performance issues in RTL and simulator Skillset    Debug triage of failures from simulation and emulation environment for CORE or sub level regressions.     Writing automatized triages in Perl/Ruby and creating tools using perl/ruby or AMD verification methodology (primarily in C++) to enhance the functional debug and triage process.     On a need basis,  work on Post-Si bug recreation                                PREFERRED EXPERIENCE:        Experience: Experience in processor/ASIC performance correlation.     Experience in micro-architecture testing for modern high-performance processors.     Experience in writing tests and building infrastructure that tests performance of modern processors.     Experience in application performance analysis Programming/Scripting Skills C,  C++,  Perl,  Python.     Solid background and understanding of Digital Design,  RTL design ,  improving model performance and Processor Architecture Strong troubleshooting,  analytical and debug skills.     Prior experience in performance correlation of Processor subsystems is a plus.     Excellent knowledge of computer architecture with relevant  research and project work or industry experience    Strong programming skills (C/C++ and assembly)    Basic knowledge of Verilog                                ACADEMIC CREDENTIALS:        Bachelors/Masters in Computer Science/Electrical/Electronics Engineering with relevant course and research work                    LOCATION:        Bangalore          ",20424500061.0,02-04-2024,01-07-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"C++, ASIC, Verilog, Debugging, Reruitment, Perl, Troubleshooting, Gag, Ruby, Python",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Design Engineer / Sr Engineer -Verification,"   Having a strong background in design verification by using SV and UVM, OVM.         Developed complex SOC and IP Verification flow         Proficient in defining verification architecture, Test plan development, writing multiple test benches and Functional & Coverage Analysis.         Expertise on industry standard tools (Synopsys, Cadence, Mentor)         Good knowledge of perl/shell scripting.         Prior experience of standard protocols is plus (PCIE, MIPI, Ethernet, DDR, USB, AMBA)         Required Qualification:         Bachelor s degree in Electronics & Communication/Electrical & Electronics. Master s degree in VLSI is preferred.         Experience 2- 5 years of relevant experience         Proven ability to identify, assess and solve problems         Analytical with good interpersonal skills         Good Communication         Excellent team player         High Integrity   ",31023500557,03-10-2023,01-01-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,Electronics Manufacturing,"SAN, VLSI, USB, Analytical, SOC, Ethernet, Shell scripting, Perl, PCIE, UVM",-,9am-6pm,"Full Time, Permanent",SignOff semiconductors,Organization,SignOff semiconductors,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
"Sr. Principal Verification Engineer, Digital IP","     Responsible for the pre-silicon verification of IP modules or, IP subsystems     Responsible for defining and writing IP verification plans based on requirements documents (industry standards, product requirements, IP architecture and IP implementation specifications)     Interface to HW, FW, and SW design teams, as well as to architecture and system engineering teams, to understand functionality and application of the IP or subsystem.     Responsible for executing verification plan according to the product specification and verification requirements defined by product architects.     Responsible for architecting, developing, debugging and running UVM based verification environment for RTL simulation.     Define and develop test cases in an appropriate verification framework. Create stimulus and assertions, run simulation, debug test cases on the design models (RTL, power aware RTL, gate level, FPGA, Emulation platform), run regression, collect and analyze code/functional coverage.         Job Qualification:         Degree in Electrical Engineering or Computer Science, with 10+ years of experience on IP/Sub-System Verification     Proven experience in testbench design and development using UVM methodology for IP/Subsystem and SOC.     Experience in Microcontroller and Microprocessor architecture, Interconnect, Cache Coherency.     Experience in protocols like AHB/AMBA, Memory (ROM, RAM, Flash, LPDDR/DDR3/4) and memory controllers.     Advanced knowledge of Verilog, System Verilog, C/C++, Shell.     Good knowledge in scripting like Perl, TCL or Python is a plus     High proficiency in Metric Driven Verification concepts, functional and code coverage.     High proficiency in directed and constrained random methodologies.     Good knowledge of formal verification methodologies and assertions.     Experience with debugging of designs pre- and post-silicon, in simulation and on the bench.     Excellent written and verbal communication skill.     ",2.10E+11,21-02-2024,21-05-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"C++, Networking, FPGA, SOC, Perl, System verilog, Test cases, Automotive, Python",-,9am-6pm,"Full Time, Permanent",NXP Semiconductors,Organization,NXP Semiconductors,https://img.naukimg.com/logo_images/groups/v1/2422044.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Sr. CPU Verification Engineer,"       This position involves extensive hands-on experience with CPU verification using industry standard functional verification methodologies, formal verification and constrained random generators and reference model-based checkers      The candidate must be able to take critical decisions and completely own verification closure for a block or feature      This position involves cross functional interaction with CPU designers and architects and working across sites to ensure high quality CPU designs for customers            Minimum Qualifications        Bachelors/Masters in Electronics/Electrical/Computer Engineering with 7+ years of industry experience with a focus on functional verification in CPU verification      Familiar with CPU architectures and superscalar designs and industry leading RISC processors      Exposure to various ASIC design verification tools with good digital design concepts      Knowledge and experince with Interconnect protocols like AXI/ACE/OCP/CHI      Scripting experience in Python/Perl/TCL/Shell      Experience in creating functional test plans and implementing them as part of pre-silicon verification      Strong knowledge of Verilog / SystemVerilog / C / C++ / Assembly      Strong analytical and problem-solving skills      Self-motivated with excellent communication and presentation skills, and ability to collaborate well locally and with global team                Preferred Qualifications        Experience working with Multicore Processors or other complex pipelined digital products.      Experience in writing System Verilog assertions      Experience with UVM      Experience with CPU architectures and industry leading RISC processors      Understanding of Assembly level programming                Preferred Qualifications        Experience with RISC-V, ARM, and/or MIPS CPU      Experience with multi core and coherency in modern      Familiarity with functional safety flows and requirements            ",1.01E+11,10-06-2024,08-09-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"C++, formal verification, Networking, Digital design, Analytical, Perl, MIPS, UVM, Consumer electronics, Python",-,9am-6pm,"Full Time, Permanent",Mips,Organization,Mips,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Sr. CPU Architecture Verification Engineer,"       This position involves extensive hands-on experience with CPU verification using industry standard functional verification methodologies, formal verification and constrained random generators and reference model-based checkers     The candidate must be able to take critical decisions and completely own verification closure for a block or feature     This position involves cross functional interaction with CPU designers and architects and working across sites to ensure high quality CPU designs for customers           Minimum Qualifications        Bachelors/Masters in Electronics/Electrical/Computer Engineering with 7+ years of industry experience with a focus on functional verification in CPU verification     Familiar with CPU architectures and superscalar designs and industry leading RISC processors     Exposure to various ASIC design verification tools with good digital design concepts     Knowledge and experince with Interconnect protocols like AXI/ACE/OCP/CHI     Scripting experience in Python/Perl/TCL/Shell     Experience in creating functional test plans and implementing them as part of pre-silicon verification     Strong knowledge of Verilog / SystemVerilog / C / C++ / Assembly     Strong analytical and problem-solving skills     Self-motivated with excellent communication and presentation skills, and ability to collaborate well locally and with global team               Preferred Qualifications        Experience with RISC-V, ARM, and/or MIPS CPU     Experience with multi core and coherency in modern     Familiarity with functional safety flows and requirements               Roles and Responsibilities        Take full ownership and drive verification efforts to closure for a block     Work closely with designers and architects to understand specifications at unit/top level     Understand use-cases and develop functional testplans     Develop directed tests written in C, Assembly and SystemVerilog     Develop random test generators to stress microarchitectural implementations     Analyze coverage and fix holes in the testplan     Enhance verification environment and testbench using latest methodologies, tools and automation     Support for prototyping in FPGA and/or Emulation           ",1.01E+11,10-06-2024,08-09-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"C++, Automation, Networking, FPGA, Digital design, Analytical, Verilog, Perl, MIPS, Python",-,9am-6pm,"Full Time, Permanent",Mips,Organization,Mips,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
CPU Verification Engineer,"       This position involves extensive hands-on experience with CPU verification using industry standard functional verification methodologies and reference model-based checkers     The candidate must be able to quickly understand design requirements and develop tests to verify complex multi-processor CPU IP           Minimum Qualifications        Bachelor s/Master s in Electronics/Electrical/Computer Engineering with 3+ years of industry experience with a focus on functional verification in CPU/GPU/DSP area     Exposure to various ASIC design and verification tools with good digital design concepts     Experience with Interconnect protocols like AXI/ACE/ CHI/OCP     Scripting experience in Python/Perl/TCL/Shell     Ability to create functional test plans and implement them as part of pre-silicon verification     Strong knowledge of Verilog/SystemVerilog and C/C++     Strong analytical and problem-solving skills               Preferred Qualifications        Experience working with Multicore Processors or other complex pipelined digital products.     Experience in writing System Verilog assertions     Experience with UVM     Experience with CPU architectures and industry leading RISC processors     Understanding of Assembly level programming               Roles and Responsibilities        Work closely with designers to understand specifications at unit/top level     Understand use-cases and develop functional test plans     Develop directed tests in C, Assembly and SystemVerilog     Develop random test generators to stress micro-architectural implementations     Work across multiple teams and global sites to find, debug and root-cause bugs     Analyze coverage and fix holes in the test plan     Enhance verification environment and testbench using latest methodologies, tools and automation           ",1.01E+11,10-06-2024,08-09-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"C++, Automation, Networking, Digital design, Test planning, Perl, System verilog, MIPS, UVM, Python",-,9am-6pm,"Full Time, Permanent",Mips,Organization,Mips,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Senior Silicon Engineer,"     You will join our front-end silicon team and be responsible for delivering cutting-edge, high performance, low power, scalable and programmable DPU silicon.                                BS and/or MS in Electrical Engineering or equivalent degree            8      + years of experience in ASIC/SoC verification with SV/UVM environments            In-depth knowledge of verification flows          Clear understanding of constrained random verification process, functional coverage, assertion methodology & philosophy          Team player with excellent communication skills and the desire to take on diverse challenges          Experience in verifying Ethernet, TCP/IP, MAC/PCS, Networking blocks        ",1.71E+11,17-05-2024,15-08-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Functional Verification Engineer,IT Services & Consulting,"ASIC, Front end, Networking, Ethernet, SOC verification, Data processing, TCP/IP, Silicon, microsoft, UVM",-,9am-6pm,"Full Time, Permanent",Microsoft,Organization,Microsoft,https://img.naukimg.com/logo_images/groups/v1/614576.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Senior Engineer II - HBM Verification,"                 You will be responsible for verification of IP, Block, or Subsystem at Soc Level.      Generate appropriate documentation for verification.      Responsible for analyzing/debugging given blocks/tasks in verification.      Should be able to develop own verification environment, verification components developed.      You will report to the Verification Lead Engineer.              What Youll Need:          6+ years of experience with a Bachelors/ Masters degree in the field of Electrical, Electronics, or computer engineering      Should have a good understanding of verification flow, challenges, and functional verification requirements.      Have worked on IP level or Block level or SoC level functional verification.      Experience with digital verification aspects such as constrained random verification, functional coverage, code coverage, assertions, methodology & philosophy.      Expert in System Verilog, Verilog, and OVM/UVM verification methodology.      Have working experience on AMBA interface protocols (AXI, AHB, APB) and CHI protocol.      Knowledge of Verilog/System Verilog, digital simulation, and debugging is a must.      Hands-on experience working with the following protocols is desired - HBM 2/2E/HBM3/DDR.      Experience with Perl, Python or similar scripting languages will be helpful.      Ability to adapt & learn, quickly and willingness to proactively take on responsibilities beyond the job description to accomplish team goals.                As part of our commitment to the well-being and satisfaction of our employees, we have designed a comprehensive benefits package that includes:            Great compensation package      Restricted Stock Units (RSUs)      Hybrid Working Model      Provisions to pursue advanced education from Premium Institute, eLearning content providers      Medical Insurance and a cohort of Wellness Benefits      Educational Assistance      Advance Loan Assistance      Office lunch & Snacks Facility      ",60324501355,06-03-2024,04-06-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"Wireless, Simulation, Networking, SOC, Artificial Intelligence, Debugging, Perl, System verilog, UVM, Python",-,9am-6pm,"Full Time, Permanent",Alphawave SEMI,Organization,Alphawave SEMI,https://img.naukimg.com/logo_images/groups/v1/4616401.gif,"Pune, Bengaluru","Pune, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
SoC Pre-Sil Verification Engineer,"   A ""SoC Pre-Sil Verification Engineer"" with 2-3 years of experience typically plays a key role in semiconductor companies, focusing on the pre-silicon verification of System-on-Chip (SoC) designs. The job description for this role includes the following responsibilities and qualifications:        Responsibilities:            Testbench Development:    Develop and maintain verification environments and testbenches using SystemVerilog and methodologies like Universal Verification Methodology (UVM) for pre-silicon verification of SoC designs.        Test Case Development:    Write and execute test cases to verify functionality, performance, and compliance with design specifications for individual IP blocks and SoC subsystems.        Functional Verification:    Verify the functional correctness of SoC designs by running simulation tests, debugging issues, and analyzing results.        Coverage Analysis:    Define and track coverage metrics such as functional coverage, code coverage, and assertion coverage to ensure comprehensive verification of SoC designs.        Collaboration:    Work closely with design teams, architecture teams, and other verification engineers to understand design requirements, resolve issues, and ensure successful verification of SoC designs.        Documentation:    Maintain documentation related to test plans, test cases, verification results, and coverage reports to track progress and ensure compliance with project timelines.          Qualifications:            Education:    Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or a related field.        Experience:    2-3 years of experience in pre-silicon verification of SoC designs, including experience with verification methodologies like UVM and tools such as Synopsys VCS, Cadence Incisive, or Mentor Questa.        Programming Skills:    Proficiency in SystemVerilog for testbench development, scripting languages like Perl or Python for automation, and familiarity with C/C++ for firmware verification.        Verification Tools:    Experience with industry-standard verification tools and environments used in SoC verification projects.        Problem-Solving:    Strong analytical and problem-solving skills to debug issues, analyze verification failures, and propose solutions to improve verification quality.        Communication Skills:    Good communication and teamwork skills to collaborate effectively with cross-functional teams, present technical information, and contribute to verification discussions.        Adaptability:    Ability to quickly learn new technologies, methodologies, and tools related to SoC verification and stay updated with industry trends.      ",2.20E+11,22-03-2024,20-06-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,BPO / Call Centre,"C++, Automation, Simulation, SOC, Debugging, Perl, Firmware, Test cases, UVM, Python",-,9am-6pm,"Full Time, Permanent",Zealogics.com,Organization,Zealogics.com,https://img.naukimg.com/logo_images/groups/v1/3167726.gif,Kochi,Kochi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
ASIC Verification - Sr. Engineer / Engineer," Verification Planning:        Collaborate with design and architecture teams to create verification plans that outline the scope, goals, and strategies for ASIC verification.        Testbench Development:        Develop and maintain verification environments, including testbenches, models, and test sequences, using verification languages such as SystemVerilog and UVM.        Test Case Design:        Create and execute test cases to verify the functionality, performance, and compliance of ASIC designs with project specifications.        Functional and Code Coverage:        Ensure comprehensive functional coverage and code coverage metrics are met, identifying verification gaps and proposing solutions.        Simulation and Emulation:        Utilize simulation and emulation tools to run test scenarios, debug issues, and track the behavior of the ASIC design under different conditions.        Debugging and Issue Resolution:        Investigate and resolve issues identified during verification, working closely with design and software engineers to analyze and rectify problems.        Performance Testing:        Verify the performance of ASICs under various scenarios, such as speed, power, and reliability, and optimize performance parameters.        Documentation:        Maintain clear and organized documentation of verification plans, testbenches, test results, and issues identified.        Verification Tools and Methodologies:        Stay current with verification tools, methodologies, and industry best practices to enhance the verification process.        Collaboration:        Work collaboratively with cross-functional teams, including design, architecture, and software development, to ensure the success of ASIC projects.    ",40624500536,04-06-2024,02-09-2024,EducationalOccupationalCredential,1,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"soc verification, c++, test cases, digital design, vhdl, emulators, verilog hdl, rtl design, axi, fpga, rtl coding, debugging, perl, i2c, system verilog, asic, asic verification, python, rtl, uvm, spi, asic design, verilog, fpga design, embedded c, vlsi",-,9am-6pm,"Full Time, Permanent",Vicanpro Technologies,Organization,Vicanpro Technologies,-,Thoothukudi,Thoothukudi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Senior Engineer - II Validation,"   The successful candidate will work with SOC/FPGA products of Microchip Technology and contribute towards Validation of Programming, Security, and Debug features of the FPGA.     This role of Validation Engineer will involve deep analytical reasoning to understand, analyze and identify root causes of the system level failures that occur during Validation.     Typical day would be spent on development and debug before concluding whether the observation is True Positive, False Positive, True Negative or False Negative.             Individual responsibilities and nature of work include:              Reading, interpreting multiple Design Specs, communicating with Designers to get clarity on expectations (Acceptance Criteria) of a use model.     Being a very versed documentation expert who can convert the Specification to Use Models and categorize the atomic configurations to come up with use cases in those use models.     Write system and product level validation/Emulation plans for new and existing silicon products and projects; execute per plan, record, and communicate results.     Design Creation on Libero SoC.     Simulating block level and Systems level using ModelSim Expertise to have used ARM/RISC-V IP stitching to RTL and execute Applications on them.     Learn new system designs and validation methodologies.     Understand FPGA architectures. Write high quality code in Verilog/SystemVerilog and ability to develop Embedded C applications to help validate System level use models.     Ability to review board level schematics and understanding of basic circuits. Lab level debug using oscilloscopes, System level Validation and working knowledge on board debug based on Schematics.     Ability and interest to pick up new tools for Engineering activities and be an effective contributor in a cross-functional team-oriented environment                   Requirements/Qualifications:                       Masters/bachelors degree with 7 to 9 years of experience Excellent verbal and written communications skills in English and good team player Prior experience in Post Silicon Validation activities at Systems level for any FPGA vendor Strong hands-on with RTL development (Verilog/VHDL) and debug for any industry standard FPGA .             knowledge of embedded processors such as RISC-V or ARM Cortex-M3 and familiarity with AMBA protocols.     Experience using Debug hardware like Jlink/Jtrace for FW development and debug.     Strong Lab debug experience and enthusiasm & patience to solve systems level hardware issues using Lab equipment, Embedded debuggers, and RTL debuggers.     Good documentation habits with working knowledge on MS Word and Excel Programming Languages: HDLs - Verilog / VHDL, SystemVerilog Application development:     Embedded C for ARM/RISCV processors Tools Experience using Microsemi Libero / Xilinx ISE / Altera Quartus     Experience using RTL debuggers like Synopsys Identify, Xilinx Chipscope, Altera Signaltap     Experience using IDEs for Embedded C development like IAR.             Desired Skills:              Prior experience with Microsemi/Microchip FPGAs for SW tool flow and/or Systems level usage     Good understanding of Embedded Firmware development     Experience on Hardware Security Validation of crypto IP or processors Prior experience in working with JTAG state machines.     Prior experience in IO behavior validation Knowledge/Experience in Perl or any other scripting languages for Automation             Travel Time:    0% - 25% ",3.01E+11,30-05-2024,28-08-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"Embedded C, Automation, VHDL, FPGA, Analytical, SOC, Verilog, Perl, Application development, Xilinx",-,9am-6pm,"Full Time, Permanent",Microchip Technology,Organization,Microchip Technology,https://img.naukimg.com/logo_images/groups/v1/4656943.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Verification Engineer,"   You should have prior knowledge and experience with UVM verification and UVM environment development      Additional responsibilities include:      Help develop test plan definition and development      Micro-architecture design verification, RTL verification, and documentation      Top-level and block-level performance verification, power, and use-case verification; and      Support test program development, chip validation, and chip life until production maturity.      Team Management and Building      Collaboration with firmware, software, DV, FPGA, DFT, SoC integration, and backend teams throughout various stages of ASIC development.      Qualifications :      Experience in UVM verification and UVM environment development (must have)      Proficient in test plan definition and testcase development in C/Assembly/System Verilog Expertise        ",1.70E+11,17-04-2024,16-07-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"ASIC, Semiconductor, Backend, DFT, Team management, FPGA, SOC, System verilog, Firmware, UVM",-,9am-6pm,"Full Time, Permanent",Modernize Chip Solutions,Organization,Modernize Chip Solutions,-,"Hyderabad, Bengaluru","Hyderabad, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
"SOC Engineering, Sr Engineer","     The role is for SoC Verification in the System Solutions Group (SSG)      The role primarily requires development and implementation of System Design Solutions using Synopsys EDA tools and IP to solve customer problems as part of a service project team      The Systems Solutions Group (SSG) delivers tool, methodology, architecture, design creation, design verification and physical implementation expertise to enable leading edge customers to complete their most challenging SoC design projects      Our work spans from sub-blocks to full turnkey end-to-end SoCs      Our customers range from start-ups to industry leaders, commercial companies, and government agencies      Our customers develop SOCs for high-performance computing, automotive, aerospace & defense, and more            Responsibilities            Understand the design specification, define the verification scope, develop test plans, tests, and the verification infrastructure and verify the correctness of the design.      Responsible to implement and analyze system Verilog assertion and coverage (code, toggle, functional).      Work alongside other members of the verification team to analyze, develop and execute verification test cases and able to provide relevant solution to issue.      Collaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks.      Adhere to quality standards and good test and verification practices.      Ramp-up on new Verification tools and methodologies using Synopsys Products to enable customers.      Develop innovative solutions to problems with little guidance and implements them independently.      Set task-level goals and consistently meets schedules.            Required          B.E/B. Tech/M.E/M. Tech in electronics with 2-4 years experience in verification domain.      Prior work experience on IP level or Soc level(Preferred) verification is must.      Good understanding of processor based Soc level verification which includes native ,Verilog ,system Verilog and UVM mix environment is desirable.      Hand on experience with verification tools such as VCS, waveform analyzer and third party VIP integration (such as Synopsys VIPs) is desirable.      Hands on experience in UVM. C/C++ ,System Verilog verification language.      Good understanding of AXI-AMBA protocol variants is desirable.      Can work with scripting language (shell, Makefile, Perl )      Strong understanding of design concepts and ASIC flow.      Good problem solving, analytical and debugging skill is must.      Prior work on ARM core verification is desirable.      Prior work on USB, PCIe, MIPI Protocols is desirable.      ",1.61E+11,16-05-2024,14-08-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Functional Verification Engineer,IT Services & Consulting,"C++, ASIC, Aerospace, USB, Chip design, Analytical, System design, Perl, System verilog, Automotive",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Principal Verification Engineer," We are seeking an experienced        ASIC Verification Engineer        to join our dynamic team.      As a verification engineer, you will play a crucial role in ensuring the quality and reliability of our cutting-edge semiconductor designs.      If you thrive in a collaborative environment and have a passion for solving complex challenges, this role is for you.        Responsibilities:              Verification Planning and Execution        :          Develop and execute comprehensive verification plans.          Close verification with coverage closure, ensuring high-quality results.          Apply standard ASIC verification techniques, including test planning, testbench creation, code and functional coverage, directed and random stimulus generation, and assertions.            Testbench Development        :          Create and enhance testbenches using SystemVerilog (OVM/UVM) or other standard testbench languages.          Implement reusable Verification IP (VIP) components.          Collaborate with third-party VIP providers.          Developing vertically and horizontally re-usable test-benches            Methodology and Flows        :          Demonstrate a solid understanding of ASIC design and verification methodologies.          Apply object-oriented programming principles effectively.          Implement constraint random verification methodology.            Technical Skills        :          Proficiency in SystemVerilog (OVM/UVM) and other relevant languages (C/C++, Perl, Tcl, Python, Verilog PLI, SV/DPI)          Familiarity with industry standards (e.g., I2C/SPI/AHB).          Gate level simulation          Experience with low-power verification using UPF (Unified Power Format) is a plus.          Knowledge of formal verification techniques is advantageous.            Collaboration and Communication        :          Work effectively with internal teams and external customers.          Strong written and verbal communication skills.          Initiative, analytical problem-solving abilities, and adaptability within a diverse team environment.      ",2.60E+11,26-02-2024,26-05-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"C++, Semiconductor, Simulation, Verilog, Perl, SPI, UVM, Automotive, Python, Recruitment",-,9am-6pm,"Full Time, Permanent",ON Semiconductor,Organization,ON Semiconductor,https://img.naukimg.com/logo_images/groups/v1/4615709.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
ASIC Verification Engineer,"         Experience: 3-5 years                   Education: Bachelor s degree (B.E./B.Tech) or Master s degree (M.E./M.Tech)                         Roles & Responsibilities:                     Acquire knowledge microarchitecture an ASIC unit by studying the specification and interacting with the logical design team.                 Write and perform the test plan in close cooperation with the logical design team.                 Develop coverage models and verification environments using UVM-SystemVerilog / C++. Write, maintain and publish the verification specification.                 Monitor, analyze and debug simulation errors.                 Monitor and analyze simulation coverage results to improve tests accordingly thereby achieving coverage targets on time.                 Produce a maintainable and reusable code across projects                       Required Skills and Experience                       Curious, demanding and rigorous.                 Mastering object oriented programming.                 Knowledge of UVM verification methodology (or equivalent) and SystemVerilog / SystemC hardware verification languages                  Knowledge of Constraint-Random / Coverage-Driven verification environments development in SystemVerilog / C ++ (drivers / monitors, constraint random tests, checkers and self-checking models and coverage models written in SystemVerilog-Covergrourp / SVA)                 Knowledge of simulation tools and coverage database visualization tools                 Effective in problems solving by rapidly identifying their root cause and developing patches or workarounds under tight timing constraints.           ",3.00E+11,30-04-2024,29-07-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Functional Verification Engineer,IT Services & Consulting,"C++, ASIC, ASIC Verification, Simulation, Test planning, System verilog, UVM, Object oriented programming, digital transformation, Monitoring",-,9am-6pm,"Full Time, Permanent",Maven Wave Partners,Organization,Maven Wave Partners,https://img.naukimg.com/logo_images/groups/v1/4314276.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Senior Verification Engineer,"We are seeking an experienced **ASIC Verification Engineer** to join our dynamic team. As a verification engineer, you will play a crucial role in ensuring the quality and reliability of our cutting-edge semiconductor designs. If you thrive in a collaborative environment and have a passion for solving complex challenges, this role is for you.       **Responsibilities:**       1. **Verification Planning and Execution** :     2. Develop and execute comprehensive verification plans.     3. Close verification with coverage closure, ensuring high-quality results.     4. Apply standard ASIC verification techniques, including test planning, testbench creation, code and functional coverage, directed and random stimulus generation, and assertions.     5. **Testbench Development** :     6. Create and enhance testbenches using SystemVerilog (OVM/UVM) or other standard testbench languages.     7. Implement reusable Verification IP (VIP) components.     8. Collaborate with third-party VIP providers.     9. **Methodology and Flows** :     10. Demonstrate a solid understanding of ASIC design and verification methodologies.     11. Apply object-oriented programming principles effectively.     12. Implement constraint random verification methodology.     13. **Technical Skills** :     14. Proficiency in SystemVerilog (OVM/UVM) and other relevant languages (C/C++, Perl, Tcl, Python, Verilog PLI).     15. Familiarity with industry standards (e.g., I2C/SPI).     16. Experience with low-power verification using UPF (Unified Power Format) is a plus.     17. Knowledge of formal verification techniques is advantageous.     18. **Collaboration and Communication** :     19. Work effectively with internal teams and external customers.     20. Strong written and verbal communication skills.     21. Initiative, analytical problem-solving abilities, and adaptability within a diverse team environment",1.90E+11,19-02-2024,19-05-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"C++, Semiconductor, Analytical, Verilog, Perl, SPI, UVM, Automotive, Python, Recruitment",-,9am-6pm,"Full Time, Permanent",ON Semiconductor,Organization,ON Semiconductor,https://img.naukimg.com/logo_images/groups/v1/4615709.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
Senior Verification Engineer," Testbench development using System Verilog and UVM     UVM components development.     Create Verification plans required for the project.     SV coverage constructs, SV Assertions     Knowledge of C/C++ is very much added advantage     Leveraging existing test benches, methodologies and industry best known practices     Handle block/Module/IP level verification independently.     Create various verification components in SystemVerilog and using related methodology guidelines     Debug issues and present / discuss problems with designers independently     Proactive attitude required in understanding and debugging.     Run regression, analysis reports, achieve code coverage and functional coverage goals     Run netlist verification without and with SDF     Python or perl or any other scripting knowledge is advantage. ",80124500471,08-01-2024,07-04-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,"C++, Debugging, Perl, System verilog, Regression analysis, UVM, Python, Scripting, Testing",-,9am-6pm,"Full Time, Permanent",ON Semiconductor,Organization,ON Semiconductor,https://img.naukimg.com/logo_images/groups/v1/4615709.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
GLS verification,   Experience Functional Verification experience 2.5+ Years        Good hands on Gate Level Simulation.      Functional Verification experience 2.5+ Years      Good hands on Gate Level Simulation.    ,2.71E+11,27-05-2024,25-08-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Functional Verification Engineer,Electronic Components / Semiconductors,Simulation,-,9am-6pm,"Full Time, Permanent",Bloomconn,Organization,Bloomconn,-,Ahmedabad,Ahmedabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
IT Consultant - HDPL Support (Focus ERP Expert),"-Support for deployed on-premises and cloud services -Support and coordinate with vendors during Preventive maintenance -Responsible for IT security -Support for Focus ERP -Installation Microsoft Windows 10 Client OS Admin,Office 365 suite deployment Requ",2.41E+11,15-06-2024,13-09-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Functional Verification Engineer,FMCG,"ITIL Certified, Focus ERP, LAN Troubleshooting, Network Engineering, Hardware Networking, Software Implementation, IT Support, ERP Support, Cloud Server, Preventive Maintenance, Remote Support, Integration Testing, Network Administration, Server Management, IT Management",-,9am-6pm,"Full Time, Permanent",Aaman Business Consultancy,Organization,Aaman Business Consultancy,-,Mumbai (All Areas),Mumbai (All Areas),-,-,-,8-10 Lacs P.A ,,,,,,,,,,,,,,,,,,,,,,,Functional Verification Engineer
