Source Block: hdl/projects/fmcomms1/zc702/system_top.v@153:163@HdlIdDef

  // internal signals

  wire    [31:0]  gpio_i;
  wire    [31:0]  gpio_o;
  wire    [31:0]  gpio_t;
  wire            ref_clk;
  wire            oddr_ref_clk;

  // instantiations


Diff Content:
+ 158   wire            dac_clk;
+ 158   wire            dac_valid_0;
+ 158   wire            dac_enable_0;
+ 158   wire            dac_valid_1;
+ 158   wire            dac_enable_1;
+ 158   wire    [63:0]  dac_dma_rdata;
+ 158   wire            adc_clk;
+ 158   wire            adc_valid_0;
+ 158   wire            adc_enable_0;
+ 158   wire    [15:0]  adc_data_0;
+ 158   wire            adc_valid_1;
+ 158   wire            adc_enable_1;
+ 158   wire    [15:0]  adc_data_1;

Clone Blocks:
Clone Blocks 1:
hdl/projects/adv7511/mitx045/system_top.v@126:136
  inout           iic_sda;

  // internal signals

  wire    [31:0]  gpio_i;
  wire    [31:0]  gpio_o;
  wire    [31:0]  gpio_t;
  wire    [19:0]  gpio_wire;

  // instantiations


Clone Blocks 2:
hdl/projects/adv7511/mitx045/system_top.v@125:135
  inout           iic_scl;
  inout           iic_sda;

  // internal signals

  wire    [31:0]  gpio_i;
  wire    [31:0]  gpio_o;
  wire    [31:0]  gpio_t;
  wire    [19:0]  gpio_wire;

  // instantiations

Clone Blocks 3:
hdl/projects/fmcomms1/zc702/system_top.v@152:162
  inout           iic_sda;

  // internal signals

  wire    [31:0]  gpio_i;
  wire    [31:0]  gpio_o;
  wire    [31:0]  gpio_t;
  wire            ref_clk;
  wire            oddr_ref_clk;

  // instantiations

Clone Blocks 4:
hdl/projects/fmcomms1/zed/system_top.v@171:181

  input           otg_vbusoc;

  // internal signals

  wire    [31:0]  gpio_i;
  wire    [31:0]  gpio_o;
  wire    [31:0]  gpio_t;
  wire            ref_clk;
  wire            oddr_ref_clk;


Clone Blocks 5:
hdl/projects/fmcomms1/zc702/system_top.v@154:164
  // internal signals

  wire    [31:0]  gpio_i;
  wire    [31:0]  gpio_o;
  wire    [31:0]  gpio_t;
  wire            ref_clk;
  wire            oddr_ref_clk;

  // instantiations

  ODDR #(

Clone Blocks 6:
hdl/projects/pmods/xfest14_zed/system_top.v@205:215

  input           otg_vbusoc;

  // internal signals

  wire    [48:0]  gpio_i;
  wire    [48:0]  gpio_o;
  wire    [48:0]  gpio_t;
  wire            ref_clk;
  wire            oddr_ref_clk;


Clone Blocks 7:
hdl/projects/fmcomms1/zed/system_top.v@173:183

  // internal signals

  wire    [31:0]  gpio_i;
  wire    [31:0]  gpio_o;
  wire    [31:0]  gpio_t;
  wire            ref_clk;
  wire            oddr_ref_clk;

  wire    [ 1:0]  iic_mux_scl_i_s;
  wire    [ 1:0]  iic_mux_scl_o_s;

Clone Blocks 8:
hdl/projects/fmcomms1/zc702/system_top.v@155:165

  wire    [31:0]  gpio_i;
  wire    [31:0]  gpio_o;
  wire    [31:0]  gpio_t;
  wire            ref_clk;
  wire            oddr_ref_clk;

  // instantiations

  ODDR #(
    .DDR_CLK_EDGE ("SAME_EDGE"),

Clone Blocks 9:
hdl/projects/fmcomms1/zc702/system_top.v@151:161
  inout           iic_scl;
  inout           iic_sda;

  // internal signals

  wire    [31:0]  gpio_i;
  wire    [31:0]  gpio_o;
  wire    [31:0]  gpio_t;
  wire            ref_clk;
  wire            oddr_ref_clk;


Clone Blocks 10:
hdl/projects/fmcomms1/zed/system_top.v@172:182
  input           otg_vbusoc;

  // internal signals

  wire    [31:0]  gpio_i;
  wire    [31:0]  gpio_o;
  wire    [31:0]  gpio_t;
  wire            ref_clk;
  wire            oddr_ref_clk;

  wire    [ 1:0]  iic_mux_scl_i_s;

