Condition codes:
Registers:
	sp = 0xFFF0
	pc = 0x714
Stack:
	      sp-> +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


sub sp, sp, #48
Condition codes:
Registers:
	sp = 0xFFC0
	pc = 0x718
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str wzr, [sp, #44]
Condition codes:
Registers:
	sp = 0xFFC0
	pc = 0x71C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


b 740
Condition codes:
Registers:
	sp = 0xFFC0
	pc = 0x740
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes:
Registers:
	w/x0 = 0x0
	sp = 0xFFC0
	pc = 0x744
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


cmp w0, #9
Condition codes: N
Registers:
	w/x0 = 0x0
	sp = 0xFFC0
	pc = 0x748
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


b.le 720
Condition codes: N
Registers:
	w/x0 = 0x0
	sp = 0xFFC0
	pc = 0x720
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldrs x0, [sp, #44]
!!Instruction not implemented!!
Condition codes: N
Registers:
	w/x0 = 0x0
	sp = 0xFFC0
	pc = 0x724
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


lsl x0, x0, #2
Condition codes: N
Registers:
	w/x0 = 0x0
	sp = 0xFFC0
	pc = 0x728
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov x1, sp
Condition codes: N
Registers:
	w/x0 = 0x0
	w/x1 = 0xffc0
	sp = 0xFFC0
	pc = 0x72C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w2, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x0
	w/x1 = 0xffc0
	w/x2 = 0x0
	sp = 0xFFC0
	pc = 0x730
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w2, [x1]
Condition codes: N
Registers:
	w/x0 = 0x0
	w/x1 = 0xffc0
	w/x2 = 0x0
	sp = 0xFFC0
	pc = 0x734
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x0
	w/x1 = 0xffc0
	w/x2 = 0x0
	sp = 0xFFC0
	pc = 0x738
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add w0, w0, #1
Condition codes: N
Registers:
	w/x0 = 0x1
	w/x1 = 0xffc0
	w/x2 = 0x0
	sp = 0xFFC0
	pc = 0x73C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x1
	w/x1 = 0xffc0
	w/x2 = 0x0
	sp = 0xFFC0
	pc = 0x740
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 01 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x1
	w/x1 = 0xffc0
	w/x2 = 0x0
	sp = 0xFFC0
	pc = 0x744
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 01 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


cmp w0, #9
Condition codes: N
Registers:
	w/x0 = 0x1
	w/x1 = 0xffc0
	w/x2 = 0x0
	sp = 0xFFC0
	pc = 0x748
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 01 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


b.le 720
Condition codes: N
Registers:
	w/x0 = 0x1
	w/x1 = 0xffc0
	w/x2 = 0x0
	sp = 0xFFC0
	pc = 0x720
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 01 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldrs x0, [sp, #44]
!!Instruction not implemented!!
Condition codes: N
Registers:
	w/x0 = 0x1
	w/x1 = 0xffc0
	w/x2 = 0x0
	sp = 0xFFC0
	pc = 0x724
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 01 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


lsl x0, x0, #2
Condition codes: N
Registers:
	w/x0 = 0x4
	w/x1 = 0xffc0
	w/x2 = 0x0
	sp = 0xFFC0
	pc = 0x728
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 01 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov x1, sp
Condition codes: N
Registers:
	w/x0 = 0x4
	w/x1 = 0xffc0
	w/x2 = 0x0
	sp = 0xFFC0
	pc = 0x72C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 01 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w2, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x4
	w/x1 = 0xffc0
	w/x2 = 0x1
	sp = 0xFFC0
	pc = 0x730
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 01 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w2, [x1]
Condition codes: N
Registers:
	w/x0 = 0x4
	w/x1 = 0xffc0
	w/x2 = 0x1
	sp = 0xFFC0
	pc = 0x734
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 01 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 01 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x1
	w/x1 = 0xffc0
	w/x2 = 0x1
	sp = 0xFFC0
	pc = 0x738
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 01 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 01 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add w0, w0, #1
Condition codes: N
Registers:
	w/x0 = 0x2
	w/x1 = 0xffc0
	w/x2 = 0x1
	sp = 0xFFC0
	pc = 0x73C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 01 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 01 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x2
	w/x1 = 0xffc0
	w/x2 = 0x1
	sp = 0xFFC0
	pc = 0x740
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 01 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 02 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x2
	w/x1 = 0xffc0
	w/x2 = 0x1
	sp = 0xFFC0
	pc = 0x744
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 01 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 02 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


cmp w0, #9
Condition codes: N
Registers:
	w/x0 = 0x2
	w/x1 = 0xffc0
	w/x2 = 0x1
	sp = 0xFFC0
	pc = 0x748
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 01 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 02 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


b.le 720
Condition codes: N
Registers:
	w/x0 = 0x2
	w/x1 = 0xffc0
	w/x2 = 0x1
	sp = 0xFFC0
	pc = 0x720
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 01 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 02 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldrs x0, [sp, #44]
!!Instruction not implemented!!
Condition codes: N
Registers:
	w/x0 = 0x2
	w/x1 = 0xffc0
	w/x2 = 0x1
	sp = 0xFFC0
	pc = 0x724
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 01 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 02 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


lsl x0, x0, #2
Condition codes: N
Registers:
	w/x0 = 0x8
	w/x1 = 0xffc0
	w/x2 = 0x1
	sp = 0xFFC0
	pc = 0x728
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 01 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 02 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov x1, sp
Condition codes: N
Registers:
	w/x0 = 0x8
	w/x1 = 0xffc0
	w/x2 = 0x1
	sp = 0xFFC0
	pc = 0x72C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 01 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 02 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w2, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x8
	w/x1 = 0xffc0
	w/x2 = 0x2
	sp = 0xFFC0
	pc = 0x730
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 01 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 02 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w2, [x1]
Condition codes: N
Registers:
	w/x0 = 0x8
	w/x1 = 0xffc0
	w/x2 = 0x2
	sp = 0xFFC0
	pc = 0x734
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 02 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 02 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x2
	w/x1 = 0xffc0
	w/x2 = 0x2
	sp = 0xFFC0
	pc = 0x738
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 02 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 02 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add w0, w0, #1
Condition codes: N
Registers:
	w/x0 = 0x3
	w/x1 = 0xffc0
	w/x2 = 0x2
	sp = 0xFFC0
	pc = 0x73C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 02 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 02 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x3
	w/x1 = 0xffc0
	w/x2 = 0x2
	sp = 0xFFC0
	pc = 0x740
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 02 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 03 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x3
	w/x1 = 0xffc0
	w/x2 = 0x2
	sp = 0xFFC0
	pc = 0x744
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 02 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 03 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


cmp w0, #9
Condition codes: N
Registers:
	w/x0 = 0x3
	w/x1 = 0xffc0
	w/x2 = 0x2
	sp = 0xFFC0
	pc = 0x748
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 02 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 03 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


b.le 720
Condition codes: N
Registers:
	w/x0 = 0x3
	w/x1 = 0xffc0
	w/x2 = 0x2
	sp = 0xFFC0
	pc = 0x720
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 02 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 03 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldrs x0, [sp, #44]
!!Instruction not implemented!!
Condition codes: N
Registers:
	w/x0 = 0x3
	w/x1 = 0xffc0
	w/x2 = 0x2
	sp = 0xFFC0
	pc = 0x724
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 02 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 03 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


lsl x0, x0, #2
Condition codes: N
Registers:
	w/x0 = 0xc
	w/x1 = 0xffc0
	w/x2 = 0x2
	sp = 0xFFC0
	pc = 0x728
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 02 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 03 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov x1, sp
Condition codes: N
Registers:
	w/x0 = 0xc
	w/x1 = 0xffc0
	w/x2 = 0x2
	sp = 0xFFC0
	pc = 0x72C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 02 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 03 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w2, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0xc
	w/x1 = 0xffc0
	w/x2 = 0x3
	sp = 0xFFC0
	pc = 0x730
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 02 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 03 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w2, [x1]
Condition codes: N
Registers:
	w/x0 = 0xc
	w/x1 = 0xffc0
	w/x2 = 0x3
	sp = 0xFFC0
	pc = 0x734
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 03 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 03 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x3
	w/x1 = 0xffc0
	w/x2 = 0x3
	sp = 0xFFC0
	pc = 0x738
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 03 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 03 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add w0, w0, #1
Condition codes: N
Registers:
	w/x0 = 0x4
	w/x1 = 0xffc0
	w/x2 = 0x3
	sp = 0xFFC0
	pc = 0x73C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 03 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 03 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x4
	w/x1 = 0xffc0
	w/x2 = 0x3
	sp = 0xFFC0
	pc = 0x740
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 03 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 04 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x4
	w/x1 = 0xffc0
	w/x2 = 0x3
	sp = 0xFFC0
	pc = 0x744
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 03 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 04 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


cmp w0, #9
Condition codes: N
Registers:
	w/x0 = 0x4
	w/x1 = 0xffc0
	w/x2 = 0x3
	sp = 0xFFC0
	pc = 0x748
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 03 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 04 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


b.le 720
Condition codes: N
Registers:
	w/x0 = 0x4
	w/x1 = 0xffc0
	w/x2 = 0x3
	sp = 0xFFC0
	pc = 0x720
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 03 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 04 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldrs x0, [sp, #44]
!!Instruction not implemented!!
Condition codes: N
Registers:
	w/x0 = 0x4
	w/x1 = 0xffc0
	w/x2 = 0x3
	sp = 0xFFC0
	pc = 0x724
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 03 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 04 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


lsl x0, x0, #2
Condition codes: N
Registers:
	w/x0 = 0x10
	w/x1 = 0xffc0
	w/x2 = 0x3
	sp = 0xFFC0
	pc = 0x728
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 03 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 04 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov x1, sp
Condition codes: N
Registers:
	w/x0 = 0x10
	w/x1 = 0xffc0
	w/x2 = 0x3
	sp = 0xFFC0
	pc = 0x72C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 03 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 04 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w2, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x10
	w/x1 = 0xffc0
	w/x2 = 0x4
	sp = 0xFFC0
	pc = 0x730
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 03 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 04 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w2, [x1]
Condition codes: N
Registers:
	w/x0 = 0x10
	w/x1 = 0xffc0
	w/x2 = 0x4
	sp = 0xFFC0
	pc = 0x734
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 04 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x4
	w/x1 = 0xffc0
	w/x2 = 0x4
	sp = 0xFFC0
	pc = 0x738
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 04 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add w0, w0, #1
Condition codes: N
Registers:
	w/x0 = 0x5
	w/x1 = 0xffc0
	w/x2 = 0x4
	sp = 0xFFC0
	pc = 0x73C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 04 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x5
	w/x1 = 0xffc0
	w/x2 = 0x4
	sp = 0xFFC0
	pc = 0x740
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x5
	w/x1 = 0xffc0
	w/x2 = 0x4
	sp = 0xFFC0
	pc = 0x744
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


cmp w0, #9
Condition codes: N
Registers:
	w/x0 = 0x5
	w/x1 = 0xffc0
	w/x2 = 0x4
	sp = 0xFFC0
	pc = 0x748
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


b.le 720
Condition codes: N
Registers:
	w/x0 = 0x5
	w/x1 = 0xffc0
	w/x2 = 0x4
	sp = 0xFFC0
	pc = 0x720
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldrs x0, [sp, #44]
!!Instruction not implemented!!
Condition codes: N
Registers:
	w/x0 = 0x5
	w/x1 = 0xffc0
	w/x2 = 0x4
	sp = 0xFFC0
	pc = 0x724
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


lsl x0, x0, #2
Condition codes: N
Registers:
	w/x0 = 0x14
	w/x1 = 0xffc0
	w/x2 = 0x4
	sp = 0xFFC0
	pc = 0x728
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov x1, sp
Condition codes: N
Registers:
	w/x0 = 0x14
	w/x1 = 0xffc0
	w/x2 = 0x4
	sp = 0xFFC0
	pc = 0x72C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w2, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x14
	w/x1 = 0xffc0
	w/x2 = 0x5
	sp = 0xFFC0
	pc = 0x730
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 04 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w2, [x1]
Condition codes: N
Registers:
	w/x0 = 0x14
	w/x1 = 0xffc0
	w/x2 = 0x5
	sp = 0xFFC0
	pc = 0x734
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 05 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x5
	w/x1 = 0xffc0
	w/x2 = 0x5
	sp = 0xFFC0
	pc = 0x738
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 05 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add w0, w0, #1
Condition codes: N
Registers:
	w/x0 = 0x6
	w/x1 = 0xffc0
	w/x2 = 0x5
	sp = 0xFFC0
	pc = 0x73C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 05 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 05 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x6
	w/x1 = 0xffc0
	w/x2 = 0x5
	sp = 0xFFC0
	pc = 0x740
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 05 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 06 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x6
	w/x1 = 0xffc0
	w/x2 = 0x5
	sp = 0xFFC0
	pc = 0x744
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 05 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 06 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


cmp w0, #9
Condition codes: N
Registers:
	w/x0 = 0x6
	w/x1 = 0xffc0
	w/x2 = 0x5
	sp = 0xFFC0
	pc = 0x748
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 05 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 06 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


b.le 720
Condition codes: N
Registers:
	w/x0 = 0x6
	w/x1 = 0xffc0
	w/x2 = 0x5
	sp = 0xFFC0
	pc = 0x720
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 05 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 06 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldrs x0, [sp, #44]
!!Instruction not implemented!!
Condition codes: N
Registers:
	w/x0 = 0x6
	w/x1 = 0xffc0
	w/x2 = 0x5
	sp = 0xFFC0
	pc = 0x724
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 05 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 06 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


lsl x0, x0, #2
Condition codes: N
Registers:
	w/x0 = 0x18
	w/x1 = 0xffc0
	w/x2 = 0x5
	sp = 0xFFC0
	pc = 0x728
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 05 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 06 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov x1, sp
Condition codes: N
Registers:
	w/x0 = 0x18
	w/x1 = 0xffc0
	w/x2 = 0x5
	sp = 0xFFC0
	pc = 0x72C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 05 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 06 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w2, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x18
	w/x1 = 0xffc0
	w/x2 = 0x6
	sp = 0xFFC0
	pc = 0x730
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 05 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 06 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w2, [x1]
Condition codes: N
Registers:
	w/x0 = 0x18
	w/x1 = 0xffc0
	w/x2 = 0x6
	sp = 0xFFC0
	pc = 0x734
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 06 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x6
	w/x1 = 0xffc0
	w/x2 = 0x6
	sp = 0xFFC0
	pc = 0x738
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 06 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add w0, w0, #1
Condition codes: N
Registers:
	w/x0 = 0x7
	w/x1 = 0xffc0
	w/x2 = 0x6
	sp = 0xFFC0
	pc = 0x73C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 06 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x7
	w/x1 = 0xffc0
	w/x2 = 0x6
	sp = 0xFFC0
	pc = 0x740
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x7
	w/x1 = 0xffc0
	w/x2 = 0x6
	sp = 0xFFC0
	pc = 0x744
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


cmp w0, #9
Condition codes: N
Registers:
	w/x0 = 0x7
	w/x1 = 0xffc0
	w/x2 = 0x6
	sp = 0xFFC0
	pc = 0x748
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


b.le 720
Condition codes: N
Registers:
	w/x0 = 0x7
	w/x1 = 0xffc0
	w/x2 = 0x6
	sp = 0xFFC0
	pc = 0x720
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldrs x0, [sp, #44]
!!Instruction not implemented!!
Condition codes: N
Registers:
	w/x0 = 0x7
	w/x1 = 0xffc0
	w/x2 = 0x6
	sp = 0xFFC0
	pc = 0x724
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


lsl x0, x0, #2
Condition codes: N
Registers:
	w/x0 = 0x1c
	w/x1 = 0xffc0
	w/x2 = 0x6
	sp = 0xFFC0
	pc = 0x728
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov x1, sp
Condition codes: N
Registers:
	w/x0 = 0x1c
	w/x1 = 0xffc0
	w/x2 = 0x6
	sp = 0xFFC0
	pc = 0x72C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w2, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x1c
	w/x1 = 0xffc0
	w/x2 = 0x7
	sp = 0xFFC0
	pc = 0x730
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 06 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w2, [x1]
Condition codes: N
Registers:
	w/x0 = 0x1c
	w/x1 = 0xffc0
	w/x2 = 0x7
	sp = 0xFFC0
	pc = 0x734
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 07 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x7
	w/x1 = 0xffc0
	w/x2 = 0x7
	sp = 0xFFC0
	pc = 0x738
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 07 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add w0, w0, #1
Condition codes: N
Registers:
	w/x0 = 0x8
	w/x1 = 0xffc0
	w/x2 = 0x7
	sp = 0xFFC0
	pc = 0x73C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 07 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 07 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x8
	w/x1 = 0xffc0
	w/x2 = 0x7
	sp = 0xFFC0
	pc = 0x740
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 07 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 08 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x8
	w/x1 = 0xffc0
	w/x2 = 0x7
	sp = 0xFFC0
	pc = 0x744
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 07 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 08 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


cmp w0, #9
Condition codes: N
Registers:
	w/x0 = 0x8
	w/x1 = 0xffc0
	w/x2 = 0x7
	sp = 0xFFC0
	pc = 0x748
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 07 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 08 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


b.le 720
Condition codes: N
Registers:
	w/x0 = 0x8
	w/x1 = 0xffc0
	w/x2 = 0x7
	sp = 0xFFC0
	pc = 0x720
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 07 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 08 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldrs x0, [sp, #44]
!!Instruction not implemented!!
Condition codes: N
Registers:
	w/x0 = 0x8
	w/x1 = 0xffc0
	w/x2 = 0x7
	sp = 0xFFC0
	pc = 0x724
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 07 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 08 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


lsl x0, x0, #2
Condition codes: N
Registers:
	w/x0 = 0x20
	w/x1 = 0xffc0
	w/x2 = 0x7
	sp = 0xFFC0
	pc = 0x728
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 07 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 08 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov x1, sp
Condition codes: N
Registers:
	w/x0 = 0x20
	w/x1 = 0xffc0
	w/x2 = 0x7
	sp = 0xFFC0
	pc = 0x72C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 07 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 08 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w2, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x20
	w/x1 = 0xffc0
	w/x2 = 0x8
	sp = 0xFFC0
	pc = 0x730
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 07 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 08 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w2, [x1]
Condition codes: N
Registers:
	w/x0 = 0x20
	w/x1 = 0xffc0
	w/x2 = 0x8
	sp = 0xFFC0
	pc = 0x734
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 08 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 08 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x8
	w/x1 = 0xffc0
	w/x2 = 0x8
	sp = 0xFFC0
	pc = 0x738
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 08 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 08 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add w0, w0, #1
Condition codes: N
Registers:
	w/x0 = 0x9
	w/x1 = 0xffc0
	w/x2 = 0x8
	sp = 0xFFC0
	pc = 0x73C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 08 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 08 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x9
	w/x1 = 0xffc0
	w/x2 = 0x8
	sp = 0xFFC0
	pc = 0x740
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 08 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 09 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: N
Registers:
	w/x0 = 0x9
	w/x1 = 0xffc0
	w/x2 = 0x8
	sp = 0xFFC0
	pc = 0x744
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 08 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 09 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


cmp w0, #9
Condition codes: Z
Registers:
	w/x0 = 0x9
	w/x1 = 0xffc0
	w/x2 = 0x8
	sp = 0xFFC0
	pc = 0x748
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 08 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 09 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


b.le 720
Condition codes: Z
Registers:
	w/x0 = 0x9
	w/x1 = 0xffc0
	w/x2 = 0x8
	sp = 0xFFC0
	pc = 0x720
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 08 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 09 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldrs x0, [sp, #44]
!!Instruction not implemented!!
Condition codes: Z
Registers:
	w/x0 = 0x9
	w/x1 = 0xffc0
	w/x2 = 0x8
	sp = 0xFFC0
	pc = 0x724
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 08 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 09 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


lsl x0, x0, #2
Condition codes: Z
Registers:
	w/x0 = 0x24
	w/x1 = 0xffc0
	w/x2 = 0x8
	sp = 0xFFC0
	pc = 0x728
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 08 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 09 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov x1, sp
Condition codes: Z
Registers:
	w/x0 = 0x24
	w/x1 = 0xffc0
	w/x2 = 0x8
	sp = 0xFFC0
	pc = 0x72C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 08 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 09 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w2, [sp, #44]
Condition codes: Z
Registers:
	w/x0 = 0x24
	w/x1 = 0xffc0
	w/x2 = 0x9
	sp = 0xFFC0
	pc = 0x730
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 08 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 09 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w2, [x1]
Condition codes: Z
Registers:
	w/x0 = 0x24
	w/x1 = 0xffc0
	w/x2 = 0x9
	sp = 0xFFC0
	pc = 0x734
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 09 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 09 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: Z
Registers:
	w/x0 = 0x9
	w/x1 = 0xffc0
	w/x2 = 0x9
	sp = 0xFFC0
	pc = 0x738
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 09 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 09 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add w0, w0, #1
Condition codes: Z
Registers:
	w/x0 = 0xa
	w/x1 = 0xffc0
	w/x2 = 0x9
	sp = 0xFFC0
	pc = 0x73C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 09 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 09 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


str w0, [sp, #44]
Condition codes: Z
Registers:
	w/x0 = 0xa
	w/x1 = 0xffc0
	w/x2 = 0x9
	sp = 0xFFC0
	pc = 0x740
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 09 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 0A 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ldr w0, [sp, #44]
Condition codes: Z
Registers:
	w/x0 = 0xa
	w/x1 = 0xffc0
	w/x2 = 0x9
	sp = 0xFFC0
	pc = 0x744
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 09 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 0A 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


cmp w0, #9
Condition codes: P
Registers:
	w/x0 = 0xa
	w/x1 = 0xffc0
	w/x2 = 0x9
	sp = 0xFFC0
	pc = 0x748
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 09 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 0A 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


b.le 720
Condition codes: P
Registers:
	w/x0 = 0xa
	w/x1 = 0xffc0
	w/x2 = 0x9
	sp = 0xFFC0
	pc = 0x74C
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 09 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 0A 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


mov w0, #0
Condition codes: P
Registers:
	w/x0 = 0x0
	w/x1 = 0xffc0
	w/x2 = 0x9
	sp = 0xFFC0
	pc = 0x750
Stack:
	      sp-> +-------------------------+
	0x0000FFC0 | 09 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 0A 00 00 00 |
	           +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


add sp, sp, #48
Condition codes: P
Registers:
	w/x0 = 0x0
	w/x1 = 0xffc0
	w/x2 = 0x9
	sp = 0xFFF0
	pc = 0x754
Stack:
	           +-------------------------+
	0x0000FFC0 | 09 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 0A 00 00 00 |
	      sp-> +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


ret 
Condition codes: P
Registers:
	w/x0 = 0x0
	w/x1 = 0xffc0
	w/x2 = 0x9
	sp = 0xFFF0
	pc = 0x123456789ABCDEF
Stack:
	           +-------------------------+
	0x0000FFC0 | 09 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFC8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFD8 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+
	0x0000FFE8 | 00 00 00 00 0A 00 00 00 |
	      sp-> +-------------------------+
	0x0000FFF0 | 00 00 00 00 00 00 00 00 |
	           +-------------------------+


