// Seed: 995616451
module module_0 (
    output wand id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    output tri0 id_7,
    input tri0 id_8
    , id_15,
    output tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri id_13
);
  assign id_7 = (id_13);
  wire id_16;
  wire id_17;
  tri0 id_18 = id_3;
  wire id_19;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    input wire id_4,
    input tri id_5,
    input supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    input supply0 id_9
);
  logic [7:0][1 'b0] id_11;
  module_0(
      id_3, id_2, id_1, id_9, id_9, id_3, id_8, id_7, id_0, id_3, id_1, id_8, id_6, id_0
  );
  assign id_7 = id_8;
  wire id_12;
endmodule
