	component system is
		port (
			clk_clk                           : in  std_logic                    := 'X';             -- clk
			reset_reset_n                     : in  std_logic                    := 'X';             -- reset_n
			rtc_module_0_conduit_end_export   : out std_logic_vector(3 downto 0);                    -- export
			rtc_module_0_conduit_end_1_export : out std_logic;                                       -- export
			rtc_module_0_conduit_end_2_export : out std_logic_vector(7 downto 0);                    -- export
			rtc_module_0_conduit_end_3_export : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			rtc_module_0_conduit_end_4_export : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			rtc_module_0_conduit_end_5_export : out std_logic_vector(5 downto 0)                     -- export
		);
	end component system;

