<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.1" vendor="xilinx.com" name="vcu118" display_name="Virtex UltraScale+ VCU118 Evaluation Platform" url="www.xilinx.com/vcu118" preset_file="preset.xml">
  <images>
    <image name="vcu118_board.jpeg" display_name="VCU118 BOARD" sub_type="board">
      <description>VCU118 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">2.0</revision>
  </compatible_board_revisions>
  <file_version>2.0</file_version>
  <description>Virtex UltraScale+ VCU118 Evaluation Platform</description>
     
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  <jumpers>
  </jumpers>
  <components>
    <component name="part0" display_name="Virtex UltraScale+ VCU118 Evaluation Platform" type="fpga" part_name="xcvu9p-flga2104-2L-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://www.xilinx.com/products/silicon-devices/fpga/virtex-ultrascale-plus.html">
      <description>Virtex-UltraScale+ FPGA part on the board</description>
      <interfaces>
        
	<interface mode="master" name="ddr4_sdram_c1" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c1" preset_proc="ddr4_sdram_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c1_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c1_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c1_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c1_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_bg"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c1_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c1_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c1_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c1_ddr4_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cs_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c1_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c1_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c1_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c1_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c1_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c1_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c1_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c1_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c1_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c1_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c1_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c1_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c1_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c1_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c1_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c1_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c1_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c1_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c1_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c1_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c1_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c1_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c1_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c1_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c1_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c1_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c1_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c1_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c1_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c1_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c1_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c1_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c1_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c1_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c1_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c1_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c1_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c1_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c1_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c1_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c1_ddr4_dq55"/>
                <pin_map port_index="56" component_pin="c1_ddr4_dq56"/>
                <pin_map port_index="57" component_pin="c1_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c1_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c1_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c1_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c1_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c1_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c1_ddr4_dq63"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c1_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_c7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c1_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_t7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c1_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c1_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 
		
	<interface mode="master" name="ddr4_sdram_c2" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c2" preset_proc="ddr4_sdram_preset">
          <description>DDR4 board interface C2, it can use DDR4 IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c2_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c2_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c2_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c2_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c2_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c2_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c2_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c2_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c2_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c2_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c2_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c2_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c2_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_bg"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c2_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c2_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c2_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c2_ddr4_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_cs_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c2_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c2_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c2_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c2_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c2_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c2_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c2_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c2_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c2_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c2_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c2_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c2_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c2_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c2_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c2_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c2_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c2_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c2_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c2_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c2_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c2_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c2_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c2_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c2_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c2_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c2_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c2_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c2_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c2_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c2_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c2_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c2_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c2_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c2_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c2_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c2_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c2_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c2_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c2_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c2_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c2_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c2_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c2_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c2_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c2_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c2_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c2_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c2_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c2_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c2_ddr4_dq55"/>
                <pin_map port_index="56" component_pin="c2_ddr4_dq56"/>
                <pin_map port_index="57" component_pin="c2_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c2_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c2_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c2_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c2_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c2_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c2_ddr4_dq63"/>
	      </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c2_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dqs_c7"/>
	      </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c2_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dqs_t7"/>
	      </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c2_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c2_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 
	
        <interface mode="master" name="dip_switches_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_4bits" preset_proc="dip_switches_4bits_preset">
          <description>4-position user DIP Switch</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="dip_switches_tri_i" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_DIP_SW1"/>
                <pin_map port_index="1" component_pin="GPIO_DIP_SW2"/>
                <pin_map port_index="2" component_pin="GPIO_DIP_SW3"/>
                <pin_map port_index="3" component_pin="GPIO_DIP_SW4"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
      <interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
	  <parameters>
	    <parameter name="frequency" value="100000000"/>
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="CLK_P" physical_port="pcie_mgt_clkp" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkp"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="CLK_N" physical_port="pcie_mgt_clkn" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkn"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	  
	</interface>
        <interface mode="slave" name="default_sysclk1_300" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_sysclk1_300" preset_proc="default_sysclk1_300_preset">
          <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sysclk1_300_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk1_300_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sysclk1_300_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk1_300_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
      <interface mode="slave" name="default_250mhz_clk1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_250mhz_clk1" preset_proc="default_250mhz_clk1_preset">
          <parameters>
            <parameter name="frequency" value="250000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
			          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="default_250mhz_clk1_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_250mhz_clk1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="default_250mhz_clk1_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_250mhz_clk1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
	 <interface mode="slave" name="default_250mhz_clk2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_250mhz_clk2" preset_proc="default_250mhz_clk2_preset">
          <parameters>
            <parameter name="frequency" value="250000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="default_250mhz_clk2_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_250mhz_clk2_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="default_250mhz_clk2_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_250mhz_clk2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="slave" name="sysclk_125" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sysclk_125" preset_proc="sysclk_125_preset">
          <parameters>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sysclk_125_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk_125_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sysclk_125_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk_125_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="user_si570_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="user_si570_clock" preset_proc="user_si570_clock_preset">
          <parameters>
            <parameter name="frequency" value="156250000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="user_si570_clock_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_si570_clock_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="user_si570_clock_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_si570_clock_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_LED_0_LS"/>
                <pin_map port_index="1" component_pin="GPIO_LED_1_LS"/>
                <pin_map port_index="2" component_pin="GPIO_LED_2_LS"/>
                <pin_map port_index="3" component_pin="GPIO_LED_3_LS"/>
                <pin_map port_index="4" component_pin="GPIO_LED_4_LS"/>
                <pin_map port_index="5" component_pin="GPIO_LED_5_LS"/>
                <pin_map port_index="6" component_pin="GPIO_LED_6_LS"/>
                <pin_map port_index="7" component_pin="GPIO_LED_7_LS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="rs232_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_uart" preset_proc="rs232_uart_preset">>>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uart16550" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="USB_UART_TX"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="USB_UART_RX"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="iic_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <parameters>
            <parameter name="rst_polarity" value="1"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CPU_RESET"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri" dir="in" left="4" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_SW_C"/>
                <pin_map port_index="1" component_pin="GPIO_SW_W"/>
                <pin_map port_index="2" component_pin="GPIO_SW_S"/>
                <pin_map port_index="3" component_pin="GPIO_SW_E"/>
                <pin_map port_index="4" component_pin="GPIO_SW_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	<interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <!-- <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/> -->
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X1Y2" />
          </parameters>
        </interface>
	<interface mode="master" name="pci_express_x2" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <!-- <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/> -->
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X1Y2" />
          </parameters>
        </interface>
		
		<interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <!-- <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/> -->
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px4" dir="out" left="3" right="0">
              <pin_maps>
				<pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X1Y2" />
          </parameters>
        </interface>
		
		<interface mode="master" name="pci_express_x8" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex8_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <!-- <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/> -->
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
				<pin_map port_index="4" component_pin="pcie_tx4_n"/>
				<pin_map port_index="5" component_pin="pcie_tx5_n"/>
				<pin_map port_index="6" component_pin="pcie_tx6_n"/>
				<pin_map port_index="7" component_pin="pcie_tx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
				<pin_map port_index="4" component_pin="pcie_rx4_n"/>
				<pin_map port_index="5" component_pin="pcie_rx5_n"/>
				<pin_map port_index="6" component_pin="pcie_rx6_n"/>
				<pin_map port_index="7" component_pin="pcie_rx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
				<pin_map port_index="4" component_pin="pcie_tx4_p"/>
				<pin_map port_index="5" component_pin="pcie_tx5_p"/>
				<pin_map port_index="6" component_pin="pcie_tx6_p"/>
				<pin_map port_index="7" component_pin="pcie_tx7_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
				<pin_map port_index="4" component_pin="pcie_rx4_p"/>
				<pin_map port_index="5" component_pin="pcie_rx5_p"/>
				<pin_map port_index="6" component_pin="pcie_rx6_p"/>
				<pin_map port_index="7" component_pin="pcie_rx7_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X1Y2" />
          </parameters>
        </interface>
		
		
		
	<interface mode="master" name="pci_express_x16" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex16_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <!-- <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/> -->
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx16" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
				<pin_map port_index="4" component_pin="pcie_tx4_n"/>
				<pin_map port_index="5" component_pin="pcie_tx5_n"/>
				<pin_map port_index="6" component_pin="pcie_tx6_n"/>
				<pin_map port_index="7" component_pin="pcie_tx7_n"/>
				
                <pin_map port_index="8"  component_pin="pcie_tx8_n"/> 
				<pin_map port_index="9"  component_pin="pcie_tx9_n"/>
				<pin_map port_index="10" component_pin="pcie_tx10_n"/>
				<pin_map port_index="11" component_pin="pcie_tx11_n"/>
				<pin_map port_index="12" component_pin="pcie_tx12_n"/>
				<pin_map port_index="13" component_pin="pcie_tx13_n"/>
				<pin_map port_index="14" component_pin="pcie_tx14_n"/>
				<pin_map port_index="15" component_pin="pcie_tx15_n"/>				
				
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx16" dir="in" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
				<pin_map port_index="4" component_pin="pcie_rx4_n"/>
				<pin_map port_index="5" component_pin="pcie_rx5_n"/>
				<pin_map port_index="6" component_pin="pcie_rx6_n"/>
				<pin_map port_index="7" component_pin="pcie_rx7_n"/>

                <pin_map port_index="8" component_pin="pcie_rx8_n"/>
				<pin_map port_index="9" component_pin="pcie_rx9_n"/>
				<pin_map port_index="10" component_pin="pcie_rx10_n"/>
				<pin_map port_index="11" component_pin="pcie_rx11_n"/>
				<pin_map port_index="12" component_pin="pcie_rx12_n"/>
				<pin_map port_index="13" component_pin="pcie_rx13_n"/>
				<pin_map port_index="14" component_pin="pcie_rx14_n"/>
				<pin_map port_index="15" component_pin="pcie_rx15_n"/>				
				
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px16" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
				<pin_map port_index="4" component_pin="pcie_tx4_p"/>
				<pin_map port_index="5" component_pin="pcie_tx5_p"/>
				<pin_map port_index="6" component_pin="pcie_tx6_p"/>
				<pin_map port_index="7" component_pin="pcie_tx7_p"/>
				
                <pin_map port_index="8" component_pin="pcie_tx8_p"/>
				<pin_map port_index="9" component_pin="pcie_tx9_p"/>
				<pin_map port_index="10" component_pin="pcie_tx10_p"/>
				<pin_map port_index="11" component_pin="pcie_tx11_p"/>
				<pin_map port_index="12" component_pin="pcie_tx12_p"/>
				<pin_map port_index="13" component_pin="pcie_tx13_p"/>
				<pin_map port_index="14" component_pin="pcie_tx14_p"/>
				<pin_map port_index="15" component_pin="pcie_tx15_p"/>				
				
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px16" dir="in" left="15" right="0">
              <pin_maps>
			  
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
				<pin_map port_index="4" component_pin="pcie_rx4_p"/>
				<pin_map port_index="5" component_pin="pcie_rx5_p"/>
				<pin_map port_index="6" component_pin="pcie_rx6_p"/>
				<pin_map port_index="7" component_pin="pcie_rx7_p"/>			  
			  
                <pin_map port_index="8" component_pin="pcie_rx8_p"/> 
				<pin_map port_index="9" component_pin="pcie_rx9_p"/>
				<pin_map port_index="10" component_pin="pcie_rx10_p"/>
				<pin_map port_index="11" component_pin="pcie_rx11_p"/>
				<pin_map port_index="12" component_pin="pcie_rx12_p"/>
				<pin_map port_index="13" component_pin="pcie_rx13_p"/>
				<pin_map port_index="14" component_pin="pcie_rx14_p"/>
				<pin_map port_index="15" component_pin="pcie_rx15_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X1Y2" />
          </parameters>
        </interface>		
		
		
        <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_perstn_rst"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>
		
	    <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_onboard">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_rst_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_rst_out"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="master" name="sgmii_lvds" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_onboard" preset_proc="sgmii_over_lvds_preset">
          <description>Primary interface to communicate with ethernet phy in SGMII mode.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_TX_N"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_TX_P"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_RX_N"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_RX_P"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
        <interface mode="master" name="mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as SGMII.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="mdio_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_O" physical_port="mdio_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="mdio_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdc"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="slave" name="sgmii_phyclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sgmii_phyclk">
          <parameters>
            <parameter name="frequency" value="625000000"/>
	    <parameter name="type" value="ETH_LVDS_CLK"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sgmii_phyclk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMIICLK_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sgmii_phyclk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMIICLK_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		
		<interface mode="master" name="qsfp1_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1" preset_proc="qsfp1_1x_preset">
		<description>1-lane GT interface over QSFP</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp1_txn1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp1_txp1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_P0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp1_rxn1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp1_rxp1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_P0"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp1_2x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1" preset_proc="qsfp1_2x_preset">
		<description>2-lane GT interface over QSFP1</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
    	</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp1_txn2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp1_TX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp1_txp2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp1_TX_P1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp1_rxn2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp1_RX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp1_rxp2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp1_RX_P1"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp1_3x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1" preset_proc="qsfp1_3x_preset">
		<description>3-lane GT interface over QSFP1</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp1_txn3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp1_TX_N1"/>
                <pin_map port_index="2" component_pin="qsfp1_TX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp1_txp3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp1_TX_P1"/>
                <pin_map port_index="2" component_pin="qsfp1_TX_P2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp1_rxn3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp1_RX_N1"/>
                <pin_map port_index="2" component_pin="qsfp1_RX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp1_rxp3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp1_RX_P1"/>
                <pin_map port_index="2" component_pin="qsfp1_RX_P2"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp1_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1" preset_proc="qsfp1_4x_preset">
		<description>4-lane GT interface over QSFP1</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>			
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp1_txn4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp1_TX_N1"/>
                <pin_map port_index="2" component_pin="qsfp1_TX_N2"/>
                <pin_map port_index="3" component_pin="qsfp1_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp1_txp4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp1_TX_P1"/>
                <pin_map port_index="2" component_pin="qsfp1_TX_P2"/>
                <pin_map port_index="3" component_pin="qsfp1_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp1_rxn4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp1_RX_N1"/>
                <pin_map port_index="2" component_pin="qsfp1_RX_N2"/>
                <pin_map port_index="3" component_pin="qsfp1_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp1_rxp4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp1_RX_P1"/>
                <pin_map port_index="2" component_pin="qsfp1_RX_P2"/>
                <pin_map port_index="3" component_pin="qsfp1_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		
    	<interface mode="master" name="qsfp2_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp2" preset_proc="qsfp2_1x_preset">
		<description>1-lane GT interface over QSFP2</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp2_txn1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_TX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp2_txp1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_TX_P0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp2_rxn1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_RX_N0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp2_rxp1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_RX_P0"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp2_2x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp2" preset_proc="qsfp2_2x_preset">
		<description>2-lane GT interface over QSFP2</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp2_txn2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp2_TX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp2_txp2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp2_TX_P1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp2_rxn2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp2_RX_N1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp2_rxp2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp2_RX_P1"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp2_3x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp2" preset_proc="qsfp2_3x_preset">
		<description>3-lane GT interface over QSFP2</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp2_txn3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp2_TX_N1"/>
                <pin_map port_index="2" component_pin="qsfp2_TX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp1_txp3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp2_TX_P1"/>
                <pin_map port_index="2" component_pin="qsfp2_TX_P2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp1_rxn3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp2_RX_N1"/>
                <pin_map port_index="2" component_pin="qsfp2_RX_N2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp1_rxp3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp2_RX_P1"/>
                <pin_map port_index="2" component_pin="qsfp2_RX_P2"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp2_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp2" preset_proc="qsfp2_4x_preset">
		<description>4-lane GT interface over QSFP2</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>						
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp2_txn4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_TX_N0"/>
                <pin_map port_index="1" component_pin="qsfp2_TX_N1"/>
                <pin_map port_index="2" component_pin="qsfp2_TX_N2"/>
                <pin_map port_index="3" component_pin="qsfp2_TX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp2_txp4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_TX_P0"/>
                <pin_map port_index="1" component_pin="qsfp2_TX_P1"/>
                <pin_map port_index="2" component_pin="qsfp2_TX_P2"/>
                <pin_map port_index="3" component_pin="qsfp2_TX_P3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp2_rxn4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_RX_N0"/>
                <pin_map port_index="1" component_pin="qsfp2_RX_N1"/>
                <pin_map port_index="2" component_pin="qsfp2_RX_N2"/>
                <pin_map port_index="3" component_pin="qsfp2_RX_N3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp2_rxp4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_RX_P0"/>
                <pin_map port_index="1" component_pin="qsfp2_RX_P1"/>
                <pin_map port_index="2" component_pin="qsfp2_RX_P2"/>
                <pin_map port_index="3" component_pin="qsfp2_RX_P3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
	
		
		<interface mode="slave" name="qsfp1_si570_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp1">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>									
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp1_si570_clock_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_si570_clock_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp1_si570_clock_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_si570_clock_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		
		<interface mode="slave" name="qsfp1_si5328_clock1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp1">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>									
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp1_si5328_clock1_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_si5328_clock1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp1_si5328_clock1_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp1_si5328_clock1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="slave" name="qsfp2_mgt_si570_clock2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp2">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>									
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp2_mgt_si570_clock2_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_mgt_si570_clock2_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp2_mgt_si570_clock2_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_mgt_si570_clock2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		
		<interface mode="slave" name="qsfp2_si5328_clock2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp2">
          <parameters>
            <parameter name="frequency" value="161132812"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>									
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="qsfp2_si5328_clock2_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_si5328_clock2_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="qsfp2_si5328_clock2_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="qsfp2_si5328_clock2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
      </interfaces>
	  
    </component>
	
	
	<component name="qsfp1" display_name="QSFP Connector 1" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>QSFP Connector 1</description>
      
	  <component_modes>
        <component_mode name="qsfp1_1x" display_name="qsfp1_1x">
		  <interfaces>
				<interface name="qsfp1_1x"/>
				<interface name="qsfp1_si570_clock" optional="true"/>
				<!-- <interface name="qsfp1_si5328_clock1" optional="true"/> -->
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
          </preferred_ips>
        </component_mode>
		
    	<component_mode name="qsfp1_2x" display_name="qsfp1_2x">
		  <interfaces>
				<interface name="qsfp1_2x"/>
  				<interface name="qsfp1_si570_clock" optional="true"/> 
				<!-- <interface name="qsfp1_si5328_clock1" optional="true"/>  -->
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
          </preferred_ips>
        </component_mode>
		
	    <component_mode name="qsfp1_3x" display_name="qsfp1_3x">
          <interfaces>
				<interface name="qsfp1_3x"/>
				<interface name="qsfp1_si570_clock" optional="true"/>
				<!-- <interface name="qsfp1_si5328_clock1" optional="true"/>> -->
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
          </preferred_ips>
        </component_mode>
		
		<component_mode name="qsfp1_4x" display_name="qsfp1_4x">
          <interfaces>
				<interface name="qsfp1_4x"/>
				<interface name="qsfp1_si570_clock" optional="true"/>
				<!-- <interface name="qsfp1_si5328_clock1" optional="true"/>> -->
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>									
          </preferred_ips>
        </component_mode>
		
    </component_modes>
    </component> 
	
	
	<component name="qsfp2" display_name="QSFP Connector 2" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>QSFP Connector 2</description>
      
	  <component_modes>
        <component_mode name="qsfp2_1x" display_name="qsfp2_1x">
		  <interfaces>
				<interface name="qsfp2_1x"/>
				<interface name="qsfp2_mgt_si570_clock2" optional="true"/>
				<!-- <interface name="qsfp2_si5328_clock2" optional="true"/> -->
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
          </preferred_ips>
        </component_mode>
		
    	<component_mode name="qsfp2_2x" display_name="qsfp2_2x">
          <interfaces>
				<interface name="qsfp2_2x"/>
				<interface name="qsfp2_mgt_si570_clock2" optional="true"/>
				<!-- <interface name="qsfp2_si5328_clock2" optional="true"/> -->
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
          </preferred_ips>
        </component_mode>
		
	    <component_mode name="qsfp2_3x" display_name="qsfp2_3x">
          <interfaces>
				<interface name="qsfp2_3x"/>
				<interface name="qsfp2_mgt_si570_clock2" optional="true"/>
				<!-- <interface name="qsfp2_si5328_clock2" optional="true"/>> -->
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
          </preferred_ips>
        </component_mode>
		
		<component_mode name="qsfp2_4x" display_name="qsfp2_4x">
          <interfaces>
				<interface name="qsfp2_4x"/>
				<interface name="qsfp2_mgt_si570_clock2" optional="true"/>
				<!-- <interface name="qsfp2_si5328_clock2" optional="true"/>> -->
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>									
          </preferred_ips>
        </component_mode>
		
    </component_modes>
    </component> 
	
	
	
    <component name="ddr4_sdram_c1" display_name="DDR4 SDRAM C1" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A256M16GE-083E" vendor="Micron" spec_url="https://www.micron.com/parts/dram/ddr4-sdram/mt40a256m16ge-083E">
      <description>4Gb DDR4 SDRAM memory C1</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="4GB"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c1" display_name="ddr4_sdram_c1">
          <interfaces>
            <interface name="ddr4_sdram_c1"/>
			<interface name="default_250mhz_clk1" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	  
    </component>
    <component name="ddr4_sdram_c2" display_name="DDR4 SDRAM C2" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A256M16GE-083E" vendor="Micron" spec_url="https://www.micron.com/parts/dram/ddr4-sdram/mt40a256m16ge-083E">
      <description>4Gb DDR4 SDRAM memory C2</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="4GB"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c2" display_name="ddr4_sdram_c2">
          <interfaces>
            <interface name="ddr4_sdram_c2"/>
			<interface name="default_250mhz_clk2" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	  
    </component>
    <component name="dip_switches_4bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA04H1SBD" vendor="CandK" spec_url="www.ck-components.com">
      <description>Dip Switches 3 to 0</description>
    </component>
    <component name="default_sysclk1_300" display_name="300 MHz System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5335A-B02436-GM" vendor="Si Time" spec_url="www.sitime.com">
      <description>1.8V LVDS differential 300 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
      </preferred_ips>
    </component>
    <component name="pcie_refclk" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
      <description>Clock input from PCI Express edge connector</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
    <component name="default_250mhz_clk1" display_name="250 MHz System differential clock1" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="ICS85411AMLF" vendor="IDT" spec_url="www.idt.com">
      <description>1.8V LVDS differential 250 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="250000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
      </preferred_ips>
    </component>
    <component name="default_250mhz_clk2" display_name="250 MHz System differential clock2" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="ICS85411AMLF" vendor="IDT" spec_url="www.idt.com">
      <description>1.8V LVDS differential 250 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="250000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
      </preferred_ips>
    </component>
    <component name="user_si570_clock" display_name="User Programmable Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI570BAB0000544DG" vendor="Si Time" spec_url="www.sitime.com">
      <description>3.3V LVDS SI570 programmable oscillator used as differential clock on the board; Can be programmed using system controller or using IIC interface in Virtex fabric</description>
      <parameters>
        <parameter name="frequency" value="156250000"/>
      </parameters>
    </component>
    <component name="sysclk_125" display_name="125 MHz System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5335A-B02436-GM" vendor="Si Time" spec_url="www.sitime.com">
      <description>1.8V LVDS differential 125 MHz oscillator used as differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </component>
    <component name="led_8bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
      <description>LEDs, 7 to 0, Active High</description>
    </component>
    <component name="rs232_uart" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2105-F01-GM" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows serial communication to host computer with a USB port </description>
      <pins>
        <pin index="0" name="rs232_uart_USB_TX" iostandard="LVCMOS18"/>
        <pin index="1" name="rs232_uart_USB_RX" iostandard="LVCMOS18"/>
      </pins>
    </component>
    <component name="iic_main" display_name="IIC" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C</description>
    </component>
    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset" part_name="TL3301EF100QG" vendor="ESwitch">
      <description>CPU Reset Push Button, Active High</description>
    </component>
    <component name="push_buttons_5bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output" part_name="TL3301EF100QG" vendor="ESwitch">
      <description>Push Buttons, C W E S N, Active High</description>
    </component>
	
    <component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>PCI Express</description>
      <component_modes>
        <component_mode name="pci_express_x1" display_name="pci_express x1 ">
          <interfaces>
            <interface name="pci_express_x1"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <!-- <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/> -->
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x2" display_name="pci_express x2 ">
          <interfaces>
            <interface name="pci_express_x2"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <!-- <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/> -->
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x4" display_name="pci_express x4 ">
          <interfaces>
            <interface name="pci_express_x4"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <!-- <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/> -->
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x8" display_name="pci_express x8 ">
          <interfaces>
            <interface name="pci_express_x8"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <!-- <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/> -->
          </preferred_ips>
        </component_mode>
		
        <component_mode name="pci_express_x16" display_name="pci_express x16 ">
          <interfaces>
            <interface name="pci_express_x16"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <!-- <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/> -->
          </preferred_ips>
        </component_mode>		
		
      </component_modes>
    </component>

  <component name="phy_reset_out" display_name="PHY reset out" type="chip" sub_type="reset" major_group="Reset">
      <description>PHY RESET OUT</description>
    </component>	
  	
	
 <component name="phy_onboard" display_name="Onboard PHY" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="DP83867ISRGZ" vendor="TI" spec_url="www.TI.com">
      <description>PHY on the board</description>
      <component_modes>
        <component_mode name="sgmii_over_lvds" display_name="SGMII over LVDS">
          <interfaces>
            <interface name="sgmii_lvds"/>
            <interface name="mdio_mdc" optional="true"/>
            <interface name="sgmii_phyclk" optional="true"/>
	    <interface name="phy_reset_out" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component> 
    
   <component name="sgmii_phyclk" display_name="625 MHz SGMII differential clock from Ethernt PHY" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="DP83867ISRGZ" vendor="TI" spec_url="www.TI.com">
      <description>625 MHz SGMII differential clock from Marvell PHY used as clock for SGMII interface</description>
      <parameters>
        <parameter name="frequency" value="625000000"/>
		<parameter name="type" value="ETH_LVDS_CLK"/>
      </parameters>
    </component> 
	
	</components>    	
  
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  
  <connections>
    <connection name="part0_dip_switches_4bits" component1="part0" component2="dip_switches_4bits">
      <connection_map name="part0_dip_switches_4bits_1" typical_delay="5" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3"/>
    </connection>
	
    <connection name="part0_phy_onboard" component1="part0" component2="phy_onboard">
      <connection_map name="part0_phy_onboard_1" typical_delay="5" c1_st_index="4" c1_end_index="7" c2_st_index="0" c2_end_index="3"/>
    </connection>
	
	
    <connection name="part0_iic_main" component1="part0" component2="iic_main">
      <connection_map name="part0_iic_main_1" typical_delay="5" c1_st_index="8" c1_end_index="10" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <connection name="part0_led_8bits" component1="part0" component2="led_8bits">
      <connection_map name="part0_led_8bits_1" typical_delay="5" c1_st_index="11" c1_end_index="18" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
      <connection_map name="part0_push_buttons_5bits_1" typical_delay="5" c1_st_index="19" c1_end_index="23" c2_st_index="0" c2_end_index="4"/>
    </connection>
    <connection name="part0_rs232_uart" component1="part0" component2="rs232_uart">
      <connection_map name="part0_rs232_uart_1" typical_delay="5" c1_st_index="25" c1_end_index="26" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" typical_delay="5" c1_st_index="28" c1_end_index="28" component2="reset" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_default_sysclk1_300" component1="part0" component2="default_sysclk1_300">
      <connection_map name="part0_sys_clk_300_1" typical_delay="5" c1_st_index="29" c1_end_index="30" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
    <connection name="part0_sgmii_phyclk" component1="part0" component2="sgmii_phyclk">
      <connection_map name="part0_sgmii_phyclk_1" typical_delay="5" c1_st_index="31" c1_end_index="32" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
    <connection name="part0_mdio_mdc" component1="part0" component2="mdio_mdc">
      <connection_map name="part0_mdio_mdc_1" typical_delay="5" c1_st_index="33" c1_end_index="34" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
    <connection name="part0_phy_reset_out" component1="part0" component2="phy_reset_out">
      <connection_map name="part0_phy_reset_out_1" c1_st_index="35" c1_end_index="35" c2_st_index="0" c2_end_index="0"/>
    </connection>
	
	 
    <connection name="part0_user_si570_clock" component1="part0" component2="user_si570_clock">
      <connection_map name="part0_user_si570_clock_1" typical_delay="5" c1_st_index="36" c1_end_index="37" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
    <connection name="part0_default_250mhz_clk1" component1="part0" component2="default_250mhz_clk1">
      <connection_map name="part0_default_250mhz_clk1" typical_delay="5" c1_st_index="38" c1_end_index="39" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_default_250mhz_clk2" component1="part0" component2="default_250mhz_clk2">
      <connection_map name="part0_default_250mhz_clk2" typical_delay="5" c1_st_index="40" c1_end_index="41" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_ddr4_sdramc1" component1="part0" component2="ddr4_sdram_c1">
      <connection_map name="part0_dip_switches_4bits_1" typical_delay="5" c1_st_index="42" c1_end_index="156" c2_st_index="0" c2_end_index="114"/>
    </connection>
    <connection name="part0_pcie_refclk" component1="part0" component2="pcie_refclk">
      <connection_map name="part0_pcie_refclk1" typical_delay="5" c1_st_index="157" c1_end_index="158" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_pci_express" component1="part0" component2="pci_express">
      <!-- <connection_map name="part0_pcie_express_1" c1_st_index="159" c1_end_index="190" c2_st_index="0" c2_end_index="31"/> -->
      <connection_map name="part0_pcie_express_1" c1_st_index="311" c1_end_index="374" c2_st_index="0" c2_end_index="63"/>	  
    </connection>
    <connection name="part0_pcie_perstn" component1="part0" component2="pcie_perstn">
      <connection_map name="part0_pcie_perstn_1" c1_st_index="191" c1_end_index="191" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_sysclk_125" component1="part0" component2="sysclk_125">
      <connection_map name="part0_sys_clk_125_1" typical_delay="5" c1_st_index="192" c1_end_index="193" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_ddr4_sdram_c2" component1="part0" component2="ddr4_sdram_c2">
      <connection_map name="part0_dip_switches_4bits_1" typical_delay="5" c1_st_index="196" c1_end_index="310" c2_st_index="0" c2_end_index="114"/>
    </connection>
	
	<connection name="part0_qsfp1_gt" component1="part0" component2="qsfp1">
      <connection_map name="part0_qsfp1" typical_delay="5" c1_st_index="375" c1_end_index="394" c2_st_index="0" c2_end_index="19"/>
    </connection>
	
	<connection name="part0_qsfp2_gt" component1="part0" component2="qsfp2">
      <connection_map name="part0_qsfp2" typical_delay="5" c1_st_index="395" c1_end_index="414" c2_st_index="0" c2_end_index="19"/>
    </connection>
	
 </connections>
 <ip_associated_rules>
    <ip_associated_rule name="default">
	
	  <ip vendor="xilinx.com" library="ip" name="ddr4" version="*" ip_interface="C0_SYS_CLK"> 
		<associated_board_interfaces>
		  <associated_board_interface name="default_250mhz_clk1" order="0"/> 
		  <associated_board_interface name="default_250mhz_clk2" order="1"/> 
		</associated_board_interfaces>
       </ip>
	   
       <ip vendor="xilinx.com" library="ip" name="axi_ethernet" version="*" ip_interface="lvds_clk">
          <associated_board_interfaces>
             <associated_board_interface name="sgmii_phyclk" order="0"/> 
          </associated_board_interfaces>
       </ip>
	   
       <ip vendor="xilinx.com" library="ip" name="gig_ethernet_pcs_pma" version="*" ip_interface="refclk625_in">
          <associated_board_interfaces>
             <associated_board_interface name="sgmii_phyclk" order="0"/> 
          </associated_board_interfaces>
       </ip>
	   
	   
		<ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
			<associated_board_interface name="qsfp1_1x" order="0"/> 
            <associated_board_interface name="qsfp1_2x" order="1"/> 
            <associated_board_interface name="qsfp1_3x" order="2"/> 
            <associated_board_interface name="qsfp1_4x" order="3"/>
			
			<associated_board_interface name="qsfp2_1x" order="4"/> 
            <associated_board_interface name="qsfp2_2x" order="5"/> 
            <associated_board_interface name="qsfp2_3x" order="6"/> 
            <associated_board_interface name="qsfp2_4x" order="7"/>			
			
          </associated_board_interfaces>
       </ip>
	   
	    
	  <ip vendor="xilinx.com" library="ip" name="interlaken" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
			<associated_board_interface name="qsfp1_1x" order="0"/> 
            <associated_board_interface name="qsfp1_2x" order="1"/> 
            <associated_board_interface name="qsfp1_3x" order="2"/> 
            <associated_board_interface name="qsfp1_4x" order="3"/>
			
			<associated_board_interface name="qsfp2_1x" order="4"/> 
            <associated_board_interface name="qsfp2_2x" order="5"/> 
            <associated_board_interface name="qsfp2_3x" order="6"/> 
            <associated_board_interface name="qsfp2_4x" order="7"/>	
          </associated_board_interfaces>
       </ip>
	         
	   
   
	  <ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp1_2x" order="0"/> 
			 <associated_board_interface name="qsfp1_4x" order="1"/> 
             <associated_board_interface name="qsfp2_2x" order="2"/> 
			 <associated_board_interface name="qsfp2_4x" order="3"/> 			 
          </associated_board_interfaces>
       </ip>
	   
   
	   
	  <ip vendor="xilinx.com" library="ip" name="cmac_usplus" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
			 <associated_board_interface name="qsfp1_4x" order="0"/> 			 
 			 <associated_board_interface name="qsfp2_4x" order="1"/> 			 			 
          </associated_board_interfaces>
      </ip>	   
	   
	   
		<ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp1_si570_clock" order="0"/> 
             <associated_board_interface name="qsfp1_si5328_clock1"    order="1"/> 
             <associated_board_interface name="qsfp2_mgt_si570_clock2" order="2"/> 
             <associated_board_interface name="qsfp2_si5328_clock2"    order="3"/> 
          </associated_board_interfaces>
       </ip>	   
	   
	   
		<ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp1_si570_clock" order="0"/> 
             <associated_board_interface name="qsfp1_si5328_clock1"    order="1"/> 
             <associated_board_interface name="qsfp2_mgt_si570_clock2" order="2"/> 
             <associated_board_interface name="qsfp2_si5328_clock2"    order="3"/> 
          </associated_board_interfaces>
       </ip>	  


		<ip vendor="xilinx.com" library="ip" name="interlaken" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp1_si570_clock" order="0"/> 
             <associated_board_interface name="qsfp1_si5328_clock1"    order="1"/> 
             <associated_board_interface name="qsfp2_mgt_si570_clock2" order="2"/> 
             <associated_board_interface name="qsfp2_si5328_clock2"    order="3"/> 
          </associated_board_interfaces>
       </ip>	   
	   
	   
	   <ip vendor="xilinx.com" library="ip" name="cmac_usplus" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="qsfp1_si570_clock" order="0"/> 
             <associated_board_interface name="qsfp1_si5328_clock1"    order="1"/> 
             <associated_board_interface name="qsfp2_mgt_si570_clock2" order="2"/> 
             <associated_board_interface name="qsfp2_si5328_clock2"    order="3"/> 		 			 
          </associated_board_interfaces>
      </ip>	   
	   
	         
	   
<!--   <ip vendor="xilinx.com" library="ip" name="axi_pcie3" version="*" ip_interface="sys_rst_n">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_perstn" order="0"/> 
          </associated_board_interfaces>
       </ip> -->
	   
	   
       <ip vendor="xilinx.com" library="ip" name="xdma" version="*" ip_interface="sys_rst_n">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_perstn" order="0"/> 
          </associated_board_interfaces>
       </ip>
	   
     
       <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_refclk" order="0"/> 
             <associated_board_interface name="default_sysclk1_300" order="1"/> 
          </associated_board_interfaces>
       </ip>

    </ip_associated_rule>
 </ip_associated_rules>
</board>
