{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687297535114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687297535115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 18:45:34 2023 " "Processing started: Tue Jun 20 18:45:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687297535115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297535115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297535115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687297535857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel-rtl " "Found design unit 1: Toplevel-rtl" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545874 ""} { "Info" "ISGN_ENTITY_NAME" "1 Toplevel " "Found entity 1: Toplevel" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/VGA_Sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545876 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/VGA_Sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectorborda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectorborda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_borda-rlt " "Found design unit 1: detector_borda-rlt" {  } { { "DetectorBorda.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/DetectorBorda.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545879 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector_borda " "Found entity 1: detector_borda" {  } { { "DetectorBorda.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/DetectorBorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_linha-arch " "Found design unit 1: rom_linha-arch" {  } { { "Rom.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545881 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_linha " "Found entity 1: rom_linha" {  } { { "Rom.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xess_common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file xess_common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CommonPckg (xess) " "Found design unit 1: CommonPckg (xess)" {  } { { "XESS_Common.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/XESS_Common.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CommonPckg-body " "Found design unit 2: CommonPckg-body" {  } { { "XESS_Common.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/XESS_Common.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xess_sdcard.vhd 3 1 " "Found 3 design units, including 1 entities, in source file xess_sdcard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SdCardPckg (xess) " "Found design unit 1: SdCardPckg (xess)" {  } { { "XESS_SDCard.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/XESS_SDCard.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545886 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SdCardCtrl-arch " "Found design unit 2: SdCardCtrl-arch" {  } { { "XESS_SDCard.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/XESS_SDCard.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545886 ""} { "Info" "ISGN_ENTITY_NAME" "1 SdCardCtrl " "Found entity 1: SdCardCtrl" {  } { { "XESS_SDCard.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/XESS_SDCard.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX2Seg-Behavioral " "Found design unit 1: HEX2Seg-Behavioral" {  } { { "Hex_7Seg.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Hex_7Seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545888 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX2Seg " "Found entity 1: HEX2Seg" {  } { { "Hex_7Seg.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Hex_7Seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockVGA-rtl " "Found design unit 1: ClockVGA-rtl" {  } { { "ClockVGA.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545890 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockVGA " "Found entity 1: ClockVGA" {  } { { "ClockVGA.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockvga/clockvga_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockvga/clockvga_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockVGA_0002 " "Found entity 1: ClockVGA_0002" {  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD_FIFO_512-rtl " "Found design unit 1: SD_FIFO_512-rtl" {  } { { "SD_FIFO.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545895 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD_FIFO_512 " "Found entity 1: SD_FIFO_512" {  } { { "SD_FIFO.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_fifo_big.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_fifo_big.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD_FIFO_16384-rtl " "Found design unit 1: SD_FIFO_16384-rtl" {  } { { "SD_FIFO_BIG.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_BIG.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545897 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD_FIFO_16384 " "Found entity 1: SD_FIFO_16384" {  } { { "SD_FIFO_BIG.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_BIG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blk_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blk_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLK_READER-rtl " "Found design unit 1: BLK_READER-rtl" {  } { { "BLK_READER.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/BLK_READER.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545899 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLK_READER " "Found entity 1: BLK_READER" {  } { { "BLK_READER.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/BLK_READER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_sd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_sd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_sd-SYN " "Found design unit 1: ram_sd-SYN" {  } { { "Ram_SD.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Ram_SD.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545901 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram_SD " "Found entity 1: Ram_SD" {  } { { "Ram_SD.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Ram_SD.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_fifo_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_fifo_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD_FIFO_16x1K-rtl " "Found design unit 1: SD_FIFO_16x1K-rtl" {  } { { "SD_FIFO_NEW.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_NEW.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545903 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD_FIFO_16x1K " "Found entity 1: SD_FIFO_16x1K" {  } { { "SD_FIFO_NEW.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_NEW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_16x1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_16x1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_16x1k-SYN " "Found design unit 1: fifo_16x1k-SYN" {  } { { "FIFO_16x1K.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/FIFO_16x1K.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545905 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16x1K " "Found entity 1: FIFO_16x1K" {  } { { "FIFO_16x1K.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/FIFO_16x1K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD_dataflow-behaviorial " "Found design unit 1: SD_dataflow-behaviorial" {  } { { "SD_Dataflow.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545908 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD_dataflow " "Found entity 1: SD_dataflow" {  } { { "SD_Dataflow.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545908 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SDRAM.vhd " "Can't analyze file -- file SDRAM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687297545913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_ram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_ram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_control-rtl " "Found design unit 1: sdram_control-rtl" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545915 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_CLOCK-rtl " "Found design unit 1: RAM_CLOCK-rtl" {  } { { "RAM_CLOCK.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545917 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_CLOCK " "Found entity 1: RAM_CLOCK" {  } { { "RAM_CLOCK.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_clock/ram_clock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_clock/ram_clock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_CLOCK_0002 " "Found entity 1: RAM_CLOCK_0002" {  } { { "RAM_CLOCK/RAM_CLOCK_0002.v" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_r_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_r_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_R_CACHE-rtl " "Found design unit 1: RAM_R_CACHE-rtl" {  } { { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545921 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_R_CACHE " "Found entity 1: RAM_R_CACHE" {  } { { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram_4kx16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram_4kx16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram_4kx16b-SYN " "Found design unit 1: dpram_4kx16b-SYN" {  } { { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545923 ""} { "Info" "ISGN_ENTITY_NAME" "1 DPRAM_4Kx16b " "Found entity 1: DPRAM_4Kx16b" {  } { { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297545923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297545923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel " "Elaborating entity \"Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687297546271 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_cache_out Toplevel.vhd(169) " "VHDL Signal Declaration warning at Toplevel.vhd(169): used implicit default value for signal \"r_cache_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 169 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687297546274 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "W_FIFO_F Toplevel.vhd(181) " "VHDL Signal Declaration warning at Toplevel.vhd(181): used implicit default value for signal \"W_FIFO_F\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 181 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687297546274 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "W_FIFO_E Toplevel.vhd(182) " "VHDL Signal Declaration warning at Toplevel.vhd(182): used implicit default value for signal \"W_FIFO_E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 182 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687297546274 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay9 Toplevel.vhd(196) " "Verilog HDL or VHDL warning at Toplevel.vhd(196): object \"delay9\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687297546274 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay5_adv Toplevel.vhd(202) " "Verilog HDL or VHDL warning at Toplevel.vhd(202): object \"delay5_adv\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687297546274 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hori_valid Toplevel.vhd(205) " "Verilog HDL or VHDL warning at Toplevel.vhd(205): object \"hori_valid\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687297546274 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_update Toplevel.vhd(266) " "VHDL Process Statement warning at Toplevel.vhd(266): signal \"c_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687297546275 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color_en Toplevel.vhd(268) " "VHDL Process Statement warning at Toplevel.vhd(268): signal \"color_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687297546275 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert_valid Toplevel.vhd(280) " "VHDL Process Statement warning at Toplevel.vhd(280): signal \"vert_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687297546275 "|Toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_s " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_s\"" {  } { { "Toplevel.vhd" "vga_s" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockVGA vga_sync:vga_s\|ClockVGA:clk_vga " "Elaborating entity \"ClockVGA\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\"" {  } { { "VGA_Sync.vhd" "clk_vga" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/VGA_Sync.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockVGA_0002 vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst " "Elaborating entity \"ClockVGA_0002\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\"" {  } { { "ClockVGA.vhd" "clockvga_inst" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockVGA/ClockVGA_0002.v" "altera_pll_i" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546339 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1687297546341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 85.500000 MHz " "Parameter \"output_clock_frequency0\" = \"85.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546342 ""}  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687297546342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_borda detector_borda:borda_vs " "Elaborating entity \"detector_borda\" for hierarchy \"detector_borda:borda_vs\"" {  } { { "Toplevel.vhd" "borda_vs" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_linha rom_linha:rl " "Elaborating entity \"rom_linha\" for hierarchy \"rom_linha:rl\"" {  } { { "Toplevel.vhd" "rl" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_borda detector_borda:\\bordabotgen:0:bordabot0 " "Elaborating entity \"detector_borda\" for hierarchy \"detector_borda:\\bordabotgen:0:bordabot0\"" {  } { { "Toplevel.vhd" "\\bordabotgen:0:bordabot0" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_dataflow SD_dataflow:sd_df " "Elaborating entity \"SD_dataflow\" for hierarchy \"SD_dataflow:sd_df\"" {  } { { "Toplevel.vhd" "sd_df" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo1_q SD_Dataflow.vhd(136) " "Verilog HDL or VHDL warning at SD_Dataflow.vhd(136): object \"fifo1_q\" assigned a value but never read" {  } { { "SD_Dataflow.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687297546356 "|Toplevel|SD_dataflow:sd_df"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo2_q SD_Dataflow.vhd(137) " "Verilog HDL or VHDL warning at SD_Dataflow.vhd(137): object \"fifo2_q\" assigned a value but never read" {  } { { "SD_Dataflow.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687297546356 "|Toplevel|SD_dataflow:sd_df"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena2 SD_Dataflow.vhd(306) " "VHDL Process Statement warning at SD_Dataflow.vhd(306): signal \"ena2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SD_Dataflow.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687297546356 "|Toplevel|SD_dataflow:sd_df"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena2 SD_Dataflow.vhd(356) " "VHDL Process Statement warning at SD_Dataflow.vhd(356): signal \"ena2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SD_Dataflow.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687297546356 "|Toplevel|SD_dataflow:sd_df"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdCardCtrl SD_dataflow:sd_df\|SdCardCtrl:sd_cartao " "Elaborating entity \"SdCardCtrl\" for hierarchy \"SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\"" {  } { { "SD_Dataflow.vhd" "sd_cartao" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_FIFO_16x1K SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1 " "Elaborating entity \"SD_FIFO_16x1K\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\"" {  } { { "SD_Dataflow.vhd" "SD_FIFO_1" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_Dataflow.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546363 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "we SD_FIFO_NEW.vhd(56) " "VHDL Process Statement warning at SD_FIFO_NEW.vhd(56): signal \"we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SD_FIFO_NEW.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_NEW.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687297546364 "|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_16x1K SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1 " "Elaborating entity \"FIFO_16x1K\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\"" {  } { { "SD_FIFO_NEW.vhd" "fifo_1" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_FIFO_NEW.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO_16x1K.vhd" "dcfifo_mixed_widths_component" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/FIFO_16x1K.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO_16x1K.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/FIFO_16x1K.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297546645 ""}  } { { "FIFO_16x1K.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/FIFO_16x1K.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687297546645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_paq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_paq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_paq1 " "Found entity 1: dcfifo_paq1" {  } { { "db/dcfifo_paq1.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297546695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297546695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_paq1 SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated " "Elaborating entity \"dcfifo_paq1\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/a_graycounter_ov6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297546745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297546745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_paq1.tdf" "rdptr_g1p" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/a_graycounter_kdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297546797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297546797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_paq1.tdf" "wrptr_g1p" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8d1 " "Found entity 1: altsyncram_o8d1" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_o8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297546855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297546855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8d1 SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|altsyncram_o8d1:fifo_ram " "Elaborating entity \"altsyncram_o8d1\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|altsyncram_o8d1:fifo_ram\"" {  } { { "db/dcfifo_paq1.tdf" "fifo_ram" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297546873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297546873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_paq1.tdf" "rs_dgwp" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297546888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297546888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe12" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297546904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297546904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_paq1.tdf" "ws_dgrp" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297546919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297546919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe15 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe15" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/cmpr_a06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297546971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297546971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|cmpr_a06:rdempty_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"SD_dataflow:sd_df\|SD_FIFO_16x1K:SD_FIFO_1\|FIFO_16x1K:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_paq1:auto_generated\|cmpr_a06:rdempty_eq_comp\"" {  } { { "db/dcfifo_paq1.tdf" "rdempty_eq_comp" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/dcfifo_paq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297546971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_CLOCK RAM_CLOCK:r_pll " "Elaborating entity \"RAM_CLOCK\" for hierarchy \"RAM_CLOCK:r_pll\"" {  } { { "Toplevel.vhd" "r_pll" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297547239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_CLOCK_0002 RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst " "Elaborating entity \"RAM_CLOCK_0002\" for hierarchy \"RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\"" {  } { { "RAM_CLOCK.vhd" "ram_clock_inst" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297547240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\"" {  } { { "RAM_CLOCK/RAM_CLOCK_0002.v" "altera_pll_i" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297547242 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1687297547245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\"" {  } { { "RAM_CLOCK/RAM_CLOCK_0002.v" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297547245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 133.000000 MHz " "Parameter \"output_clock_frequency0\" = \"133.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547245 ""}  } { { "RAM_CLOCK/RAM_CLOCK_0002.v" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_CLOCK/RAM_CLOCK_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687297547245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control:ram_ctrl " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control:ram_ctrl\"" {  } { { "Toplevel.vhd" "ram_ctrl" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297547247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_buff SD_RAM_CONTROL.vhd(72) " "Verilog HDL or VHDL warning at SD_RAM_CONTROL.vhd(72): object \"write_buff\" assigned a value but never read" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687297547249 "|Toplevel|SDRAM:ram|sdram_control:ram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_R_CACHE RAM_R_CACHE:r_cache " "Elaborating entity \"RAM_R_CACHE\" for hierarchy \"RAM_R_CACHE:r_cache\"" {  } { { "Toplevel.vhd" "r_cache" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297547250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "we RAM_R_CACHE.vhd(42) " "VHDL Process Statement warning at RAM_R_CACHE.vhd(42): signal \"we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687297547251 "|Toplevel|RAM_R_CACHE:RF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPRAM_4Kx16b RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache " "Elaborating entity \"DPRAM_4Kx16b\" for hierarchy \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\"" {  } { { "RAM_R_CACHE.vhd" "Read_cache" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297547258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\"" {  } { { "DPRAM_4Kx16b.vhd" "altsyncram_component" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297547303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\"" {  } { { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297547319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687297547319 ""}  } { { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687297547319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2vu3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2vu3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2vu3 " "Found entity 1: altsyncram_2vu3" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_2vu3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687297547389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297547389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2vu3 RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated " "Elaborating entity \"altsyncram_2vu3\" for hierarchy \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297547390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX2Seg HEX2Seg:hexi1 " "Elaborating entity \"HEX2Seg\" for hierarchy \"HEX2Seg:hexi1\"" {  } { { "Toplevel.vhd" "hexi1" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297547398 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[12\] " "Synthesized away node \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_2vu3.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 416 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297547670 "|Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[13\] " "Synthesized away node \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_2vu3.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 416 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297547670 "|Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[14\] " "Synthesized away node \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_2vu3.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 416 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297547670 "|Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[15\] " "Synthesized away node \"RAM_R_CACHE:r_cache\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/db/altsyncram_2vu3.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 416 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297547670 "|Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1687297547670 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1687297547670 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO\[16\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO\[17\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_CMD " "Inserted always-enabled tri-state buffer between \"SD_CMD\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_DAT\[3\] " "Inserted always-enabled tri-state buffer between \"SD_DAT\[3\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687297548834 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1687297548834 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687297548834 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1687297548834 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[0\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[0\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[1\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[1\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[2\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[2\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[3\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[3\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[4\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[4\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[5\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[5\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[6\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[6\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[7\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[7\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[8\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[8\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[9\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[9\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[10\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[10\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[11\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[11\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[12\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[12\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[13\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[13\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[14\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[14\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_control:ram_ctrl\|RD_DATA\[15\]~synth " "Node \"sdram_control:ram_ctrl\|RD_DATA\[15\]~synth\"" {  } { { "SD_RAM_CONTROL.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/SD_RAM_CONTROL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[16\]~synth " "Node \"GPIO\[16\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[17\]~synth " "Node \"GPIO\[17\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SD_CMD~synth " "Node \"SD_CMD~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SD_DAT\[3\]~synth " "Node \"SD_DAT\[3\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297549254 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687297549254 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] GND " "Pin \"hex0\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Pin \"hex0\[6\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] GND " "Pin \"hex2\[6\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] GND " "Pin \"hex3\[6\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] VCC " "Pin \"hex4\[0\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] VCC " "Pin \"hex4\[1\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] VCC " "Pin \"hex4\[2\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] VCC " "Pin \"hex4\[3\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] VCC " "Pin \"hex4\[4\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] VCC " "Pin \"hex4\[5\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] VCC " "Pin \"hex4\[6\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[0\] VCC " "Pin \"hex5\[0\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] VCC " "Pin \"hex5\[1\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] VCC " "Pin \"hex5\[2\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[3\] VCC " "Pin \"hex5\[3\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[4\] VCC " "Pin \"hex5\[4\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] VCC " "Pin \"hex5\[5\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] VCC " "Pin \"hex5\[6\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[5\] GND " "Pin \"LEDs\[5\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|LEDs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[6\] GND " "Pin \"LEDs\[6\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|LEDs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687297549255 "|Toplevel|DRAM_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687297549255 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687297549400 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687297549965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 2 0 0 " "Adding 11 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687297550360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687297550360 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance RAM_CLOCK:r_pll\|RAM_CLOCK_0002:ram_clock_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687297550459 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1687297550459 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687297550476 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1687297550476 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clks\[3\] " "No output dependent on input pin \"clks\[3\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297550576 "|Toplevel|clks[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[0\] " "No output dependent on input pin \"DIPs\[0\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297550576 "|Toplevel|DIPs[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[1\] " "No output dependent on input pin \"DIPs\[1\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297550576 "|Toplevel|DIPs[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[2\] " "No output dependent on input pin \"DIPs\[2\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297550576 "|Toplevel|DIPs[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[3\] " "No output dependent on input pin \"DIPs\[3\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297550576 "|Toplevel|DIPs[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[4\] " "No output dependent on input pin \"DIPs\[4\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297550576 "|Toplevel|DIPs[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[5\] " "No output dependent on input pin \"DIPs\[5\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297550576 "|Toplevel|DIPs[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[6\] " "No output dependent on input pin \"DIPs\[6\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297550576 "|Toplevel|DIPs[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[7\] " "No output dependent on input pin \"DIPs\[7\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297550576 "|Toplevel|DIPs[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[8\] " "No output dependent on input pin \"DIPs\[8\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297550576 "|Toplevel|DIPs[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[9\] " "No output dependent on input pin \"DIPs\[9\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297550576 "|Toplevel|DIPs[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEYs\[2\] " "No output dependent on input pin \"KEYs\[2\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/8/Projeto B5 quarta/Toplevel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687297550576 "|Toplevel|KEYs[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687297550576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1128 " "Implemented 1128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687297550581 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687297550581 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1687297550581 ""} { "Info" "ICUT_CUT_TM_LCELLS" "916 " "Implemented 916 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687297550581 ""} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Implemented 44 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1687297550581 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1687297550581 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687297550581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687297550636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 18:45:50 2023 " "Processing ended: Tue Jun 20 18:45:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687297550636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687297550636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687297550636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687297550636 ""}
