

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_detect'
================================================================
* Date:           Sat Jun  1 06:31:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_detect  |        6|        6|         4|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     184|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     143|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     143|     247|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+----+---+----+-----+
    |            Instance            |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+---------------------------+---------+----+---+----+-----+
    |sitofp_32ns_32_4_no_dsp_1_U192  |sitofp_32ns_32_4_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                           |                           |        0|   0|  0|   0|    0|
    +--------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_121_p2     |         +|   0|  0|  10|           3|           1|
    |and_ln27_1_fu_219_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln27_fu_213_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_110_p2    |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln27_1_fu_183_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln27_2_fu_195_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln27_3_fu_201_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln27_fu_177_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln27_1_fu_207_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln27_fu_189_p2      |        or|   0|  0|   2|           1|           1|
    |maxindex_3_fu_233_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln27_fu_225_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 184|          75|          80|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    3|          6|
    |ap_sig_allocacmp_maxindex_1_load  |   9|          2|   32|         64|
    |conv6_i_fu_50                     |   9|          2|   32|         64|
    |i_2_fu_54                         |   9|          2|    3|          6|
    |maxindex_1_fu_46                  |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|  104|        208|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |conv6_i_fu_50                     |  32|   0|   32|          0|
    |i_2_fu_54                         |   3|   0|    3|          0|
    |i_reg_275                         |   3|   0|    3|          0|
    |icmp_ln26_reg_280                 |   1|   0|    1|          0|
    |icmp_ln26_reg_280_pp0_iter1_reg   |   1|   0|    1|          0|
    |maxindex_1_fu_46                  |  32|   0|   32|          0|
    |maxindex_1_load_reg_294           |  32|   0|   32|          0|
    |maxindex_2_reg_301                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 143|   0|  143|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|grp_fu_1469_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|grp_fu_1469_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|grp_fu_1469_p_opcode  |  out|    5|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|grp_fu_1469_p_dout0   |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|grp_fu_1469_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|maxindex              |   in|   32|     ap_none|                  maxindex|        scalar|
|out_Dense_address0    |  out|    3|   ap_memory|                 out_Dense|         array|
|out_Dense_ce0         |  out|    1|   ap_memory|                 out_Dense|         array|
|out_Dense_q0          |   in|   32|   ap_memory|                 out_Dense|         array|
|conv6_i_out           |  out|   32|      ap_vld|               conv6_i_out|       pointer|
|conv6_i_out_ap_vld    |  out|    1|      ap_vld|               conv6_i_out|       pointer|
+----------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.62>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%maxindex_1 = alloca i32 1" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 7 'alloca' 'maxindex_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv6_i = alloca i32 1"   --->   Operation 8 'alloca' 'conv6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 9 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%maxindex_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %maxindex"   --->   Operation 10 'read' 'maxindex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln26 = store i3 1, i3 %i_2" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 11 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %conv6_i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln23 = store i32 %maxindex_read, i32 %maxindex_1" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 13 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body22.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i3 %i_2" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%icmp_ln26 = icmp_eq  i3 %i, i3 5" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 16 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.body22.i.split, void %_Z7Dense_1PfRfS_S_.exit.exitStub" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 17 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %i" [Dense.cpp:29->CNN.cpp:51]   --->   Operation 18 'zext' 'zext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 19 [4/4] (5.19ns)   --->   "%conv_i = sitofp i32 %zext_ln29" [Dense.cpp:29->CNN.cpp:51]   --->   Operation 19 'sitofp' 'conv_i' <Predicate = (!icmp_ln26)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%add_ln26 = add i3 %i, i3 1" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 20 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln26 = store i3 %add_ln26, i3 %i_2" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 21 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %i" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 22 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%out_Dense_addr = getelementptr i32 %out_Dense, i64 0, i64 %zext_ln26" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 23 'getelementptr' 'out_Dense_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.67ns)   --->   "%maxindex_2 = load i3 %out_Dense_addr" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 24 'load' 'maxindex_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 25 [3/4] (5.19ns)   --->   "%conv_i = sitofp i32 %zext_ln29" [Dense.cpp:29->CNN.cpp:51]   --->   Operation 25 'sitofp' 'conv_i' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%maxindex_1_load = load i32 %maxindex_1" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 26 'load' 'maxindex_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.67ns)   --->   "%maxindex_2 = load i3 %out_Dense_addr" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 27 'load' 'maxindex_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 28 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %maxindex_2, i32 %maxindex_1_load" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 28 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [2/4] (5.19ns)   --->   "%conv_i = sitofp i32 %zext_ln29" [Dense.cpp:29->CNN.cpp:51]   --->   Operation 29 'sitofp' 'conv_i' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%conv6_i_load = load i32 %conv6_i"   --->   Operation 55 'load' 'conv6_i_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %conv6_i_out, i32 %conv6_i_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%conv6_i_load_1 = load i32 %conv6_i" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 30 'load' 'conv6_i_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 31 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 33 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %maxindex_2" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 34 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 35 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 36 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %maxindex_1_load" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 37 'bitcast' 'bitcast_ln27_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_1, i32 23, i32 30" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 38 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i32 %bitcast_ln27_1" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 39 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.76ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_s, i8 255" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 40 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.92ns)   --->   "%icmp_ln27_1 = icmp_eq  i23 %trunc_ln27, i23 0" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 41 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 42 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.76ns)   --->   "%icmp_ln27_2 = icmp_ne  i8 %tmp_18, i8 255" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 43 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.92ns)   --->   "%icmp_ln27_3 = icmp_eq  i23 %trunc_ln27_1, i23 0" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 44 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%or_ln27_1 = or i1 %icmp_ln27_3, i1 %icmp_ln27_2" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 45 'or' 'or_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %maxindex_2, i32 %maxindex_1_load" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 46 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%and_ln27 = and i1 %tmp_19, i1 %or_ln27" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 47 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_1 = and i1 %and_ln27, i1 %or_ln27_1" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 48 'and' 'and_ln27_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/4] (5.19ns)   --->   "%conv_i = sitofp i32 %zext_ln29" [Dense.cpp:29->CNN.cpp:51]   --->   Operation 49 'sitofp' 'conv_i' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.44ns)   --->   "%select_ln27 = select i1 %and_ln27_1, i32 %conv_i, i32 %conv6_i_load_1" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 50 'select' 'select_ln27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.44ns)   --->   "%maxindex_3 = select i1 %and_ln27_1, i32 %maxindex_2, i32 %maxindex_1_load" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 51 'select' 'maxindex_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln27 = store i32 %select_ln27, i32 %conv6_i" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 52 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln23 = store i32 %maxindex_3, i32 %maxindex_1" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 53 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body22.i" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 54 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ maxindex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_Dense]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv6_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
maxindex_1             (alloca           ) [ 01111]
conv6_i                (alloca           ) [ 01111]
i_2                    (alloca           ) [ 01000]
maxindex_read          (read             ) [ 00000]
store_ln26             (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln23             (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
i                      (load             ) [ 01100]
icmp_ln26              (icmp             ) [ 01110]
br_ln26                (br               ) [ 00000]
zext_ln29              (zext             ) [ 01111]
add_ln26               (add              ) [ 00000]
store_ln26             (store            ) [ 00000]
zext_ln26              (zext             ) [ 00000]
out_Dense_addr         (getelementptr    ) [ 01010]
maxindex_1_load        (load             ) [ 01001]
maxindex_2             (load             ) [ 01001]
conv6_i_load_1         (load             ) [ 00000]
specpipeline_ln23      (specpipeline     ) [ 00000]
speclooptripcount_ln23 (speclooptripcount) [ 00000]
specloopname_ln26      (specloopname     ) [ 00000]
bitcast_ln27           (bitcast          ) [ 00000]
tmp_s                  (partselect       ) [ 00000]
trunc_ln27             (trunc            ) [ 00000]
bitcast_ln27_1         (bitcast          ) [ 00000]
tmp_18                 (partselect       ) [ 00000]
trunc_ln27_1           (trunc            ) [ 00000]
icmp_ln27              (icmp             ) [ 00000]
icmp_ln27_1            (icmp             ) [ 00000]
or_ln27                (or               ) [ 00000]
icmp_ln27_2            (icmp             ) [ 00000]
icmp_ln27_3            (icmp             ) [ 00000]
or_ln27_1              (or               ) [ 00000]
tmp_19                 (fcmp             ) [ 00000]
and_ln27               (and              ) [ 00000]
and_ln27_1             (and              ) [ 00000]
conv_i                 (sitofp           ) [ 00000]
select_ln27            (select           ) [ 00000]
maxindex_3             (select           ) [ 00000]
store_ln27             (store            ) [ 00000]
store_ln23             (store            ) [ 00000]
br_ln26                (br               ) [ 00000]
conv6_i_load           (load             ) [ 00000]
write_ln0              (write            ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="maxindex">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxindex"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_Dense">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_Dense"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv6_i_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv6_i_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="maxindex_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="maxindex_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="conv6_i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv6_i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="maxindex_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maxindex_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="out_Dense_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="3" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_Dense_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="maxindex_2/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv_i/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln26_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln23_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln26_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln29_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln26_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln26_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln26_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="maxindex_1_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="maxindex_1_load/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="conv6_i_load_1_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="3"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv6_i_load_1/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="bitcast_ln27_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_s_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="0" index="3" bw="6" slack="0"/>
<pin id="151" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln27_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="bitcast_ln27_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_1/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_18_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="0" index="3" bw="6" slack="0"/>
<pin id="168" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln27_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln27_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln27_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="23" slack="0"/>
<pin id="185" dir="0" index="1" bw="23" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="or_ln27_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln27_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_2/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln27_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="23" slack="0"/>
<pin id="203" dir="0" index="1" bw="23" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_3/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="or_ln27_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_1/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="and_ln27_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln27_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_1/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln27_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="maxindex_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="0" index="2" bw="32" slack="1"/>
<pin id="237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxindex_3/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln27_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="3"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln23_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="3"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="conv6_i_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="2"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv6_i_load/3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="maxindex_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="maxindex_1 "/>
</bind>
</comp>

<comp id="260" class="1005" name="conv6_i_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv6_i "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="1"/>
<pin id="277" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="280" class="1005" name="icmp_ln26_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="2"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="284" class="1005" name="zext_ln29_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="289" class="1005" name="out_Dense_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="1"/>
<pin id="291" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_Dense_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="maxindex_1_load_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxindex_1_load "/>
</bind>
</comp>

<comp id="301" class="1005" name="maxindex_2_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxindex_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="44" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="58" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="125"><net_src comp="107" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="139"><net_src comp="136" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="143" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="176"><net_src comp="160" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="146" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="156" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="177" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="163" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="173" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="195" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="87" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="189" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="207" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="84" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="140" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="219" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="225" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="233" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="256"><net_src comp="46" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="263"><net_src comp="50" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="271"><net_src comp="54" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="278"><net_src comp="107" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="283"><net_src comp="110" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="116" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="292"><net_src comp="71" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="297"><net_src comp="136" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="304"><net_src comp="78" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="233" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv6_i_out | {3 }
 - Input state : 
	Port: CNN_Pipeline_loop_detect : maxindex | {1 }
	Port: CNN_Pipeline_loop_detect : out_Dense | {2 3 }
  - Chain level:
	State 1
		store_ln26 : 1
		store_ln0 : 1
		i : 1
		icmp_ln26 : 2
		br_ln26 : 3
		zext_ln29 : 2
		conv_i : 3
		add_ln26 : 2
		store_ln26 : 3
	State 2
		out_Dense_addr : 1
		maxindex_2 : 2
	State 3
		tmp_19 : 1
		write_ln0 : 1
	State 4
		tmp_s : 1
		trunc_ln27 : 1
		tmp_18 : 1
		trunc_ln27_1 : 1
		icmp_ln27 : 2
		icmp_ln27_1 : 2
		or_ln27 : 3
		icmp_ln27_2 : 2
		icmp_ln27_3 : 2
		or_ln27_1 : 3
		and_ln27 : 3
		and_ln27_1 : 3
		select_ln27 : 3
		maxindex_3 : 3
		store_ln27 : 4
		store_ln23 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln26_fu_110     |    0    |    10   |
|          |     icmp_ln27_fu_177     |    0    |    15   |
|   icmp   |    icmp_ln27_1_fu_183    |    0    |    30   |
|          |    icmp_ln27_2_fu_195    |    0    |    15   |
|          |    icmp_ln27_3_fu_201    |    0    |    30   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln27_fu_225    |    0    |    32   |
|          |     maxindex_3_fu_233    |    0    |    32   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln26_fu_121     |    0    |    10   |
|----------|--------------------------|---------|---------|
|    or    |      or_ln27_fu_189      |    0    |    2    |
|          |     or_ln27_1_fu_207     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |      and_ln27_fu_213     |    0    |    2    |
|          |     and_ln27_1_fu_219    |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   | maxindex_read_read_fu_58 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |   write_ln0_write_fu_64  |    0    |    0    |
|----------|--------------------------|---------|---------|
|  sitofp  |         grp_fu_84        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   fcmp   |         grp_fu_87        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln29_fu_116     |    0    |    0    |
|          |     zext_ln26_fu_132     |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_s_fu_146       |    0    |    0    |
|          |       tmp_18_fu_163      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln27_fu_156    |    0    |    0    |
|          |    trunc_ln27_1_fu_173   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   182   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    conv6_i_reg_260    |   32   |
|      i_2_reg_268      |    3   |
|       i_reg_275       |    3   |
|   icmp_ln26_reg_280   |    1   |
|maxindex_1_load_reg_294|   32   |
|   maxindex_1_reg_253  |   32   |
|   maxindex_2_reg_301  |   32   |
| out_Dense_addr_reg_289|    3   |
|   zext_ln29_reg_284   |   32   |
+-----------------------+--------+
|         Total         |   170  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_84    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_87    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_87    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   140  ||  1.708  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   182  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   170  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   170  |   218  |
+-----------+--------+--------+--------+
