#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 24 22:09:21 2020
# Process ID: 3598
# Current directory: /home/malak/sites/addproject
# Command line: vivado
# Log file: /home/malak/sites/addproject/vivado.log
# Journal file: /home/malak/sites/addproject/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/malak/sites/addproject/caesar_cipher/caesar_cipher.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/malak/sites/addproject/caesar_cipher/caeserEncoder_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6665.754 ; gain = 204.480 ; free physical = 118 ; free virtual = 4876
update_compile_order -fileset sources_1
close_project
create_project caeser_cipher_with_paths /home/malak/sites/addproject/caeser_cipher_with_paths -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
add_files -norecurse -scan_for_includes /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/new/FSM.v
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc
import_files -fileset constrs_1 /home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc
add_files -norecurse -scan_for_includes {/home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/keyboard/top.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_sync.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/mapto7bitacsii.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/keyboard/PS2Receiver.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/counter.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/VGASYS.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/keyboard/debouncer.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/caeserEncoder.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_image.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/caeserDecoder.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/font_rom.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_console.v}
import_files -norecurse {/home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/keyboard/top.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_sync.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/mapto7bitacsii.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/keyboard/PS2Receiver.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/counter.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/VGASYS.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/keyboard/debouncer.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/caeserEncoder.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_image.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/caeserDecoder.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/font_rom.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_console.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:09 . Memory (MB): peak = 402.605 ; gain = 0.000 ; free physical = 733 ; free virtual = 3990
INFO: [Common 17-206] Exiting Webtalk at Sun May 24 23:19:36 2020...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 6898.445 ; gain = 0.000 ; free physical = 844 ; free virtual = 4101
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 7026.270 ; gain = 127.824 ; free physical = 731 ; free virtual = 4043
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {/home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/caeserDecoder_tb.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/caeserEncoder_tb.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/top_tb.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/top2_tb.v}
import_files -fileset sim_1 -norecurse {/home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/caeserDecoder_tb.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/caeserEncoder_tb.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/top_tb.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/top2_tb.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 24 23:31:56 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 402.605 ; gain = 0.000 ; free physical = 587 ; free virtual = 3952
INFO: [Common 17-206] Exiting Webtalk at Sun May 24 23:31:56 2020...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 7028.691 ; gain = 0.000 ; free physical = 711 ; free virtual = 4075
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 7145.551 ; gain = 116.859 ; free physical = 700 ; free virtual = 4069
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7145.551 ; gain = 0.000 ; free physical = 730 ; free virtual = 4107
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7180.469 ; gain = 34.918 ; free physical = 711 ; free virtual = 4098
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7193.477 ; gain = 13.008 ; free physical = 717 ; free virtual = 4123
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7201.480 ; gain = 8.004 ; free physical = 709 ; free virtual = 4114
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7209.484 ; gain = 8.004 ; free physical = 709 ; free virtual = 4116
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7217.488 ; gain = 8.004 ; free physical = 714 ; free virtual = 4119
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7225.492 ; gain = 8.004 ; free physical = 711 ; free virtual = 4103
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-2561] illegal value for time literal 2ns, must be 1, 10 or 100. [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:1]
INFO: [VRFC 10-311] analyzing module top_tb
ERROR: [VRFC 10-2865] module 'top_tb' ignored due to previous errors [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7241.500 ; gain = 16.008 ; free physical = 691 ; free virtual = 4083
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:171]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:171]
ERROR: [VRFC 10-2865] module 'top_tb' ignored due to previous errors [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7275.516 ; gain = 34.016 ; free physical = 693 ; free virtual = 4090
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7283.520 ; gain = 8.004 ; free physical = 708 ; free virtual = 4100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7291.523 ; gain = 8.004 ; free physical = 704 ; free virtual = 4098
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'present_state' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
WARNING: [VRFC 10-3029] 'present_state' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:97]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7323.539 ; gain = 32.016 ; free physical = 732 ; free virtual = 3801
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'present_state' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
WARNING: [VRFC 10-3029] 'present_state' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:97]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7331.543 ; gain = 8.004 ; free physical = 740 ; free virtual = 3811
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'present_state' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
WARNING: [VRFC 10-3029] 'present_state' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:97]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7347.551 ; gain = 16.008 ; free physical = 736 ; free virtual = 3809
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'present_state' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
WARNING: [VRFC 10-3029] 'present_state' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:99]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7379.566 ; gain = 32.016 ; free physical = 737 ; free virtual = 3798
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'present_state' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
WARNING: [VRFC 10-3029] 'present_state' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:99]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7411.582 ; gain = 32.016 ; free physical = 595 ; free virtual = 3755
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'present_state' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
WARNING: [VRFC 10-3029] 'present_state' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:99]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7411.582 ; gain = 0.000 ; free physical = 604 ; free virtual = 3753
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'present_state' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
WARNING: [VRFC 10-3029] 'present_state' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:114]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7427.590 ; gain = 16.008 ; free physical = 604 ; free virtual = 3754
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'present_state' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
WARNING: [VRFC 10-3029] 'present_state' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:114]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7443.598 ; gain = 16.008 ; free physical = 599 ; free virtual = 3747
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'present_state' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
WARNING: [VRFC 10-3029] 'present_state' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:114]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7459.605 ; gain = 16.008 ; free physical = 559 ; free virtual = 3737
