/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [11:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_93z;
  reg [8:0] celloutsig_0_94z;
  wire [2:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[41] | in_data[74]);
  assign celloutsig_1_10z = ~(celloutsig_1_2z | celloutsig_1_0z[3]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z[0] | celloutsig_0_3z[7]) & celloutsig_0_1z[3]);
  assign celloutsig_0_7z = ~((celloutsig_0_5z | celloutsig_0_0z) & celloutsig_0_3z[6]);
  assign celloutsig_0_8z = ~((celloutsig_0_5z | celloutsig_0_5z) & celloutsig_0_4z);
  assign celloutsig_1_2z = ~((in_data[112] | celloutsig_1_0z[4]) & celloutsig_1_0z[7]);
  assign celloutsig_1_8z = ~((celloutsig_1_7z[6] | celloutsig_1_4z) & celloutsig_1_5z);
  assign celloutsig_1_14z = ~((celloutsig_1_1z | celloutsig_1_0z[7]) & celloutsig_1_0z[0]);
  assign celloutsig_1_15z = celloutsig_1_10z | celloutsig_1_14z;
  assign celloutsig_0_30z = { celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_8z } + { in_data[67:61], celloutsig_0_17z, celloutsig_0_26z };
  assign celloutsig_0_12z = celloutsig_0_2z[4:1] + { celloutsig_0_3z[9:7], celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_9z + { celloutsig_0_3z[9:8], celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z[1:0], celloutsig_0_1z } > { celloutsig_0_3z[8:6], celloutsig_0_3z[9:7] };
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_0z } <= { celloutsig_0_10z[6:5], celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_8z } <= { celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_1_1z = celloutsig_1_0z[7:1] || celloutsig_1_0z[7:1];
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z } || { celloutsig_1_7z[8], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_93z = celloutsig_0_53z < { celloutsig_0_26z, celloutsig_0_20z };
  assign celloutsig_1_6z = { in_data[136], celloutsig_1_4z, celloutsig_1_4z } < { celloutsig_1_0z[1], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_7z[2:1], celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z } < { celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_15z } < { in_data[94:83], celloutsig_0_3z[9:6], celloutsig_0_3z[9:6], celloutsig_0_3z[9:8], celloutsig_0_13z };
  assign celloutsig_0_49z = ~ { celloutsig_0_18z[1], celloutsig_0_30z };
  assign celloutsig_0_6z = ~ in_data[67:65];
  assign celloutsig_1_0z = ~ in_data[171:164];
  assign celloutsig_1_7z = ~ { celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_26z = ~ { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_1_5z = & { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, in_data[135:108] };
  assign celloutsig_0_20z = & celloutsig_0_15z[8:4];
  assign celloutsig_0_1z = { in_data[3:1], celloutsig_0_0z } <<< in_data[59:56];
  assign celloutsig_0_15z = { celloutsig_0_6z[2], celloutsig_0_2z, celloutsig_0_0z } <<< { celloutsig_0_2z[5:2], celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_18z = celloutsig_0_6z <<< { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_53z = { in_data[86:84], celloutsig_0_46z } ~^ celloutsig_0_30z[6:3];
  assign celloutsig_0_9z = celloutsig_0_1z[2:0] ~^ { celloutsig_0_3z[6], celloutsig_0_3z[9:8] };
  assign celloutsig_0_10z = { celloutsig_0_1z[2:1], celloutsig_0_5z, celloutsig_0_1z } ~^ { in_data[65:61], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[19:13] ~^ { in_data[73:72], celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_94z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_94z = celloutsig_0_49z[10:2];
  assign celloutsig_0_46z = ~((celloutsig_0_16z & celloutsig_0_30z[10]) | (celloutsig_0_8z & celloutsig_0_2z[3]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_0z[1]) | (celloutsig_1_2z & celloutsig_1_0z[3]));
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_0z[2]) | (celloutsig_1_0z[5] & celloutsig_1_1z));
  assign celloutsig_1_11z = ~((celloutsig_1_4z & celloutsig_1_2z) | (celloutsig_1_10z & celloutsig_1_1z));
  assign celloutsig_0_11z = ~((celloutsig_0_10z[0] & celloutsig_0_10z[6]) | (celloutsig_0_7z & celloutsig_0_4z));
  assign celloutsig_1_19z = ~((celloutsig_1_0z[0] & celloutsig_1_0z[2]) | (in_data[189] & celloutsig_1_2z));
  assign celloutsig_0_17z = ~((celloutsig_0_0z & celloutsig_0_5z) | (celloutsig_0_15z[7] & celloutsig_0_14z[2]));
  assign { celloutsig_0_3z[7:6], celloutsig_0_3z[9:8] } = ~ celloutsig_0_1z;
  assign celloutsig_0_3z[5:0] = { celloutsig_0_3z[9:6], celloutsig_0_3z[9:8] };
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
