FIRRTL version 1.2.0
circuit Decode :
  module Decode :
    input clock : Clock
    input reset : UInt<1>
    input io_instruction : UInt<32> @[src/main/scala/core/Decode.scala 11:14]
    output io_regs_reg1_read_address : UInt<5> @[src/main/scala/core/Decode.scala 11:14]
    output io_regs_reg2_read_address : UInt<5> @[src/main/scala/core/Decode.scala 11:14]
    output io_ex_immediate : UInt<32> @[src/main/scala/core/Decode.scala 11:14]
    output io_ex_aluop1_source : UInt<1> @[src/main/scala/core/Decode.scala 11:14]
    output io_ex_aluop2_source : UInt<1> @[src/main/scala/core/Decode.scala 11:14]
    output io_memory_read_enable : UInt<1> @[src/main/scala/core/Decode.scala 11:14]
    output io_memory_write_enable : UInt<1> @[src/main/scala/core/Decode.scala 11:14]
    output io_wb_reg_write_source : UInt<2> @[src/main/scala/core/Decode.scala 11:14]
    output io_reg_write_enable : UInt<1> @[src/main/scala/core/Decode.scala 11:14]
    output io_reg_write_address : UInt<5> @[src/main/scala/core/Decode.scala 11:14]

    node opcode = bits(io_instruction, 6, 0) @[src/main/scala/core/Decode.scala 25:30]
    node funct3 = bits(io_instruction, 14, 12) @[src/main/scala/core/Decode.scala 26:30]
    node funct7 = bits(io_instruction, 31, 25) @[src/main/scala/core/Decode.scala 27:30]
    node rd = bits(io_instruction, 11, 7) @[src/main/scala/core/Decode.scala 28:30]
    node rs1 = bits(io_instruction, 19, 15) @[src/main/scala/core/Decode.scala 29:30]
    node rs2 = bits(io_instruction, 24, 20) @[src/main/scala/core/Decode.scala 30:30]
    node _io_regs_reg1_read_address_T = eq(opcode, UInt<6>("h37")) @[src/main/scala/core/Decode.scala 32:43]
    node _io_regs_reg1_read_address_T_1 = mux(_io_regs_reg1_read_address_T, UInt<5>("h0"), rs1) @[src/main/scala/core/Decode.scala 32:35]
    node _immediate_T = bits(io_instruction, 31, 31) @[src/main/scala/core/Decode.scala 34:64]
    node _immediate_T_1 = mux(_immediate_T, UInt<20>("hfffff"), UInt<20>("h0")) @[src/main/scala/core/Decode.scala 34:45]
    node _immediate_T_2 = bits(io_instruction, 31, 20) @[src/main/scala/core/Decode.scala 34:85]
    node _immediate_T_3 = cat(_immediate_T_1, _immediate_T_2) @[src/main/scala/core/Decode.scala 34:40]
    node _immediate_T_4 = bits(io_instruction, 31, 31) @[src/main/scala/core/Decode.scala 36:56]
    node _immediate_T_5 = mux(_immediate_T_4, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/core/Decode.scala 36:37]
    node _immediate_T_6 = bits(io_instruction, 30, 20) @[src/main/scala/core/Decode.scala 36:77]
    node _immediate_T_7 = cat(_immediate_T_5, _immediate_T_6) @[src/main/scala/core/Decode.scala 36:32]
    node _immediate_T_8 = bits(io_instruction, 31, 31) @[src/main/scala/core/Decode.scala 37:56]
    node _immediate_T_9 = mux(_immediate_T_8, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/core/Decode.scala 37:37]
    node _immediate_T_10 = bits(io_instruction, 30, 20) @[src/main/scala/core/Decode.scala 37:77]
    node _immediate_T_11 = cat(_immediate_T_9, _immediate_T_10) @[src/main/scala/core/Decode.scala 37:32]
    node _immediate_T_12 = bits(io_instruction, 31, 31) @[src/main/scala/core/Decode.scala 38:56]
    node _immediate_T_13 = mux(_immediate_T_12, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/core/Decode.scala 38:37]
    node _immediate_T_14 = bits(io_instruction, 30, 20) @[src/main/scala/core/Decode.scala 38:77]
    node _immediate_T_15 = cat(_immediate_T_13, _immediate_T_14) @[src/main/scala/core/Decode.scala 38:32]
    node _immediate_T_16 = bits(io_instruction, 31, 31) @[src/main/scala/core/Decode.scala 39:56]
    node _immediate_T_17 = mux(_immediate_T_16, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/core/Decode.scala 39:37]
    node _immediate_T_18 = bits(io_instruction, 30, 25) @[src/main/scala/core/Decode.scala 39:77]
    node _immediate_T_19 = bits(io_instruction, 11, 7) @[src/main/scala/core/Decode.scala 39:101]
    node immediate_hi = cat(_immediate_T_17, _immediate_T_18) @[src/main/scala/core/Decode.scala 39:32]
    node _immediate_T_20 = cat(immediate_hi, _immediate_T_19) @[src/main/scala/core/Decode.scala 39:32]
    node _immediate_T_21 = bits(io_instruction, 31, 31) @[src/main/scala/core/Decode.scala 41:32]
    node _immediate_T_22 = mux(_immediate_T_21, UInt<20>("hfffff"), UInt<20>("h0")) @[src/main/scala/core/Decode.scala 41:13]
    node _immediate_T_23 = bits(io_instruction, 7, 7) @[src/main/scala/core/Decode.scala 42:23]
    node _immediate_T_24 = bits(io_instruction, 30, 25) @[src/main/scala/core/Decode.scala 43:23]
    node _immediate_T_25 = bits(io_instruction, 11, 8) @[src/main/scala/core/Decode.scala 44:23]
    node immediate_lo = cat(_immediate_T_25, UInt<1>("h0")) @[src/main/scala/core/Decode.scala 40:32]
    node immediate_hi_hi = cat(_immediate_T_22, _immediate_T_23) @[src/main/scala/core/Decode.scala 40:32]
    node immediate_hi_1 = cat(immediate_hi_hi, _immediate_T_24) @[src/main/scala/core/Decode.scala 40:32]
    node _immediate_T_26 = cat(immediate_hi_1, immediate_lo) @[src/main/scala/core/Decode.scala 40:32]
    node _immediate_T_27 = bits(io_instruction, 31, 12) @[src/main/scala/core/Decode.scala 47:47]
    node _immediate_T_28 = cat(_immediate_T_27, UInt<12>("h0")) @[src/main/scala/core/Decode.scala 47:32]
    node _immediate_T_29 = bits(io_instruction, 31, 12) @[src/main/scala/core/Decode.scala 48:47]
    node _immediate_T_30 = cat(_immediate_T_29, UInt<12>("h0")) @[src/main/scala/core/Decode.scala 48:32]
    node _immediate_T_31 = bits(io_instruction, 31, 31) @[src/main/scala/core/Decode.scala 51:32]
    node _immediate_T_32 = mux(_immediate_T_31, UInt<12>("hfff"), UInt<12>("h0")) @[src/main/scala/core/Decode.scala 51:13]
    node _immediate_T_33 = bits(io_instruction, 19, 12) @[src/main/scala/core/Decode.scala 52:23]
    node _immediate_T_34 = bits(io_instruction, 20, 20) @[src/main/scala/core/Decode.scala 53:23]
    node _immediate_T_35 = bits(io_instruction, 30, 21) @[src/main/scala/core/Decode.scala 54:23]
    node immediate_lo_1 = cat(_immediate_T_35, UInt<1>("h0")) @[src/main/scala/core/Decode.scala 50:30]
    node immediate_hi_hi_1 = cat(_immediate_T_32, _immediate_T_33) @[src/main/scala/core/Decode.scala 50:30]
    node immediate_hi_2 = cat(immediate_hi_hi_1, _immediate_T_34) @[src/main/scala/core/Decode.scala 50:30]
    node _immediate_T_36 = cat(immediate_hi_2, immediate_lo_1) @[src/main/scala/core/Decode.scala 50:30]
    node _immediate_T_37 = eq(UInt<5>("h13"), opcode) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_38 = mux(_immediate_T_37, _immediate_T_7, _immediate_T_3) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_39 = eq(UInt<2>("h3"), opcode) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_40 = mux(_immediate_T_39, _immediate_T_11, _immediate_T_38) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_41 = eq(UInt<7>("h67"), opcode) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_42 = mux(_immediate_T_41, _immediate_T_15, _immediate_T_40) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_43 = eq(UInt<6>("h23"), opcode) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_44 = mux(_immediate_T_43, _immediate_T_20, _immediate_T_42) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_45 = eq(UInt<7>("h63"), opcode) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_46 = mux(_immediate_T_45, _immediate_T_26, _immediate_T_44) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_47 = eq(UInt<6>("h37"), opcode) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_48 = mux(_immediate_T_47, _immediate_T_28, _immediate_T_46) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_49 = eq(UInt<5>("h17"), opcode) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_50 = mux(_immediate_T_49, _immediate_T_30, _immediate_T_48) @[src/main/scala/core/Decode.scala 34:95]
    node _immediate_T_51 = eq(UInt<7>("h6f"), opcode) @[src/main/scala/core/Decode.scala 34:95]
    node immediate = mux(_immediate_T_51, _immediate_T_36, _immediate_T_50) @[src/main/scala/core/Decode.scala 34:95]
    node _io_ex_aluop1_source_T = eq(opcode, UInt<5>("h17")) @[src/main/scala/core/Decode.scala 61:12]
    node _io_ex_aluop1_source_T_1 = eq(opcode, UInt<7>("h63")) @[src/main/scala/core/Decode.scala 61:45]
    node _io_ex_aluop1_source_T_2 = or(_io_ex_aluop1_source_T, _io_ex_aluop1_source_T_1) @[src/main/scala/core/Decode.scala 61:35]
    node _io_ex_aluop1_source_T_3 = eq(opcode, UInt<7>("h6f")) @[src/main/scala/core/Decode.scala 61:78]
    node _io_ex_aluop1_source_T_4 = or(_io_ex_aluop1_source_T_2, _io_ex_aluop1_source_T_3) @[src/main/scala/core/Decode.scala 61:68]
    node _io_ex_aluop1_source_T_5 = mux(_io_ex_aluop1_source_T_4, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/core/Decode.scala 60:29]
    node _io_ex_aluop2_source_T = eq(opcode, UInt<6>("h33")) @[src/main/scala/core/Decode.scala 74:12]
    node _io_ex_aluop2_source_T_1 = mux(_io_ex_aluop2_source_T, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/core/Decode.scala 73:29]
    node _io_memory_read_enable_T = eq(opcode, UInt<2>("h3")) @[src/main/scala/core/Decode.scala 80:12]
    node _io_memory_read_enable_T_1 = mux(_io_memory_read_enable_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/core/Decode.scala 79:31]
    node _io_memory_write_enable_T = eq(opcode, UInt<6>("h23")) @[src/main/scala/core/Decode.scala 86:12]
    node _io_memory_write_enable_T_1 = mux(_io_memory_write_enable_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/core/Decode.scala 85:32]
    node _io_wb_reg_write_source_T = eq(opcode, UInt<6>("h33")) @[src/main/scala/core/Decode.scala 94:15]
    node _io_wb_reg_write_source_T_1 = eq(opcode, UInt<5>("h13")) @[src/main/scala/core/Decode.scala 95:18]
    node _io_wb_reg_write_source_T_2 = or(_io_wb_reg_write_source_T, _io_wb_reg_write_source_T_1) @[src/main/scala/core/Decode.scala 95:8]
    node _io_wb_reg_write_source_T_3 = eq(opcode, UInt<6>("h37")) @[src/main/scala/core/Decode.scala 96:18]
    node _io_wb_reg_write_source_T_4 = or(_io_wb_reg_write_source_T_2, _io_wb_reg_write_source_T_3) @[src/main/scala/core/Decode.scala 96:8]
    node _io_wb_reg_write_source_T_5 = eq(opcode, UInt<5>("h17")) @[src/main/scala/core/Decode.scala 97:18]
    node _io_wb_reg_write_source_T_6 = or(_io_wb_reg_write_source_T_4, _io_wb_reg_write_source_T_5) @[src/main/scala/core/Decode.scala 97:8]
    node _io_wb_reg_write_source_T_7 = eq(opcode, UInt<7>("h6f")) @[src/main/scala/core/Decode.scala 98:15]
    node _io_wb_reg_write_source_T_8 = eq(opcode, UInt<7>("h67")) @[src/main/scala/core/Decode.scala 99:18]
    node _io_wb_reg_write_source_T_9 = or(_io_wb_reg_write_source_T_7, _io_wb_reg_write_source_T_8) @[src/main/scala/core/Decode.scala 99:8]
    node _io_wb_reg_write_source_T_10 = eq(opcode, UInt<2>("h3")) @[src/main/scala/core/Decode.scala 100:15]
    node _io_wb_reg_write_source_T_11 = mux(_io_wb_reg_write_source_T_10, UInt<2>("h1"), UInt<2>("h0")) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _io_wb_reg_write_source_T_12 = mux(_io_wb_reg_write_source_T_9, UInt<2>("h3"), _io_wb_reg_write_source_T_11) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _io_wb_reg_write_source_T_13 = mux(_io_wb_reg_write_source_T_6, UInt<2>("h0"), _io_wb_reg_write_source_T_12) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _io_reg_write_enable_T = eq(opcode, UInt<6>("h33")) @[src/main/scala/core/Decode.scala 104:35]
    node _io_reg_write_enable_T_1 = eq(opcode, UInt<5>("h13")) @[src/main/scala/core/Decode.scala 105:38]
    node _io_reg_write_enable_T_2 = or(_io_reg_write_enable_T, _io_reg_write_enable_T_1) @[src/main/scala/core/Decode.scala 105:27]
    node _io_reg_write_enable_T_3 = eq(opcode, UInt<2>("h3")) @[src/main/scala/core/Decode.scala 106:38]
    node _io_reg_write_enable_T_4 = or(_io_reg_write_enable_T_2, _io_reg_write_enable_T_3) @[src/main/scala/core/Decode.scala 106:27]
    node _io_reg_write_enable_T_5 = eq(opcode, UInt<5>("h17")) @[src/main/scala/core/Decode.scala 107:38]
    node _io_reg_write_enable_T_6 = or(_io_reg_write_enable_T_4, _io_reg_write_enable_T_5) @[src/main/scala/core/Decode.scala 107:27]
    node _io_reg_write_enable_T_7 = eq(opcode, UInt<6>("h37")) @[src/main/scala/core/Decode.scala 108:38]
    node _io_reg_write_enable_T_8 = or(_io_reg_write_enable_T_6, _io_reg_write_enable_T_7) @[src/main/scala/core/Decode.scala 108:27]
    node _io_reg_write_enable_T_9 = eq(opcode, UInt<7>("h6f")) @[src/main/scala/core/Decode.scala 109:38]
    node _io_reg_write_enable_T_10 = or(_io_reg_write_enable_T_8, _io_reg_write_enable_T_9) @[src/main/scala/core/Decode.scala 109:27]
    node _io_reg_write_enable_T_11 = eq(opcode, UInt<7>("h67")) @[src/main/scala/core/Decode.scala 110:38]
    node _io_reg_write_enable_T_12 = or(_io_reg_write_enable_T_10, _io_reg_write_enable_T_11) @[src/main/scala/core/Decode.scala 110:27]
    io_regs_reg1_read_address <= _io_regs_reg1_read_address_T_1 @[src/main/scala/core/Decode.scala 32:29]
    io_regs_reg2_read_address <= rs2 @[src/main/scala/core/Decode.scala 33:29]
    io_ex_immediate <= immediate @[src/main/scala/core/Decode.scala 59:19]
    io_ex_aluop1_source <= _io_ex_aluop1_source_T_5 @[src/main/scala/core/Decode.scala 60:23]
    io_ex_aluop2_source <= _io_ex_aluop2_source_T_1 @[src/main/scala/core/Decode.scala 73:23]
    io_memory_read_enable <= _io_memory_read_enable_T_1 @[src/main/scala/core/Decode.scala 79:25]
    io_memory_write_enable <= _io_memory_write_enable_T_1 @[src/main/scala/core/Decode.scala 85:26]
    io_wb_reg_write_source <= _io_wb_reg_write_source_T_13 @[src/main/scala/core/Decode.scala 91:26]
    io_reg_write_enable <= _io_reg_write_enable_T_12 @[src/main/scala/core/Decode.scala 104:23]
    io_reg_write_address <= rd @[src/main/scala/core/Decode.scala 112:24]
