{
  "Top": "ethernet_frame_padding_512",
  "RtlTop": "ethernet_frame_padding_512",
  "RtlPrefix": "",
  "RtlSubPrefix": "ethernet_frame_padding_512_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu3p",
    "Package": "-ffvc1517",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "s_axis": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axis",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "m_axis": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axis",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name {Ethernet Frame Padding 512}",
      "config_export -format=ip_catalog",
      "config_export -vendor=ethz.systems.fpga",
      "config_export -version=0.1"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ethernet_frame_padding_512"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.2",
    "Uncertainty": "0.864",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "17"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.200 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "ethz.systems.fpga",
    "Library": "hls",
    "Name": "ethernet_frame_padding_512",
    "Version": "0.1",
    "DisplayName": "Ethernet Frame Padding 512",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "ethz_systems_fpga_hls_ethernet_frame_padding_512_0_1.zip"
  },
  "Files": {
    "CSource": ["\/home\/haiyang3\/eth-axi-streamer\/fpga-network-stack\/hls\/ethernet_frame_padding_512\/ethernet_frame_padding_512.cpp"],
    "Vhdl": [
      "impl\/vhdl\/ethernet_frame_padding_512_regslice_both.vhd",
      "impl\/vhdl\/ethernet_frame_padding_512.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ethernet_frame_padding_512_regslice_both.v",
      "impl\/verilog\/ethernet_frame_padding_512.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/ethernet_frame_padding_512.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/haiyang3\/eth-axi-streamer\/fpga-network-stack\/build\/hls\/ethernet_frame_padding_512\/ethernet_frame_padding_512_prj\/solution1\/.debug\/ethernet_frame_padding_512.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axis:m_axis",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "m_axis": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "512",
      "portPrefix": "m_axis_",
      "ports": [
        "m_axis_TDATA",
        "m_axis_TKEEP",
        "m_axis_TLAST",
        "m_axis_TREADY",
        "m_axis_TSTRB",
        "m_axis_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "m_axis"
        }]
    },
    "s_axis": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "512",
      "portPrefix": "s_axis_",
      "ports": [
        "s_axis_TDATA",
        "s_axis_TKEEP",
        "s_axis_TLAST",
        "s_axis_TREADY",
        "s_axis_TSTRB",
        "s_axis_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "s_axis"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "s_axis_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axis_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_TKEEP": {
      "dir": "in",
      "width": "64"
    },
    "s_axis_TSTRB": {
      "dir": "in",
      "width": "64"
    },
    "m_axis_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axis_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axis_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_TKEEP": {
      "dir": "out",
      "width": "64"
    },
    "m_axis_TSTRB": {
      "dir": "out",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "ethernet_frame_padding_512"},
    "Info": {"ethernet_frame_padding_512": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"ethernet_frame_padding_512": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "1",
          "PipelineDepth": "18",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.20",
          "Uncertainty": "0.86",
          "Estimate": "2.312"
        },
        "Area": {
          "FF": "19558",
          "AVAIL_FF": "788160",
          "UTIL_FF": "2",
          "LUT": "31778",
          "AVAIL_LUT": "394080",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1440",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2280",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-07-19 05:55:48 CDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
