Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  6 06:37:54 2024
| Host         : DESKTOP-JBTK6O5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.926        0.000                      0                  207        0.036        0.000                      0                  207        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz           1.926        0.000                      0                  207        0.036        0.000                      0                  207        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk100MHz                   
(none)                      clk100MHz     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :            0  Failing Endpoints,  Worst Slack        1.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/phase_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        8.294ns  (logic 1.715ns (20.682%)  route 6.579ns (79.318%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     8.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.762 f  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          4.408    13.170    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT2 (Prop_lut2_I0_O)        0.124    13.294 r  hdmi_ctrl_inst/hdmi_stream_inst/phase[0]_i_1/O
                         net (fo=1, routed)           0.000    13.294    hdmi_ctrl_inst/hdmi_stream_inst/phase[0]_i_1_n_0
    SLICE_X108Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/phase_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          1.695    15.178    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/phase_reg[0]/C
                         clock pessimism              0.000    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X108Y39        FDCE (Setup_fdce_C_D)        0.077    15.220    hdmi_ctrl_inst/hdmi_stream_inst/phase_reg[0]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        7.647ns  (logic 1.715ns (22.433%)  route 5.932ns (77.567%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     8.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.762 f  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          2.526    11.288    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT6 (Prop_lut6_I1_O)        0.124    11.412 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.235    12.647    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X108Y41        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          1.696    15.179    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]/C
                         clock pessimism              0.000    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X108Y41        FDCE (Setup_fdce_C_CE)      -0.169    14.975    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        7.647ns  (logic 1.715ns (22.433%)  route 5.932ns (77.567%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     8.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.762 f  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          2.526    11.288    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT6 (Prop_lut6_I1_O)        0.124    11.412 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.235    12.647    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X108Y41        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          1.696    15.179    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[6]/C
                         clock pessimism              0.000    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X108Y41        FDCE (Setup_fdce_C_CE)      -0.169    14.975    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        7.647ns  (logic 1.715ns (22.433%)  route 5.932ns (77.567%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     8.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.762 f  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          2.526    11.288    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT6 (Prop_lut6_I1_O)        0.124    11.412 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.235    12.647    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X108Y41        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          1.696    15.179    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/C
                         clock pessimism              0.000    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X108Y41        FDCE (Setup_fdce_C_CE)      -0.169    14.975    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        7.510ns  (logic 1.715ns (22.841%)  route 5.795ns (77.159%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     8.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.762 f  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          2.526    11.288    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT6 (Prop_lut6_I1_O)        0.124    11.412 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.098    12.510    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y41        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          1.696    15.179    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/C
                         clock pessimism              0.000    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X107Y41        FDCE (Setup_fdce_C_CE)      -0.205    14.939    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        7.510ns  (logic 1.715ns (22.841%)  route 5.795ns (77.159%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     8.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.762 f  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          2.526    11.288    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT6 (Prop_lut6_I1_O)        0.124    11.412 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.098    12.510    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y41        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          1.696    15.179    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/C
                         clock pessimism              0.000    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X107Y41        FDCE (Setup_fdce_C_CE)      -0.205    14.939    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        7.510ns  (logic 1.715ns (22.841%)  route 5.795ns (77.159%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     8.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.762 f  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          2.526    11.288    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT6 (Prop_lut6_I1_O)        0.124    11.412 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.098    12.510    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y41        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          1.696    15.179    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/C
                         clock pessimism              0.000    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X107Y41        FDCE (Setup_fdce_C_CE)      -0.205    14.939    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        7.510ns  (logic 1.715ns (22.841%)  route 5.795ns (77.159%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     8.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.762 f  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          2.526    11.288    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT6 (Prop_lut6_I1_O)        0.124    11.412 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.098    12.510    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y41        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          1.696    15.179    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/C
                         clock pessimism              0.000    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X107Y41        FDCE (Setup_fdce_C_CE)      -0.205    14.939    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        7.510ns  (logic 1.715ns (22.841%)  route 5.795ns (77.159%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     8.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.762 f  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          2.526    11.288    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT6 (Prop_lut6_I1_O)        0.124    11.412 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.098    12.510    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y41        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          1.696    15.179    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/C
                         clock pessimism              0.000    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X107Y41        FDCE (Setup_fdce_C_CE)      -0.205    14.939    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        7.510ns  (logic 1.715ns (22.841%)  route 5.795ns (77.159%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     8.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.762 f  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          2.526    11.288    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT6 (Prop_lut6_I1_O)        0.124    11.412 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.098    12.510    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y41        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          1.696    15.179    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/C
                         clock pessimism              0.000    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X107Y41        FDCE (Setup_fdce_C_CE)      -0.205    14.939    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  2.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.329ns (15.410%)  route 1.807ns (84.590%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.801     1.749    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_1/O
                         net (fo=16, routed)          0.342     2.136    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt0
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]/C
                         clock pessimism              0.000     2.103    
                         clock uncertainty            0.035     2.138    
    SLICE_X111Y39        FDCE (Hold_fdce_C_CE)       -0.039     2.099    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.329ns (15.410%)  route 1.807ns (84.590%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.801     1.749    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_1/O
                         net (fo=16, routed)          0.342     2.136    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt0
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[2]/C
                         clock pessimism              0.000     2.103    
                         clock uncertainty            0.035     2.138    
    SLICE_X111Y39        FDCE (Hold_fdce_C_CE)       -0.039     2.099    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.329ns (15.410%)  route 1.807ns (84.590%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.801     1.749    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_1/O
                         net (fo=16, routed)          0.342     2.136    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt0
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[3]/C
                         clock pessimism              0.000     2.103    
                         clock uncertainty            0.035     2.138    
    SLICE_X111Y39        FDCE (Hold_fdce_C_CE)       -0.039     2.099    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.329ns (15.410%)  route 1.807ns (84.590%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.801     1.749    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_1/O
                         net (fo=16, routed)          0.342     2.136    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt0
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[4]/C
                         clock pessimism              0.000     2.103    
                         clock uncertainty            0.035     2.138    
    SLICE_X111Y39        FDCE (Hold_fdce_C_CE)       -0.039     2.099    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.329ns (15.410%)  route 1.807ns (84.590%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.801     1.749    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_1/O
                         net (fo=16, routed)          0.342     2.136    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt0
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[5]/C
                         clock pessimism              0.000     2.103    
                         clock uncertainty            0.035     2.138    
    SLICE_X111Y39        FDCE (Hold_fdce_C_CE)       -0.039     2.099    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.329ns (15.410%)  route 1.807ns (84.590%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.801     1.749    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_1/O
                         net (fo=16, routed)          0.342     2.136    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt0
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[7]/C
                         clock pessimism              0.000     2.103    
                         clock uncertainty            0.035     2.138    
    SLICE_X111Y39        FDCE (Hold_fdce_C_CE)       -0.039     2.099    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.329ns (15.410%)  route 1.807ns (84.590%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.801     1.749    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_1/O
                         net (fo=16, routed)          0.342     2.136    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt0
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[8]/C
                         clock pessimism              0.000     2.103    
                         clock uncertainty            0.035     2.138    
    SLICE_X111Y39        FDCE (Hold_fdce_C_CE)       -0.039     2.099    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.329ns (15.010%)  route 1.864ns (84.990%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.801     1.749    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_1/O
                         net (fo=16, routed)          0.399     2.193    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt0
    SLICE_X111Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.910     2.104    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X111Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X111Y40        FDCE (Hold_fdce_C_CE)       -0.039     2.100    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.329ns (15.010%)  route 1.864ns (84.990%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.801     1.749    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_1/O
                         net (fo=16, routed)          0.399     2.193    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt0
    SLICE_X111Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.910     2.104    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X111Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X111Y40        FDCE (Hold_fdce_C_CE)       -0.039     2.100    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.329ns (15.010%)  route 1.864ns (84.990%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.801     1.749    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y39        LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_1/O
                         net (fo=16, routed)          0.399     2.193    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt0
    SLICE_X111Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.910     2.104    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X111Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X111Y40        FDCE (Hold_fdce_C_CE)       -0.039     2.100    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  hdmi_ctrl_inst/BUFG_inst_1/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  hdmi_ctrl_inst/BUFG_inst_2/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X109Y39  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y39  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y39  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y39  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y39  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y39  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_DE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.422ns  (logic 4.665ns (44.757%)  route 5.758ns (55.243%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.879     5.641    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y46        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.518     6.159 f  hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/Q
                         net (fo=27, routed)          1.429     7.589    hdmi_ctrl_inst/i2c_stream_inst/st_reg_n_0_[0]
    SLICE_X112Y45        LUT5 (Prop_lut5_I2_O)        0.150     7.739 r  hdmi_ctrl_inst/i2c_stream_inst/BUFG_inst_fin_i_1/O
                         net (fo=2, routed)           0.864     8.603    hdmi_ctrl_inst/hdmi_stream_inst/lopt
    SLICE_X109Y40        LUT6 (Prop_lut6_I3_O)        0.348     8.951 f  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.964     9.915    hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_3_n_0
    SLICE_X109Y41        LUT6 (Prop_lut6_I4_O)        0.124    10.039 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.500    12.539    HD_DE_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.525    16.064 r  HD_DE_OBUF_inst/O
                         net (fo=0)                   0.000    16.064    HD_DE
    U16                                                               r  HD_DE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.553ns  (logic 4.775ns (49.986%)  route 4.778ns (50.014%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.879     5.641    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y46        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.518     6.159 f  hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/Q
                         net (fo=27, routed)          1.429     7.589    hdmi_ctrl_inst/i2c_stream_inst/st_reg_n_0_[0]
    SLICE_X112Y45        LUT5 (Prop_lut5_I2_O)        0.150     7.739 r  hdmi_ctrl_inst/i2c_stream_inst/BUFG_inst_fin_i_1/O
                         net (fo=2, routed)           1.051     8.790    hdmi_ctrl_inst/hdmi_stream_inst/lopt
    SLICE_X108Y39        LUT2 (Prop_lut2_I0_O)        0.374     9.164 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.298    11.461    HD_CLK_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.733    15.194 r  HD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    15.194    HD_CLK
    W18                                                               r  HD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.811ns  (logic 4.778ns (54.229%)  route 4.033ns (45.771%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          1.877     5.639    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X108Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y41        FDCE (Prop_fdce_C_Q)         0.478     6.117 r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/Q
                         net (fo=4, routed)           0.869     6.987    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg_n_0_[9]
    SLICE_X108Y41        LUT4 (Prop_lut4_I2_O)        0.296     7.283 f  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.286     7.569    hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_4_n_0
    SLICE_X108Y41        LUT5 (Prop_lut5_I4_O)        0.117     7.686 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.577     8.263    hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_2_n_0
    SLICE_X109Y41        LUT6 (Prop_lut6_I0_O)        0.348     8.611 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.300    10.911    HD_VSYNC_OBUF
    W17                  OBUF (Prop_obuf_I_O)         3.539    14.450 r  HD_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    14.450    HD_VSYNC
    W17                                                               r  HD_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_HSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.718ns  (logic 4.346ns (49.851%)  route 4.372ns (50.149%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          1.877     5.639    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDCE (Prop_fdce_C_Q)         0.419     6.058 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[8]/Q
                         net (fo=5, routed)           0.852     6.910    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg_n_0_[8]
    SLICE_X108Y40        LUT6 (Prop_lut6_I5_O)        0.297     7.207 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.865     8.072    hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_2_n_0
    SLICE_X109Y40        LUT5 (Prop_lut5_I0_O)        0.124     8.196 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.655    10.851    HD_HSYNC_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.506    14.357 r  HD_HSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    14.357    HD_HSYNC
    V17                                                               r  HD_HSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.291ns  (logic 3.958ns (54.288%)  route 3.333ns (45.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.878     5.640    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X109Y46        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDCE (Prop_fdce_C_Q)         0.456     6.096 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/Q
                         net (fo=6, routed)           3.333     9.429    acc[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    12.931 r  LD_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.931    LD[7]
    U14                                                               r  LD[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.490ns  (logic 4.041ns (62.260%)  route 2.449ns (37.740%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.877     5.639    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X109Y42        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDPE (Prop_fdpe_C_Q)         0.456     6.095 f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/Q
                         net (fo=2, routed)           2.449     8.545    i2c_sda_IOBUF_inst/T
    Y16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.585    12.129 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.129    i2c_sda
    Y16                                                               r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.233ns  (logic 4.007ns (64.275%)  route 2.227ns (35.725%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.877     5.639    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X109Y42        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDPE (Prop_fdpe_C_Q)         0.456     6.095 f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/Q
                         net (fo=2, routed)           2.227     8.322    i2c_scl_IOBUF_inst/T
    AA18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.551    11.873 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.873    i2c_scl
    AA18                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.115ns  (logic 3.970ns (64.915%)  route 2.146ns (35.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.879     5.641    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X109Y47        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y47        FDCE (Prop_fdce_C_Q)         0.456     6.097 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/Q
                         net (fo=5, routed)           2.146     8.243    acc[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    11.757 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.757    LD[1]
    T21                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.026ns  (logic 4.049ns (67.192%)  route 1.977ns (32.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.880     5.642    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y47        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.518     6.160 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/Q
                         net (fo=5, routed)           1.977     8.137    acc[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    11.669 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.669    LD[2]
    U22                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 4.049ns (68.180%)  route 1.890ns (31.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.880     5.642    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y47        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.518     6.160 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/Q
                         net (fo=4, routed)           1.890     8.050    acc[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    11.581 r  LD_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.581    LD[5]
    W22                                                               r  LD[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.377ns (76.958%)  route 0.412ns (23.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.641     1.588    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y47        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/Q
                         net (fo=6, routed)           0.412     2.164    acc[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     3.378 r  LD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.378    LD[6]
    U19                                                               r  LD[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.379ns (76.897%)  route 0.414ns (23.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.641     1.588    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y47        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.141     1.729 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/Q
                         net (fo=5, routed)           0.414     2.143    acc[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.381 r  LD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.381    LD[4]
    V22                                                               r  LD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 0.965ns (53.288%)  route 0.846ns (46.712%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.638     1.585    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X109Y42        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDPE (Prop_fdpe_C_Q)         0.141     1.726 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/Q
                         net (fo=2, routed)           0.846     2.572    i2c_scl_IOBUF_inst/T
    AA18                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.396 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.396    i2c_scl
    AA18                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.364ns (75.405%)  route 0.445ns (24.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.640     1.587    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/Q
                         net (fo=6, routed)           0.445     2.173    acc[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.396 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.396    LD[0]
    T22                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.395ns (76.527%)  route 0.428ns (23.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.640     1.587    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y45        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/Q
                         net (fo=5, routed)           0.428     2.179    acc[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.409 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.409    LD[3]
    U21                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.396ns (76.505%)  route 0.429ns (23.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.641     1.588    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y47        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/Q
                         net (fo=4, routed)           0.429     2.181    acc[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.412 r  LD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.412    LD[5]
    W22                                                               r  LD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.356ns (72.257%)  route 0.521ns (27.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.640     1.587    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X109Y47        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y47        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/Q
                         net (fo=5, routed)           0.521     2.248    acc[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.463 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.463    LD[1]
    T21                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.396ns (74.333%)  route 0.482ns (25.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.641     1.588    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y47        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/Q
                         net (fo=5, routed)           0.482     2.234    acc[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.466 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.466    LD[2]
    U22                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 0.965ns (50.332%)  route 0.952ns (49.668%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.638     1.585    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X109Y42        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDPE (Prop_fdpe_C_Q)         0.141     1.726 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/Q
                         net (fo=2, routed)           0.952     2.678    i2c_sda_IOBUF_inst/T
    Y16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.502 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.502    i2c_sda
    Y16                                                               r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.466ns (66.284%)  route 0.746ns (33.716%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  hdmi_ctrl_inst/BUFG_inst_2/O
                         net (fo=36, routed)          0.638     1.585    hdmi_ctrl_inst/hdmi_stream_inst/clk2
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDCE (Prop_fdce_C_Q)         0.128     1.713 r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/Q
                         net (fo=3, routed)           0.129     1.842    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg_n_0_[12]
    SLICE_X109Y41        LUT6 (Prop_lut6_I2_O)        0.098     1.940 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.616     2.556    HD_VSYNC_OBUF
    W17                  OBUF (Prop_obuf_I_O)         1.240     3.796 r  HD_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     3.796    HD_VSYNC
    W17                                                               r  HD_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.865ns  (logic 0.944ns (19.410%)  route 3.921ns (80.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.921     4.865    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/AR[0]
    SLICE_X111Y41        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.698     5.181    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/CLK
    SLICE_X111Y41        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.865ns  (logic 0.944ns (19.410%)  route 3.921ns (80.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.921     4.865    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/AR[0]
    SLICE_X111Y41        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.698     5.181    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/CLK
    SLICE_X111Y41        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.706ns  (logic 0.944ns (20.067%)  route 3.762ns (79.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.762     4.706    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/AR[0]
    SLICE_X113Y42        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.698     5.181    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/CLK
    SLICE_X113Y42        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.706ns  (logic 0.944ns (20.067%)  route 3.762ns (79.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.762     4.706    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/AR[0]
    SLICE_X113Y42        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.698     5.181    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/CLK
    SLICE_X113Y42        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.706ns  (logic 0.944ns (20.067%)  route 3.762ns (79.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.762     4.706    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/AR[0]
    SLICE_X113Y42        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.698     5.181    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/CLK
    SLICE_X113Y42        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.706ns  (logic 0.944ns (20.067%)  route 3.762ns (79.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.762     4.706    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/AR[0]
    SLICE_X113Y42        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.698     5.181    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/CLK
    SLICE_X113Y42        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.568ns  (logic 0.944ns (20.675%)  route 3.624ns (79.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.624     4.568    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/AR[0]
    SLICE_X113Y41        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.698     5.181    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/CLK
    SLICE_X113Y41        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.568ns  (logic 0.944ns (20.675%)  route 3.624ns (79.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.624     4.568    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/AR[0]
    SLICE_X113Y41        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.698     5.181    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/CLK
    SLICE_X113Y41        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.568ns  (logic 0.944ns (20.675%)  route 3.624ns (79.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.624     4.568    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/AR[0]
    SLICE_X113Y41        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.698     5.181    hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/CLK
    SLICE_X113Y41        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/clk_div_inst/cnt_reg[7]/C

Slack:                    inf
  Source:                 i2c_scl
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.487ns  (logic 2.082ns (46.410%)  route 2.405ns (53.590%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AA18                 IBUF (Prop_ibuf_I_O)         1.480     1.480 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           1.790     3.271    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/i2c_scl_IBUF
    SLICE_X108Y43        LUT5 (Prop_lut5_I4_O)        0.150     3.421 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_3__0/O
                         net (fo=1, routed)           0.452     3.873    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_3__0_n_0
    SLICE_X108Y43        LUT6 (Prop_lut6_I0_O)        0.328     4.201 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_2/O
                         net (fo=1, routed)           0.162     4.363    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_2_n_0
    SLICE_X108Y43        LUT6 (Prop_lut6_I5_O)        0.124     4.487 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.487    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_1__0_n_0
    SLICE_X108Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.392    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          1.697     5.180    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X108Y43        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[3]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.173ns (25.887%)  route 0.497ns (74.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.497     0.670    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X109Y48        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.911     2.105    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X109Y48        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.173ns (25.887%)  route 0.497ns (74.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.497     0.670    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X109Y48        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.911     2.105    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X109Y48        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[3]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.173ns (25.887%)  route 0.497ns (74.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.497     0.670    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X109Y48        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.911     2.105    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X109Y48        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[4]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.173ns (25.887%)  route 0.497ns (74.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.497     0.670    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X109Y48        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.911     2.105    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X109Y48        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.173ns (23.500%)  route 0.565ns (76.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.565     0.738    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X112Y47        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.912     2.106    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y47        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.173ns (23.500%)  route 0.565ns (76.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.565     0.738    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X113Y47        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.912     2.106    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y47        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.173ns (23.500%)  route 0.565ns (76.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.565     0.738    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X112Y47        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.912     2.106    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y47        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.173ns (23.500%)  route 0.565ns (76.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.565     0.738    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X112Y47        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.912     2.106    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y47        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[5]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.173ns (22.756%)  route 0.589ns (77.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.589     0.762    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X108Y49        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.911     2.105    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X108Y49        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[5]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.173ns (22.756%)  route 0.589ns (77.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.589     0.762    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X108Y49        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    hdmi_ctrl_inst/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  hdmi_ctrl_inst/BUFG_inst_1/O
                         net (fo=93, routed)          0.911     2.105    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X108Y49        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[5]/C





