{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764074894713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764074894713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 15:48:14 2025 " "Processing started: Tue Nov 25 15:48:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764074894713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764074894713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fec_saylinx_project -c fec_saylinx_board_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fec_saylinx_project -c fec_saylinx_board_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764074894713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764074894885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764074894885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk fec_saylinx_board_top.v(3) " "Verilog HDL Declaration information at fec_saylinx_board_top.v(3): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764074899606 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fec_saylinx_board_top.v 1 1 " "Using design file fec_saylinx_board_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fec_saylinx_board_top " "Found entity 1: fec_saylinx_board_top" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764074899607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764074899607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fec_saylinx_board_top " "Elaborating entity \"fec_saylinx_board_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764074899607 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce_button.v 1 1 " "Using design file debounce_button.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_button " "Found entity 1: debounce_button" {  } { { "debounce_button.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/debounce_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764074899609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764074899609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_button debounce_button:db2 " "Elaborating entity \"debounce_button\" for hierarchy \"debounce_button:db2\"" {  } { { "fec_saylinx_board_top.v" "db2" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764074899610 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sqrt_mult_system.v 1 1 " "Using design file sqrt_mult_system.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_mult_system " "Found entity 1: sqrt_mult_system" {  } { { "sqrt_mult_system.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/sqrt_mult_system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764074899612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764074899612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_mult_system sqrt_mult_system:calc_unit " "Elaborating entity \"sqrt_mult_system\" for hierarchy \"sqrt_mult_system:calc_unit\"" {  } { { "fec_saylinx_board_top.v" "calc_unit" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764074899612 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sqrt.v(23) " "Verilog HDL information at sqrt.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "sqrt.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/sqrt.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764074899613 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sqrt.v 1 1 " "Using design file sqrt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764074899613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764074899613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt sqrt_mult_system:calc_unit\|sqrt:sqrt_inst " "Elaborating entity \"sqrt\" for hierarchy \"sqrt_mult_system:calc_unit\|sqrt:sqrt_inst\"" {  } { { "sqrt_mult_system.v" "sqrt_inst" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/sqrt_mult_system.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764074899613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 sqrt.v(57) " "Verilog HDL assignment warning at sqrt.v(57): truncated value with size 16 to match size of target (8)" {  } { { "sqrt.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/sqrt.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764074899614 "|fec_saylinx_board_top|sqrt_mult_system:calc_unit|sqrt:sqrt_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "mult.v 1 1 " "Using design file mult.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764074899615 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764074899615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult sqrt_mult_system:calc_unit\|mult:mult_inst " "Elaborating entity \"mult\" for hierarchy \"sqrt_mult_system:calc_unit\|mult:mult_inst\"" {  } { { "sqrt_mult_system.v" "mult_inst" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/sqrt_mult_system.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764074899615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mult.v(35) " "Verilog HDL assignment warning at mult.v(35): truncated value with size 32 to match size of target (1)" {  } { { "mult.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/mult.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764074899616 "|fec_saylinx_board_top|sqrt_mult_system:calc_unit|mult:mult_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mult.v(40) " "Verilog HDL assignment warning at mult.v(40): truncated value with size 32 to match size of target (1)" {  } { { "mult.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/mult.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764074899616 "|fec_saylinx_board_top|sqrt_mult_system:calc_unit|mult:mult_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mult.v(50) " "Verilog HDL assignment warning at mult.v(50): truncated value with size 32 to match size of target (1)" {  } { { "mult.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/mult.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764074899616 "|fec_saylinx_board_top|sqrt_mult_system:calc_unit|mult:mult_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mult.v(55) " "Verilog HDL assignment warning at mult.v(55): truncated value with size 32 to match size of target (3)" {  } { { "mult.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/mult.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764074899616 "|fec_saylinx_board_top|sqrt_mult_system:calc_unit|mult:mult_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "seg_display_ctrl.v 1 1 " "Using design file seg_display_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display_ctrl " "Found entity 1: seg_display_ctrl" {  } { { "seg_display_ctrl.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/seg_display_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764074899617 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764074899617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display_ctrl seg_display_ctrl:seg_ctrl " "Elaborating entity \"seg_display_ctrl\" for hierarchy \"seg_display_ctrl:seg_ctrl\"" {  } { { "fec_saylinx_board_top.v" "seg_ctrl" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764074899617 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hex_to_7seg.v 1 1 " "Using design file hex_to_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764074899619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764074899619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg seg_display_ctrl:seg_ctrl\|hex_to_7seg:u_hex_to_7seg " "Elaborating entity \"hex_to_7seg\" for hierarchy \"seg_display_ctrl:seg_ctrl\|hex_to_7seg:u_hex_to_7seg\"" {  } { { "seg_display_ctrl.v" "u_hex_to_7seg" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/seg_display_ctrl.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764074899619 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764074899999 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_DATA\[0\] VCC " "Pin \"SEG_DATA\[0\]\" is stuck at VCC" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|SEG_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[0\] GND " "Pin \"GPIO_0_out_zero_value\[0\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[1\] GND " "Pin \"GPIO_0_out_zero_value\[1\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[2\] GND " "Pin \"GPIO_0_out_zero_value\[2\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[3\] GND " "Pin \"GPIO_0_out_zero_value\[3\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[4\] GND " "Pin \"GPIO_0_out_zero_value\[4\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[5\] GND " "Pin \"GPIO_0_out_zero_value\[5\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[6\] GND " "Pin \"GPIO_0_out_zero_value\[6\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[7\] GND " "Pin \"GPIO_0_out_zero_value\[7\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[8\] GND " "Pin \"GPIO_0_out_zero_value\[8\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[9\] GND " "Pin \"GPIO_0_out_zero_value\[9\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[10\] GND " "Pin \"GPIO_0_out_zero_value\[10\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[11\] GND " "Pin \"GPIO_0_out_zero_value\[11\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[12\] GND " "Pin \"GPIO_0_out_zero_value\[12\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[13\] GND " "Pin \"GPIO_0_out_zero_value\[13\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[14\] GND " "Pin \"GPIO_0_out_zero_value\[14\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[15\] GND " "Pin \"GPIO_0_out_zero_value\[15\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_out_zero_value\[16\] GND " "Pin \"GPIO_0_out_zero_value\[16\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_0_out_zero_value[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[0\] GND " "Pin \"GPIO_1_out_zero_value\[0\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[1\] GND " "Pin \"GPIO_1_out_zero_value\[1\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[2\] GND " "Pin \"GPIO_1_out_zero_value\[2\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[3\] GND " "Pin \"GPIO_1_out_zero_value\[3\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[4\] GND " "Pin \"GPIO_1_out_zero_value\[4\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[5\] GND " "Pin \"GPIO_1_out_zero_value\[5\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[6\] GND " "Pin \"GPIO_1_out_zero_value\[6\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[7\] GND " "Pin \"GPIO_1_out_zero_value\[7\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[8\] GND " "Pin \"GPIO_1_out_zero_value\[8\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[9\] GND " "Pin \"GPIO_1_out_zero_value\[9\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[10\] GND " "Pin \"GPIO_1_out_zero_value\[10\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[11\] GND " "Pin \"GPIO_1_out_zero_value\[11\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[12\] GND " "Pin \"GPIO_1_out_zero_value\[12\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[13\] GND " "Pin \"GPIO_1_out_zero_value\[13\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[14\] GND " "Pin \"GPIO_1_out_zero_value\[14\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[15\] GND " "Pin \"GPIO_1_out_zero_value\[15\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_out_zero_value\[16\] GND " "Pin \"GPIO_1_out_zero_value\[16\]\" is stuck at GND" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764074900071 "|fec_saylinx_board_top|GPIO_1_out_zero_value[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764074900071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764074900137 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764074900492 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/output_files/fec_saylinx_board_top.map.smsg " "Generated suppressed messages file /media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/output_files/fec_saylinx_board_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764074900505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764074900564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764074900564 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_input_pullup\[16\] " "No output dependent on input pin \"GPIO_0_input_pullup\[16\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_0_input_pullup[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[0\] " "No output dependent on input pin \"GPIO_1_input_pullup\[0\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[1\] " "No output dependent on input pin \"GPIO_1_input_pullup\[1\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[2\] " "No output dependent on input pin \"GPIO_1_input_pullup\[2\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[3\] " "No output dependent on input pin \"GPIO_1_input_pullup\[3\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[4\] " "No output dependent on input pin \"GPIO_1_input_pullup\[4\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[5\] " "No output dependent on input pin \"GPIO_1_input_pullup\[5\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[6\] " "No output dependent on input pin \"GPIO_1_input_pullup\[6\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[7\] " "No output dependent on input pin \"GPIO_1_input_pullup\[7\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[8\] " "No output dependent on input pin \"GPIO_1_input_pullup\[8\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[9\] " "No output dependent on input pin \"GPIO_1_input_pullup\[9\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[10\] " "No output dependent on input pin \"GPIO_1_input_pullup\[10\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[11\] " "No output dependent on input pin \"GPIO_1_input_pullup\[11\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[12\] " "No output dependent on input pin \"GPIO_1_input_pullup\[12\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[13\] " "No output dependent on input pin \"GPIO_1_input_pullup\[13\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[14\] " "No output dependent on input pin \"GPIO_1_input_pullup\[14\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[15\] " "No output dependent on input pin \"GPIO_1_input_pullup\[15\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_input_pullup\[16\] " "No output dependent on input pin \"GPIO_1_input_pullup\[16\]\"" {  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764074900598 "|fec_saylinx_board_top|GPIO_1_input_pullup[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764074900598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "480 " "Implemented 480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764074900598 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764074900598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "387 " "Implemented 387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764074900598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764074900598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764074900603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 15:48:20 2025 " "Processing ended: Tue Nov 25 15:48:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764074900603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764074900603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764074900603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764074900603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1764074901664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764074901664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 15:48:21 2025 " "Processing started: Tue Nov 25 15:48:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764074901664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764074901664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fec_saylinx_project -c fec_saylinx_board_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fec_saylinx_project -c fec_saylinx_board_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764074901664 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764074901684 ""}
{ "Info" "0" "" "Project  = fec_saylinx_project" {  } {  } 0 0 "Project  = fec_saylinx_project" 0 0 "Fitter" 0 0 1764074901684 ""}
{ "Info" "0" "" "Revision = fec_saylinx_board_top" {  } {  } 0 0 "Revision = fec_saylinx_board_top" 0 0 "Fitter" 0 0 1764074901684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764074901723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764074901723 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fec_saylinx_board_top EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"fec_saylinx_board_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764074901728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764074901785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764074901785 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764074901859 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764074901862 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764074901892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764074901892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764074901892 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764074901892 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764074901894 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764074901894 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764074901894 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764074901894 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764074901894 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764074901896 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fec_saylinx_board_top.sdc " "Synopsys Design Constraints File file not found: 'fec_saylinx_board_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764074902284 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764074902285 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764074902288 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1764074902288 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764074902288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764074902326 ""}  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764074902326 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764074902476 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764074902476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764074902476 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764074902478 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764074902479 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764074902480 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764074902480 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764074902481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764074902498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1764074902499 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764074902499 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764074902526 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1764074902528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764074902819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764074902900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764074902909 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764074903520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764074903520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764074903715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764074904036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764074904036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1764074904278 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764074904278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764074904280 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764074904354 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764074904360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764074904487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764074904487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764074904628 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764074904934 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "39 Cyclone IV E " "39 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[16\] 3.3-V LVTTL T14 " "Pin GPIO_0_input_pullup\[16\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[16] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[16\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[0\] 3.3-V LVTTL B1 " "Pin GPIO_1_input_pullup\[0\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[0] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[0\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[1\] 3.3-V LVTTL B3 " "Pin GPIO_1_input_pullup\[1\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[1] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[1\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[2\] 3.3-V LVTTL B4 " "Pin GPIO_1_input_pullup\[2\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[2] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[2\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[3\] 3.3-V LVTTL B5 " "Pin GPIO_1_input_pullup\[3\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[3] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[3\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[4\] 3.3-V LVTTL B6 " "Pin GPIO_1_input_pullup\[4\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[4] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[4\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[5\] 3.3-V LVTTL B7 " "Pin GPIO_1_input_pullup\[5\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[5] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[5\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[6\] 3.3-V LVTTL B8 " "Pin GPIO_1_input_pullup\[6\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[6] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[6\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[7\] 3.3-V LVTTL B9 " "Pin GPIO_1_input_pullup\[7\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[7] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[7\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[8\] 3.3-V LVTTL B10 " "Pin GPIO_1_input_pullup\[8\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[8] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[8\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[9\] 3.3-V LVTTL B11 " "Pin GPIO_1_input_pullup\[9\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[9] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[9\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[10\] 3.3-V LVTTL B12 " "Pin GPIO_1_input_pullup\[10\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[10] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[10\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[11\] 3.3-V LVTTL B13 " "Pin GPIO_1_input_pullup\[11\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[11] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[11\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[12\] 3.3-V LVTTL D5 " "Pin GPIO_1_input_pullup\[12\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[12] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[12\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[13\] 3.3-V LVTTL C6 " "Pin GPIO_1_input_pullup\[13\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[13] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[13\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[14\] 3.3-V LVTTL F8 " "Pin GPIO_1_input_pullup\[14\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[14] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[14\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[15\] 3.3-V LVTTL D8 " "Pin GPIO_1_input_pullup\[15\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[15] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[15\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[16\] 3.3-V LVTTL E9 " "Pin GPIO_1_input_pullup\[16\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[16] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[16\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL E1 " "Pin CLK uses I/O standard 3.3-V LVTTL at E1" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { CLK } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_N 3.3-V LVTTL N13 " "Pin RST_N uses I/O standard 3.3-V LVTTL at N13" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { RST_N } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RST_N" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[8\] 3.3-V LVTTL T6 " "Pin GPIO_0_input_pullup\[8\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[8] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[8\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[9\] 3.3-V LVTTL T7 " "Pin GPIO_0_input_pullup\[9\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[9] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[9\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[10\] 3.3-V LVTTL T8 " "Pin GPIO_0_input_pullup\[10\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[10] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[10\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[11\] 3.3-V LVTTL T9 " "Pin GPIO_0_input_pullup\[11\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[11] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[11\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[12\] 3.3-V LVTTL T10 " "Pin GPIO_0_input_pullup\[12\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[12] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[12\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[4\] 3.3-V LVTTL T2 " "Pin GPIO_0_input_pullup\[4\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[4] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[4\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[13\] 3.3-V LVTTL T11 " "Pin GPIO_0_input_pullup\[13\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[13] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[13\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[5\] 3.3-V LVTTL T3 " "Pin GPIO_0_input_pullup\[5\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[5] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[5\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[14\] 3.3-V LVTTL T12 " "Pin GPIO_0_input_pullup\[14\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[14] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[14\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[6\] 3.3-V LVTTL T4 " "Pin GPIO_0_input_pullup\[6\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[6] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[6\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[15\] 3.3-V LVTTL T13 " "Pin GPIO_0_input_pullup\[15\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[15] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[15\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[7\] 3.3-V LVTTL T5 " "Pin GPIO_0_input_pullup\[7\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[7] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[7\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[0\] 3.3-V LVTTL P1 " "Pin GPIO_0_input_pullup\[0\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[0] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[0\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[1\] 3.3-V LVTTL R1 " "Pin GPIO_0_input_pullup\[1\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[1] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[1\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[2\] 3.3-V LVTTL K9 " "Pin GPIO_0_input_pullup\[2\] uses I/O standard 3.3-V LVTTL at K9" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[2] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[2\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[3\] 3.3-V LVTTL L10 " "Pin GPIO_0_input_pullup\[3\] uses I/O standard 3.3-V LVTTL at L10" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[3] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[3\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY2_N 3.3-V LVTTL M15 " "Pin KEY2_N uses I/O standard 3.3-V LVTTL at M15" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { KEY2_N } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY2_N" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY3_N 3.3-V LVTTL M16 " "Pin KEY3_N uses I/O standard 3.3-V LVTTL at M16" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { KEY3_N } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY3_N" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY4_N 3.3-V LVTTL E16 " "Pin KEY4_N uses I/O standard 3.3-V LVTTL at E16" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { KEY4_N } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY4_N" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764074905148 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1764074905148 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/output_files/fec_saylinx_board_top.fit.smsg " "Generated suppressed messages file /media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/output_files/fec_saylinx_board_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764074905184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1613 " "Peak virtual memory: 1613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764074905369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 15:48:25 2025 " "Processing ended: Tue Nov 25 15:48:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764074905369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764074905369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764074905369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764074905369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764074906353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764074906353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 15:48:26 2025 " "Processing started: Tue Nov 25 15:48:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764074906353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764074906353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fec_saylinx_project -c fec_saylinx_board_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fec_saylinx_project -c fec_saylinx_board_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764074906353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1764074906472 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764074906643 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764074906652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764074906705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 15:48:26 2025 " "Processing ended: Tue Nov 25 15:48:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764074906705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764074906705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764074906705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764074906705 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764074907361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764074907738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764074907738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 15:48:27 2025 " "Processing started: Tue Nov 25 15:48:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764074907738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764074907738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fec_saylinx_project -c fec_saylinx_board_top " "Command: quartus_sta fec_saylinx_project -c fec_saylinx_board_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764074907738 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764074907759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1764074907806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764074907806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764074907862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764074907862 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fec_saylinx_board_top.sdc " "Synopsys Design Constraints File file not found: 'fec_saylinx_board_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1764074907992 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1764074907992 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764074907993 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764074907993 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1764074907995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764074907995 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764074907995 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764074907998 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764074908008 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764074908008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.730 " "Worst-case setup slack is -4.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.730            -551.423 CLK  " "   -4.730            -551.423 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764074908009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLK  " "    0.453               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764074908010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764074908010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764074908011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -321.218 CLK  " "   -3.000            -321.218 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764074908011 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764074908027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764074908044 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764074908223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764074908270 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764074908274 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764074908274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.299 " "Worst-case setup slack is -4.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.299            -501.081 CLK  " "   -4.299            -501.081 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764074908275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLK  " "    0.402               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764074908277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764074908278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764074908278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -321.218 CLK  " "   -3.000            -321.218 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764074908279 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764074908296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764074908367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764074908368 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764074908368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.431 " "Worst-case setup slack is -1.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431            -123.856 CLK  " "   -1.431            -123.856 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764074908369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK  " "    0.186               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764074908371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764074908372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764074908373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -279.900 CLK  " "   -3.000            -279.900 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764074908374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764074908374 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764074908652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764074908653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764074908674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 15:48:28 2025 " "Processing ended: Tue Nov 25 15:48:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764074908674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764074908674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764074908674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764074908674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1764074909649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764074909649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 15:48:29 2025 " "Processing started: Tue Nov 25 15:48:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764074909649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1764074909649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fec_saylinx_project -c fec_saylinx_board_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fec_saylinx_project -c fec_saylinx_board_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1764074909649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1764074909796 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fec_saylinx_board_top.vo /media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/simulation/modelsim/ simulation " "Generated file fec_saylinx_board_top.vo in folder \"/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1764074909847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764074909857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 15:48:29 2025 " "Processing ended: Tue Nov 25 15:48:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764074909857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764074909857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764074909857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1764074909857 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus Prime Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1764074910462 ""}
