
*** Running vivado
    with args -log log_fun_65536x16.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source log_fun_65536x16.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source log_fun_65536x16.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 338.238 ; gain = 127.980
INFO: [Synth 8-638] synthesizing module 'log_fun_65536x16' [c:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.srcs/sources_1/ip/log_fun_65536x16/synth/log_fun_65536x16.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'log_fun_65536x16' (11#1) [c:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.srcs/sources_1/ip/log_fun_65536x16/synth/log_fun_65536x16.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:03:10 ; elapsed = 00:03:31 . Memory (MB): peak = 548.066 ; gain = 337.809
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:11 ; elapsed = 00:03:31 . Memory (MB): peak = 548.066 ; gain = 337.809
INFO: [Device 21-403] Loading part xa7a75tfgg484-2I
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 714.059 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:31 ; elapsed = 00:03:55 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:31 ; elapsed = 00:03:55 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:31 ; elapsed = 00:03:55 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:33 ; elapsed = 00:03:57 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:34 ; elapsed = 00:03:58 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:56 ; elapsed = 00:04:21 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished Timing Optimization : Time (s): cpu = 00:03:56 ; elapsed = 00:04:21 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished Technology Mapping : Time (s): cpu = 00:03:56 ; elapsed = 00:04:22 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished IO Insertion : Time (s): cpu = 00:03:58 ; elapsed = 00:04:23 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished Renaming Generated Instances : Time (s): cpu = 00:03:58 ; elapsed = 00:04:23 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:58 ; elapsed = 00:04:23 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished Renaming Generated Ports : Time (s): cpu = 00:03:58 ; elapsed = 00:04:23 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished Handling Custom Attributes : Time (s): cpu = 00:03:58 ; elapsed = 00:04:23 . Memory (MB): peak = 714.059 ; gain = 503.801
Finished Renaming Generated Nets : Time (s): cpu = 00:03:58 ; elapsed = 00:04:23 . Memory (MB): peak = 714.059 ; gain = 503.801

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT5        |    16|
|2     |LUT6        |    36|
|3     |MUXF7       |    18|
|4     |MUXF8       |     9|
|5     |RAMB36E1    |     1|
|6     |RAMB36E1_1  |     1|
|7     |RAMB36E1_10 |     1|
|8     |RAMB36E1_11 |     1|
|9     |RAMB36E1_12 |     1|
|10    |RAMB36E1_13 |     1|
|11    |RAMB36E1_14 |     1|
|12    |RAMB36E1_15 |     1|
|13    |RAMB36E1_16 |     1|
|14    |RAMB36E1_17 |     1|
|15    |RAMB36E1_18 |     1|
|16    |RAMB36E1_19 |     1|
|17    |RAMB36E1_2  |     1|
|18    |RAMB36E1_20 |     1|
|19    |RAMB36E1_21 |     1|
|20    |RAMB36E1_22 |     1|
|21    |RAMB36E1_23 |     1|
|22    |RAMB36E1_24 |     3|
|23    |RAMB36E1_25 |     1|
|24    |RAMB36E1_26 |     1|
|25    |RAMB36E1_27 |     1|
|26    |RAMB36E1_3  |     1|
|27    |RAMB36E1_4  |     1|
|28    |RAMB36E1_5  |     1|
|29    |RAMB36E1_6  |     1|
|30    |RAMB36E1_7  |     1|
|31    |RAMB36E1_8  |     1|
|32    |RAMB36E1_9  |     1|
|33    |FDRE        |     8|
+------+------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:58 ; elapsed = 00:04:23 . Memory (MB): peak = 714.059 ; gain = 503.801
synth_design: Time (s): cpu = 00:03:52 ; elapsed = 00:04:09 . Memory (MB): peak = 733.012 ; gain = 471.180
