 Mechanical case outline PACKAGE DIMENSIONS ON Semiconductor* ON TSOP-6 CASE 318G-02 ISSUE V SCALE 2:1 DATE 12 JUN 2012 E1 7 NOTE 5 0.05 A1 D c- H Details - L2 GAUGE PLANE NOTES: 1. Dimensioning and tolerancing per asmeY14.5M, 1994. 94. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. MAXIMUM LEAD THIC KNESS INCLUDES LEAD FINISH. MINIMUM 4. DIMENSIONS DAND E1 DO NOT INCLUDE MOLD FLASH, LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. PROTRUSIONS, ORGATE BURRS. MOLD FLASH, PROTRUSIONS, OR Gate Burrs Shall exceed 0.15 per side… DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H. 5. PINONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE. MIN 0.90 Millimeters 1.00 1.10 A1 0,01 0,10 Q.25 Q38 0,50 Q.10 0.18 0.25 2.90 2.50 3.00 3,10 2.75 3100 E1 1.30 1.50 1.70 0.85 0,95 1.05 0.29 0.40 0.50 0.25 ESC 10° STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. HASE 2 6. COLLECTOR2 STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. Vz 5. Min 6. Volt STYLE 4: PIN 1. N/C 2. Vin 3. NOT USED 4. GROUND 5. ENAELE 6. LOAD STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR2 STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER STYLE 8: PIN 1. 2. Din) 3. Dilnj+ 4. D(out)+ 5. D(out) 6. GND STYLE 9: STYLE 10: PIN 1. LOW VOLTAGE GATE PIN 1. D(OUT)+ 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GATE 2. GND 3. D(OUT)- 4. Dini- 5. 6. D(IN)+ STYLE 11: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 4. 5. GATE 1 6. DRAIN 1, GATE 2 STYLE 12: PIN 1. 2. GROUND 3. I/O 4. 5. 6. IJO STYLE 13: PIN 1. GATE 1 2. SOURCE 2 3. GATE 2 4. Drain 2 5. SOURCE 1 6. DRAIN 1 STYLE 14: PIN 1. ANODE 2. SOURCE 3. GATE 4. Cathode/drain 5. Cathode/drain 6. CATHODE/DRAIN STYLE 15: PIN 1. ANODE 2. SOURCE 3. GATE 4. DRAIN 5. N/C 6. CATHODE STYLE 16: STYLE 17: PIN 1. ANODE/CATHODE PIN 1. EMITTER 2. BASE 3. EMITTER 4. COLLECTOR 5. ANODE 6. CATHODE 2. BASE 3. ANODE/CATHODE 4. ANODE 5. CATHODE 6. COLLECTOR RECOMMENDED SOLDERING FOOTPRINT* GENERIC MARKING DIAGRAM* 1000 6x 0.60 10 XXXAYW 10 XXX M- 3.20 6X 0.95 IC STANDARD 0.95 PITCH Dimensions: Millimeters XXX = Specific Device Code XXX = Specific Device Code A M = Date Code =Assembly Location = Year W = Work Week = Pb-Free Package = Pb-Free Package *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " may or may not be present. DOCUMENT NUMBER: 98ASB14888C Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. DESCRIPTION: TSOP-6 PAGE 1 OF 1 ON and (ON) are trademarks of Semiconductor Components Industries, LLC dba ON or in the United States and/or other countrleg. ON reserves the make changes without notice to any products heren. ON Semiconductor no warranty, representallon or guarantee regarding the products for any particular purpose, nor does ON Semiconductor assume any arising out of the application or use of any product or dircult, and specifically any and all lability, including without spedal, or damages. Semiconductor does not convey any license under its patent rights nor the rights of others. Semiconductor Components industrles, LLC, 2019 www.onsemi.com