快速超低鏈波之高壓脈波調變器研製 
Implementation of a High Voltage Pulse Modulator with Low 
Voltage Ripple and Fast Switching Characteristics 
 
一、中文摘要 
本文研製新型固態開關式的脈波調變
器(Solid State Pulse Modulator)，提供脈波電
壓至微波管（如：調速管、行波管）的柵極，
用來控制微波管的導通與截止。提出可行的
電路架構與控制電路，應用電路模擬軟體驗
證可行性，最後實際製作雛形電路，實驗量
測結果與模擬波形相當吻合，輸出 ± 200V
脈波電壓，其脈波電壓規格如下：，上升與
下降時間均小於 200 ns；過衝電壓小於
5%；脈波頻率：10Hz ~ 40kHz；脈波寬度：
2us ~ 40us。 
關鍵字：微波管，柵極調變器，固態開關，
調速管、行波管 
 
Abstract 
A novel solid-state grid modulator which 
output a high voltage pulse to control the 
operation of a microwave tube, such as, 
klystron or traveling wave tube, is proposed in 
this paper. Both the circuit topology and the 
corresponding control circuit of the grid 
modulator are developed.  
The feasibility and performance of the 
proposed grid modulator are proven resulting 
from the simulation results. Finally a 
prototype circuit was built and tested. The 
measured waveforms are consistent with the 
simulation ones. Satisfactory performance is 
obtained from the experimental results.  
Key word： Microwave tube, Grid modulator, 
Solid-state switch, Klystron, Traveling wave 
tube 
二、計畫緣由與目的 
微波管放大器作為高功率微波的發
射源，廣泛地應用於軍事、工業、醫療
與美容等領域[1-3]，如軍事上應用於飛
機、太空飛行器與飛彈上的雷達系統；
民生工業的導航雷達、氣象雷達與通訊
用的 SNG 即時轉播車；醫療用途的 X 光
機等。另外學術界與工業界目前亦積極
研究微波照射當成美容工具之可行性，
近年來由於半導體元件及控制技術快速
發展，提供發展高性能微波管放大器研
製一個相當有利空間。 
柵極脈波調變器(Grid Modulator)輸出
具正/負電壓的脈波波形，用來控制微波管
的工作狀態，當柵極為負電壓時，微波管關
閉，無法輸出能量；反之，當柵極為正電壓
時，微波管導通，同時，正電壓的大小可控
制微波管的輸出功率，電壓越高，輸出功率
越大。 
先進雷達或通訊系統廣泛應用數位信
號處理(digital signal processing)理論，使用
脈波寬度壓縮的技術來調變微波管的發射
波形(pulse compression waveforms)，適當地
控制發射微波的寬度與相位，可以在不增加
發射峰值功率的條件下，大量地增進雷達性
能[4,-7]。在此條件下，柵極脈波調變器必
需具備可變脈波責任週期(Duty Ratio)與可
變脈波回復率(Pulse Repetition Frequency; 
PRF)的功能。此外、欲使用脈波寬度壓縮技
術來提升微波管性能，對於柵極脈波的規格
有更嚴格的要求，相對地提高了脈波調變器
的設計需求[4-14]。 
傳統的脈波調變器採用磁性-閘流體
線 性 調 變 器 (Magnetic-SCR Line-type 
Modulator)[15-17]以閘流體 (Thyristor)控制
儲能電容的充電、放電，將能量轉換至脈波
形成網路(Pulse Forming Network; PFN)，當
PFN 放電時，能量經脈波變壓器 (Pulse 
Transformer)來產生脈波電壓，電路結構簡
單且具高可靠度。然而，PFN 架構需使用多
級電感、電容作串/並聯，產品體積大且笨
重，不適合安裝於飛機或飛彈等空間狹窄的
裝備上，並且此類型調變器只能輸出固定寬
度的脈波，無法輸出連續可變寬度的脈波供
信號處理器作脈波寬度壓縮；且其脈波有較
差的振幅平坦度及較大的上升突波，並無法
輸出高性能脈波電壓的規格需求。 
本文研製高效率之快速高壓脈波調變
器，應用靜態開關可快速切換導通\關閉的
特性，來輸出高性能且可變寬度與可變頻率
的脈波電壓，提出電路架構與控制電路。應
用電路模擬分析與實際製作電路量測，驗證
本文的柵極脈波調變器確為可行。 
1Q1
Q2
D1
D2
 4 8
1
2
3
5
6
7
555
3 4 75
9
10
14
6
74121 1
2
3
4
5
6
7
8
VCC
L6384
(15V)
VR1 VR2
VGS2
VGS1
T 1
T 2
R3
 
圖三 控制電路 
間，因而影響脈波的上升時間與下降時間，因
此、除了選擇快速的 MOSFET 外，需要額外設
計 MOSFET 閘極(Gate) 的快速充電/放電電路
來加速 MOSFET 導通或關閉速度。 
圖四 單級對稱架構的高功因直流電壓源 
圖中 D1、D2、Q1、Q2 即用來提供 MOSFET
閘極的快速充電與放電的路徑，當變壓器輸入
正電壓時，電流流經快速二極體 D1(D2)，此電
流將 MOSFET 柵極與源極之間電容(CGS)充
電，電容電壓可以快速地上升，使 MOSFET 快
速切換導通，而其導通的上升時間就取決於 CGS
與充電電流的大小。當變壓器輸入電壓等於零
時，D1(D2)因逆向偏壓而截止，而快速電晶體
Q1(Q2)為順向偏壓，存在於 CGS 的電荷可經由
Q1(Q2)而迅速放電，使得 MOSFET 能快速切換
截止。 
六、電路模擬波形與實驗結果 
A. 電路模擬 
應用 ISpice 電腦模擬作為輔助設計，模擬
柵極調變器控制電路與主電路波形，如圖五所
示，模擬波形符合預期結果。 
五、直流電壓源（V+、V -） 
圖四為本文提出的直流電壓源電路，電路
為 單 級 對 稱 架 構 (Single-stage symmetrical 
Topology)，整合兩個降升壓式換流器 (Buck- 
boost converter) 與全橋串聯共振式換流器
(Full-bridge series-resonant dc/dc converter)成為
單級電路。其中降升壓式換流器工作於不連續
導 通 模 式 (discontinuous-conduction-mode; 
DCM)，達到功因修正(Power factor correction; 
PFC)的目的；全橋串聯共振式換流器工作於電
感性，使開關滿足零電壓切換導通(Zero-voltage 
switching-on; ZVS)，可降低開關切換損失，提
升電路效率。實驗結果顯示在 200 V、200 W 輸
出下，功率因數達 0.99，電流總諧波失真(Total 
harmonic distortion; THD)為 6.8%，電路效率達
88%。 （相關電路分析，如附件）  
圖五 電腦模擬波形 
 
 
圖十CH A: VGS2 , CH B: VGS1, CH C: VGK (PW=40 us) 
 
七、計畫成果自評 
本計畫設計高電壓的脈波調變器，提供微
波管柵極電壓。經過實驗電路量測，證實所提
電路確實能產生快速高性能的脈波電壓。本計
畫同時也提出新型單級架構的高功因轉換器電
路，作為調變器主電路的直流電壓源，實驗結
果顯示該轉換器電路可達到同時高功因、低電
流總諧波失真與高電路效率。相關研究成果已
撰寫成論文，將於2009 IEEE ICIT會議上發表。
因此本計畫應已圓滿完成所設定的目標。 
 
參考文獻 
1 Butterworth J.C., “A High Power Coherent 95 
GHz Radar (HIPCOR-95),” Microwave 
Symposium Digest, MTT-S International 
Volume 87,  Issue 1,  Jun 1987,  pp. 499 – 
502. 
2 Susumu K., and Hidetoshi K., “Advances in 
Millimeter-Wave Subsystems in Japan,” IEEE 
Trans. on Microwave Theory and Techniques, 
vol. 39. no. 5., May 1991, pp. 775-781. 
3 Kawaguchi Y., Nakagawa H., Tanaka S., and 
Yamada  T., “Application of phased-array 
antenna technology to the 21 GHz 
broadcasting satellite for rain-attenuation 
compensation,” IEEE International 
Conference on Communications, ICC 2002, 
Volume 5, 2002 pp. 2962 – 2966. 
4 To S., Siahamis B. and Sciacca L., “Digital 
implementation issues in a pulse compression 
radar system,” Information, Decision and 
Control, IDC 99. Proceedings. 1999, pp. 181 – 
186. 
5 Hangirgekar S.G., Joshi M.Y., Ranade S.R. and 
Patro Y.G.K., “Development of low pulse 
width modulator for airborne applications,” 
IEEE Conference on Power Modulator 
Symposium, 1996, pp. 202 –204. 
6 Scheffler C.P., “A TWT grid modulator for 
MTI radar transmitters,” IEEE Conference on 
Power Modulator Symposium, 1990, pp. 
492 –498. 
7 Crewson W.F.J. and Matilaine J.L., 
“Solid-state 2 kV, 250 kHz grid modulator for 
traveling-wave tubes,” IEEE Conference on 
Power Modulator Symposium, 1988, pp. 
28 –33. 
8 Krasnykh A., Akre R., Gold S. and Koontz, R., 
“A solid state marx type modulator for driving 
a TWT,” IEEE Conference on Power 
Modulator Symposium 2000, pp. 209 –211. 
9 Arlow G.A. and Golombeck. J.C., “A highly 
stable transmitter for use in an experimental 
wind shear radar,” IEEE Conference on Power 
Modulator Symposium, 1990, pp. 96 –103. 
10 Richardson R., “A high performance solid 
state modulator for radar applications,” IEEE 
Conference on Power Modulator Symposium, 
1990, pp. 483 –491. 
11 Sandri S., “A TWT power supply for high 
phase stability transmitter,”, 1988. IEEE 
Conference on Power Modulator Symposium, 
1988, pp. 95 –105. 
12 Zolfaghari A., Wolcott, C., Hawkins, A., North, 
W. and Gaudreau M., “Solid-state switch 
modulator deck for the MIT-Bates S band 
transmitter,” IEEE Conference on Power 
Modulator Symposium, 1998, pp. 173 –176. 
13 Akemoto M., Gold S., Krasnykh A. and 
Koontz R., “Development of the pulse 
transformer for NLC klystron pulse 
modulator,” Particle Accelerator Conference, 
1997. Proceedings of the 1997, Volume: 1, 
1998, pp. 1322 –1324. 
14 Moss A.J., Smith R.J. and Griffiths S.A., 
“Upgrade of the SRS klystron power supply,” 
Particle Accelerator Conference, 2001. Volume: 
5, 2001, pp. 3675 –3677. 
15 Arlow G.A. and Golombeck J.C., “A highly 
stable transmitter for use in an experimental 
wind shear radar,” IEEE Conference on Power 
Modulator Symposium, 1990 pp. 96 – 103. 
附件 
A Novel Single-Stage High-Power-Factor AC/DC 
Converter Featuring High Circuit Efficiency 
 
 Hung L. Cheng Yao C. Hsieh Chi. H. Lin 
 Electrical Engineering Dept. Electrical Engineering Dept. Electrical Engineering Dept. 
 I-Shou University National Dong Hwa University I-Shou University 
 Kaohsiung County, Taiwan 84001, R.O.C. Hualien, Taiwan, R.O.C. Kaohsiung County, Taiwan 84001, R.O.C. 
  E-mail: hlcheng@isu.edu.tw ychsieh@mail.ndhu.edu.tw lchhft@yahoo.com.tw  
 
 
Abstract-This paper proposes a novel single-stage 
high-power-factor ac/dc converter with symmetrical topology. 
The circuit topology is derived from the integration of two 
buck-boost power-factor-correction converters and a 
full-bridge series-resonant dc/dc converter. A high power factor 
at the input line is assured by operating the buck-boost 
converters in discontinuous conduction mode. With 
symmetrical operation and carefully designed circuit 
parameters, zero-voltage-switching on all the active power 
switches of the converter can be retained to achieve high circuit 
efficiency. The operation modes, design equations and design 
steps for the circuit parameters are proposed. A prototype 
circuit designed for a 200W dc output was built and tested to 
verify the analytical predictions. Satisfactory performances are 
obtained from the experimental results. 
 
I.  INTRODUCTION 
Nowadays, the ac/dc converters are widely used in many 
off-line power supplies. The increasing amount urges 
researchers to develop more efficient, smaller size, and low 
cost ac/dc converters. Traditionally, an ac/dc converter 
consists of a diode-bridge rectifier followed by a bulk 
capacitor and a high-frequency dc/dc converter. This kind of 
converter inevitably introduces highly distorted input current, 
resulting in a large amount of harmonics and a low power 
factor.  
In order to prevent from distorting the AC line voltage, 
standards such as IEC 61000-3-2 are enacted to limit the 
input current harmonics and to guarantee a power factor of 
0.9 at least. With the goal to comply with the more stringent 
regulations on current harmonics and to improve the power 
factor, an additional ac/dc conversion stage of 
power-factor-correction (PFC) is required to cascade in front 
of the dc/dc converter. This two-stage approach includes a 
PFC stage to shape the input current into a sinusoidal 
waveform and a dc/dc converter stage to regulate the output 
voltage [1]. In spite of its good performance, the two-stage 
approach requires more circuit components and complex 
control, resulting in higher cost and lower efficiency.  
To overcome the drawbacks, many single-stage ac/dc 
converters have been developed by integrating the PFC 
circuit and the dc/dc converter [2-12]. By sharing the active 
switches and the control circuit, the component count can be 
effectively reduced. However, in compliance with the 
operation of the converter stage, the shared switches of the 
single-stage converters usually operate in hard switching, 
leading to high switching losses. On the other hand, the 
resonant converters have advantages of soft-switching 
characteristics and moderate component stress, therefore, 
they are preferred to be adopted as the dc/dc conversion 
stage to operate at high switching frequencies to achieve the 
circuit requirements of small-size and energy-efficiency 
[7-12]. Unfortunately, one or more of the following defects 
exist in these single-stage approaches and need to be 
improved. 
(i) The circuit topology is complicated and needs many 
additional components to fulfill a single-stage approach. 
(ii) The control scheme to fulfill the power factor correction 
and the dc output regulation is complex and not feasible. 
(iii) The active switches cannot operate at zero-voltage 
switching. 
(iv)The current loop includes many power switches. The 
conduction losses are high and restrict further improving the 
circuit efficiency. 
To find a better solution, this paper proposes a novel 
single-stage ac/dc converter with symmetrical topology. In 
the proposed circuit, two buck-boost typed PFCs are 
integrated with a full-bridge series-resonant converter for 
high power applications. A high power factor (HPF) can be 
achieved by operating the PFC converters at discontinuous 
conduction mode (DCM). The dc output is regulated by 
adjusting the switching frequency of the active switches. By 
elaborate arrangement and parameter design of circuit 
components, all the active switches can operate at 
zero-voltage switching (ZVS). Meanwhile, the proposed 
circuit has advantages of less component count of power 
switches and less conducting losses. As a result, it can meet 
the design goal of low cost and high efficiency. A prototype 
circuit designed for a 200W load was built and tested to 
verify the analytical predictions. Satisfactory performance is 
obtained from the experimental results. 
 
II. PROPOSED CIRCUIT CONFIGURATION 
Fig. 1 illustrates the derivation of the proposed dc/dc 
converter. A two-stage high-power-factor dc/dc converter is 
shown in Fig. 1(a). It consists of uncontrolled diode 
rectifiers, two buck-boost typed PFCs, and a full-bridge 
series-resonant dc/dc converter. The active power switches 
of the full-bridge converter are performed by four MOSFETs, 
S1, S2, S3 and S4. As shown, the full-bridge series-resonant 
Since the peak of ip1 is proportional to the rectified input 
voltage, the duration for ip1 declining to zero is not constant 
but varies with the rectified input voltage. Thus, there are 
two possible modes following Mode IV, depending on which 
current of ip1 and ir reaches zero first. 
Vin
Cdc1
D6
L2
Cdc2
D2
D4
.
Mode I
iP2
iin
ir Vin
Cdc1
D6
L2
Cdc2
Q2
.
Mode II
iP2
iin
D4
ir
 Mode V-a (t4<t<t5): 
When the line voltage is at high point, the peak value of 
ip1 is high. On this condition, ir declines to zero before ip1 
does. As soon as ir resonates to zero, Mode V-a enters. At 
this instant, D2 and D4 turn off naturally, and Q2 and Q4 are 
turned on at zero voltage to carry ir. In this mode, ip1 
decreases continuously. This mode ends when ip1 decreases 
to zero. 
Vin
Cdc1
D6
L2
Cdc2
Q2
Q4
.
Mode III
iP2
iin
ir
Cdc1
D8
L2
Cdc2
D1
D3
.
Mode IV
iP2
ir
 Mode V-b (t4<t<t5): 
Q1
Cdc1
D8
L2
Cdc2
D2
Q3
.
Mode V-a
iP2
ir
 
Cdc1
Cdc2
D1
D3
Mode V-b
ir
Q1
Cdc1
Cdc2
Q3 D3
Mode VI
ir
 
When the line voltage is at low point, the peak of ip1 is 
small and declines to zero before ir resonant to zero. The 
circuit will enter Mode V-b as soon as ip1 decreases to zero. 
In this mode, D7 is off and current ir keeps flowing through 
D2 and D4 continuously. This mode ends at the time when ir 
resonates to zero. Then, Q2 and Q4 are turned on at zero 
voltage to carry current ir. (b) In negative half-cycle of the input line voltage 
Fig.  2.  Operation modes. 
Mode VI (t5<t<t6):  
During this mode, the current ir is negative and flows 
through Q2 and Q4. The capacitors, Cdc1 and Cdc2 supply 
energy to the load resonant circuit. When Vgs2 and Vgs4 go to 
zero, Q2 and Q4 are turned off. Mode VI ends and the 
operation returns to Mode I of the next cycle of high 
frequency. 
iS1
iS2
iD7
i p1
ir
vab
vgs1,
I II V-aIII IV VIMode
vgs3
vgs2, vgs4
v
T1
iS3
iS4
I
t0 t1 t2 t3 t4 t5 t6
iS1
iS2
iD7
i p1
ir
vab
vgs1,
I II V-bIII IV IMode
vgs3
vgs2, vgs4
vT1
iS3
iS4
t0 t1 t2 t3 t4 t5 t6
VI
 
Vin
Cdc1
D5
L1
Cdc2
D1
Q2 D2
.
Mode I
iP1
iin
D3
ir
D3
Q1
Vin
Cdc1
D5
L1
Cdc2
.
Mode II
iP1
iin
ir
 
Q1
Vin
Cdc1
D5
L1
Cdc2
Q3
.
Mode III
iP1
iin
ir
Cdc1
D7
L1
Cdc2
D2
D4
.
Mode IV
iP1
ir
 
 (a) at high line voltage (b) at low line voltage 
Fig.  3.  Theoretical waveforms in the positive half-cycle of input line.  
As described above, ZVS can be retained for all the active 
switches, leading to low switching losses. In addition, it can 
be found that ir flows through only two power switch and ip1 
flows through only one or two power switches, resulting in 
less conduction loss. These make the proposed converter be 
able to achieve high circuit efficiency. 
IV. CIRCUIT ANALYSIS 
For simplifying the analysis, the following assumptions 
are made: 
1) All the circuit components are ideal. 
2) The load quality factor of the load resonant circuit is high 
enough so that the load resonant current is sinusoidal. 
3) The ca Cdc2 a ge 
Cdc1
D7
L1
Cdc2
Q2
Q4
.
Mode V-a
iP1
ir
 
Cdc1
Cdc2
D2
D4
Mode V-b
ir
Cdc1
Cdc2
Q2
Q4
Mode VI
ir
 
(a) In positive half-cycle of the input line voltage 
pacitances of Cdc1 an re identical and lard 
From Fig. 5 (b), the phasor of V1 can be expressed as 
1 1 0r sV V jX
° °= ∠ +JG 0rI ∠  (11) 
where 
12s 2s s s s
X f L
f Cπ
Substituting (7), (8) and (9) into (1
π= − . (12) 
1), Xs can be expressed as 
2 22 2
1 1
2 2
8 1 1r Ls i
r V
V V R n nX R
I M Mn
ηπ
⎛ ⎞ ⎛ ⎞−= = − =⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠V
−  (13) 
where MV = Vo/Vdc is the voltage transfer ratio of the 
resonant converter. Substituting the equation of the loaded 
quality factor, QL into (12) nd Cs can be expressed as , Ls a
( )22 2s s L iX X Q R+ += (
2s s
L ω  14) 
( )
( )
22
2
2
2
s s L i
s
s L i
X X Q R
C
Q Rω
+ +=  (15) 
where 2s sfω π= . Combining (13), (14) and (15), the 
individual ratios of the reactance of Ls and that of the 
reactance of Cs to Ri are obtained. Fig. 6 shows
relation curves versus the loaded quality factor for different 
 these 
values of MV, respectively. 
2 2
21 1 4
2
L
V Vs s
i
M ML
R
ω ⎝ ⎠ ⎝ ⎠=  (16) 
N N Q
⎛ ⎞ ⎛ ⎞− + − +⎜ ⎟ ⎜ ⎟
2
2 2
21 4
21
1
L
s s i
L
V V
Q
C R N N
M M
ω = ⎛ ⎞ ⎛ ⎞− + −⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠
 (17) 
 
Q+
QL
s s
i
L
R
ω
V
n
M
=
109
1
23
45
67
8
0
4
20
0 2 4 6 8 10 12
(a) 
8
12
16
 
0
2
4
6
8
10
0 2 4 6 8 10
QL
12
1
s s iC Rω
V
n
M
=
10 9
1
2
3
4 56 78
 
(b) 
Fig.  6.  (a) ωsLs/Ri versus QL  (b) 1/ωsCsRi versus QL. 
TABLE I 
 CIRCUIT SPECIFICATION 
oltage Vin 110 V, 60 HzInput V
Switching Frequency fs 40 kHz 
Output Power Po 200 W 
Output voltage Vo 200 V 
Load Resistance RL 200 Ω 
 
These ratios can be considered as the ratios of the inductor 
voltage, VLS, and the capacitor voltage, VCS, to the resistor 
voltage, Vr1, respectively. It can be seen that VLS and VCS are 
both high at a high loaded quality factor. The VLS is 
proportional to n/MV. On the contrary, the VCS is reverse 
proportional to n/MV. 
  
V.  DESIGN EXAMPLE 
lustrated as a 
ple. Table I lis ircuit specification. The 
eters are te the buck-boost 
converters at DCM an wer switches 
with ZVS so tha wer f a high circuit 
efficiency can esi cedure is outlined 
as follows: 
Step 1: Determin of b verters. 
Assuming 90 ie p1 and Lp2 are 
alculated from (5).  
A dc/dc converter for a 200W load is il
design exam
circuit param
ts the c
 designed to opera
d to turn on th
t to a high po
e active po
actor and 
 be achieved. The d gn pro
e the inductors uck-boost con
% circuit effic ncy, L
c
( )1 2 0 17 mHp p pL L L .= = =  
Step 2: Chose transformer turn ratio n, dc-link voltage Vdc, 
and loaded quality factor QL. 
The transformer turn ratio is related to the voltage and 
current stresses of the switching devices. For design 
nce, n = 1 is chosen. In order to complete the 
buck-boost operatio ould be higher 
than t
to
convenie
n, the dc-link voltage sh
he magnitude of the input voltage, and hence, is chosen 
 be 
( )1 2 200 Vdc dc dcV V V= = = . 
From Fig. 6, QL equal 3 is chosen to prevent from the 
voltage across the Ls and/or Cs being two high. 
Step 3: Determine Ls and Cs. 
V1, Vr1, and Ir can be calculated from (7), (8) and (9). 
is Then, Xs is calculated from (13). Finally, Ls and Cs 
bo tained by using (14) and (15). 
( )2 81 mHsL .= and ( )9 6 nFsC .= . 
VI.  EXPERIMENT RESULTS 
ta
An ac/dc converter designed for a 200 W dc output is 
ken as an illustrative example. A prototype circuit was 
built and tested with the circuit parameters derived in the 
previous section. 
Fig. 7 shows the waveforms of the input voltage and 
current. The input current is sinusoidal and in phase with the 
出席國際學術會議心得報告 
                                                             
計畫編號 NSC 96-2218-E-214 -009 
計畫名稱 快速超低鏈波之高壓脈波調變器研製 
出國人員姓名 
服務機關及職稱 
鄭宏良 義守大學電機系 助理教授 
會議時間地點 2008 6 15 ~ 6 19 Island of Rhodes 
會議名稱 IEEE 39th Power Electronics Specialists Conference 
發表論文題目 A single-Stage High-Power-Factor Electronic Ballast with ZVS Buck-Boost Conversion 
 
一、參加會議經過 
十四日中午，道別了親愛的家人，即趕赴左營高鐵站，搭車前往桃園，經由桃園機場、
曼谷機場兩次轉機，於十五日早晨抵達希臘雅典，因飛往羅德島的班機延誤起飛時間，到達
羅德島時已是當天晚上七點。羅德島的夏季是乾季，天氣炎熱，天空非常乾淨，看不到一片
白雲。東方遊客不常見，飯店老闆說我們是他第一次接待的台灣旅客。歐美觀光客很多，大
概都是來享受愛琴海的「酷熱」陽光吧！  
今年投稿 PESC 的論文多達 1,400 餘篇，雖經嚴格篩選，錄取偏數仍頗為可觀，畢竟 PESC
是電力電子界最重要的會議之一。本屆論文發表分為口頭報告與海報展示兩種方式，海報展
示安排在下午後半時段；其他時段則安排口頭論文報告。個人較喜歡海報展示方式，因為可
以就有興趣領域與發表作者相互討論、交換心得，比較輕鬆，時間也較充裕。我以「A 
single-Stage High-Power-Factor Electronic Ballast with ZVS Buck-Boost 
Conversion」一文參與此次會議，安排以海報展示方式發表，該文探討單級架構的高功因螢
光燈電子安定器，提出新的電路架構，能在降低產品價格的同時，也兼顧達到高功因與高電
路效率。有如往年，今年發表的論文涵蓋廣泛，包含了直流對直流轉換器、直流對交流換流
器、單相及三相功因修正電路、馬達控制、電腦模擬應用、電子安定器...等數大主題。由於
同時有多個會場進行研討，因此得先抽空大略翻閱一下，並擬定往後數日的會期中欲參加的
場次。 
會議期間，也參觀多個廠商參展攤位，除詢問外也帶回相關目錄或光碟，包括知名鐵心
製造商 MAGNETICs、高壓半導體材料製造商 High Voltage Power Solution,Inc、與量測儀器廠
商 Power Electronic Measurement Ltd 等。 
PESC 會議結束後，我們飛回雅典，於雅典期間，參觀了舉世聞名的衛城，那已有宏偉的
Parthenon 神殿，與萬里長城一樣，世界上很多偉大的建築都是暴君統治下的產物，諷刺的是，
希臘靠這些遺產，每年吸引成千上萬觀光客。 
結束雅典的行程，我們搭機前往義大利米蘭，米蘭是世界首屈一指的時尚之都，對於阮
囊羞澀的我們，購物逛街當然不是重點。我們參觀了米蘭主教堂，那是世界第三大的天主教
教堂，建築過程歷經四百年才完成。除了暴君外，大概也只有宗教的力量，才能完成這曠世
