\hypertarget{struct_s_d_i_o___type_def}{}\doxysection{SDIO\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_d_i_o___type_def}\index{SDIO\_TypeDef@{SDIO\_TypeDef}}


SD host Interface.  




{\ttfamily \#include $<$stm32f401xe.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}{POWER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}{CLKCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}{ARG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}{CMD}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}{RESPCMD}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}{RESP1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}{RESP2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}{RESP3}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}{RESP4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}{DTIMER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{DLEN}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{DCTRL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}{DCOUNT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}{STA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}{MASK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}{RESERVED0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}{FIFOCNT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}{RESERVED1}} \mbox{[}13\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}{FIFO}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SD host Interface. 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00444}{444}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}\label{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!ARG@{ARG}}
\index{ARG@{ARG}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ARG}{ARG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ARG}

SDIO argument register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00448}{448}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}\label{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!CLKCR@{CLKCR}}
\index{CLKCR@{CLKCR}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLKCR}{CLKCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLKCR}

SDI clock control register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00447}{447}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}\label{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!CMD@{CMD}}
\index{CMD@{CMD}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMD}{CMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMD}

SDIO command register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00449}{449}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}\label{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!DCOUNT@{DCOUNT}}
\index{DCOUNT@{DCOUNT}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCOUNT}{DCOUNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t DCOUNT}

SDIO data counter register, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00458}{458}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}\label{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!DCTRL@{DCTRL}}
\index{DCTRL@{DCTRL}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCTRL}{DCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCTRL}

SDIO data control register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00457}{457}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}\label{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!DLEN@{DLEN}}
\index{DLEN@{DLEN}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DLEN}{DLEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DLEN}

SDIO data length register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00456}{456}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}\label{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!DTIMER@{DTIMER}}
\index{DTIMER@{DTIMER}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTIMER}{DTIMER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DTIMER}

SDIO data timer register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00455}{455}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}\label{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!FIFO@{FIFO}}
\index{FIFO@{FIFO}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FIFO}{FIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIFO}

SDIO data FIFO register, Address offset\+: 0x80 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00465}{465}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}\label{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!FIFOCNT@{FIFOCNT}}
\index{FIFOCNT@{FIFOCNT}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FIFOCNT}{FIFOCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t FIFOCNT}

SDIO FIFO counter register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00463}{463}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

SDIO interrupt clear register, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00460}{460}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}\label{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!MASK@{MASK}}
\index{MASK@{MASK}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MASK}{MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MASK}

SDIO mask register, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00461}{461}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}\label{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!POWER@{POWER}}
\index{POWER@{POWER}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{POWER}{POWER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t POWER}

SDIO power control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00446}{446}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}\label{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0\mbox{[}2\mbox{]}}

Reserved, 0x40-\/0x44 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00462}{462}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}\label{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}13\mbox{]}}

Reserved, 0x4\+C-\/0x7C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00464}{464}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}\label{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESP1@{RESP1}}
\index{RESP1@{RESP1}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP1}{RESP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RESP1}

SDIO response 1 register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00451}{451}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}\label{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESP2@{RESP2}}
\index{RESP2@{RESP2}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP2}{RESP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RESP2}

SDIO response 2 register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00452}{452}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}\label{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESP3@{RESP3}}
\index{RESP3@{RESP3}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP3}{RESP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RESP3}

SDIO response 3 register, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00453}{453}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}\label{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESP4@{RESP4}}
\index{RESP4@{RESP4}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP4}{RESP4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RESP4}

SDIO response 4 register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00454}{454}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}\label{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!RESPCMD@{RESPCMD}}
\index{RESPCMD@{RESPCMD}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESPCMD}{RESPCMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RESPCMD}

SDIO command response register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00450}{450}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}\label{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}} 
\index{SDIO\_TypeDef@{SDIO\_TypeDef}!STA@{STA}}
\index{STA@{STA}!SDIO\_TypeDef@{SDIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STA}{STA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t STA}

SDIO status register, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00459}{459}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/dayton.\+flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 1/\+Code2/sqrt\+\_\+approx/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/\mbox{\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}}\end{DoxyCompactItemize}
