//
// File created by:  irun
// Do not modify this file

s1::(02Feb2020:18:51:04):( ncxlmode +delay_mode_path +typdelays -l simout.tmp -sv /home/jschallert/IC_CAD/cadence/nand2_run1/testfixture.template -f /home/jschallert/IC_CAD/cadence/nand2_run1/verilog.inpfiles +nostdout +nocopyright +ncvlogargs+ -neverwarn -nostdout -nocopyright  +ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright +ncsimargs+ -neverwarn  -nocopyright -nostdout -batch -exit  )
