# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ex_7_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem {C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:05 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem" C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v 
# -- Compiling module ex_7_1
# ** Warning: C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	ex_7_1
# End time: 09:36:05 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:17 on Nov 15,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1_tb.v 
# -- Compiling module ex_7_1_tb
# 
# Top level modules:
# 	ex_7_1_tb
# End time: 09:36:17 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ex_7_1_tb
# vsim work.ex_7_1_tb 
# Start time: 09:36:23 on Nov 15,2019
# Loading work.ex_7_1_tb
# Loading work.ex_7_1
add wave -position insertpoint sim:/ex_7_1_tb/*
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1_tb.v(38)
#    Time: 190 ps  Iteration: 0  Instance: /ex_7_1_tb
# 1
# Break in Module ex_7_1_tb at C:/Users/czhe/Downloads/digital_design/ex_7_1_simple_mem/ex_7_1_tb.v line 38
# End time: 09:38:10 on Nov 15,2019, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
