// Seed: 4071261104
module module_0;
  wire id_1;
  supply1 id_2;
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd89
) (
    id_1,
    _id_2
);
  input wire _id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always_latch @(~id_2 * id_2) begin : LABEL_0
    {-1, id_2 * id_2 - 1} = 1;
  end
  wire [id_2 : 1] id_3;
  assign id_1 = id_2;
  wire id_4;
endmodule
module module_2 #(
    parameter id_4 = 32'd74,
    parameter id_7 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire _id_7;
  input wire id_6;
  input wire id_5;
  output wire _id_4;
  output wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  logic id_14;
  parameter id_15 = "" !== 1;
  logic [-1 : id_4] id_16;
  logic id_17 = -1;
  logic [id_7  &  -1 : -1] id_18;
  ;
  wire id_19;
endmodule
