// Seed: 3897823505
module module_0 (
    output id_0,
    output id_1,
    output reg id_2,
    output logic id_3,
    input logic id_4,
    input reg id_5,
    output id_6
);
  logic id_7 = 1;
  always @(posedge 1) id_2 <= id_5;
endmodule
