<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: chcore.h File Reference</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<h1>chcore.h File Reference</h1>  </div>
</div>
<div class="contents">

<p>ARM Cortex-Mx port macros and structures.  
<a href="#_details">More...</a></p>
<code>#include &quot;<a class="el" href="nvic_8h_source.html">nvic.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="_l_p_c13xx_2cmparams_8h_source.html">cmparams.h</a>&quot;</code><br/>

<p><a href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gac1095d68285fb5ffee11fb888cbbde62">CORTEX_M0</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Cortex-M0 variant.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gac1095d68285fb5ffee11fb888cbbde62"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaa95429be17520ae1f338e15e91b44a1d">CORTEX_M1</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Cortex-M1 variant.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gaa95429be17520ae1f338e15e91b44a1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gac7eafc14a8146304ce56f8cc00bb692e">CORTEX_M3</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Cortex-M3 variant.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gac7eafc14a8146304ce56f8cc00bb692e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga96aff19a3c64fdb17b0c2f69bdaad460">CORTEX_M4</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Cortex-M4 variant.  <a href="group___a_r_m_c_mx___c_o_r_e.html#ga96aff19a3c64fdb17b0c2f69bdaad460"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga24a83bf41818a8bb1d087b1bef419557">CORTEX_PRIORITY_LEVELS</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; CORTEX_PRIORITY_BITS)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total priority levels.  <a href="group___a_r_m_c_mx___c_o_r_e.html#ga24a83bf41818a8bb1d087b1bef419557"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga58cb4f9eaec0655ff3c7bb17a8ed2651">CORTEX_MINIMUM_PRIORITY</a>&nbsp;&nbsp;&nbsp;(CORTEX_PRIORITY_LEVELS - 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimum priority level.  <a href="group___a_r_m_c_mx___c_o_r_e.html#ga58cb4f9eaec0655ff3c7bb17a8ed2651"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga5c8b35430c3b5b352270bfb527882fd5">CORTEX_MAXIMUM_PRIORITY</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum priority level.  <a href="group___a_r_m_c_mx___c_o_r_e.html#ga5c8b35430c3b5b352270bfb527882fd5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga5bd33ad3dad0ff1ad4f58ea08552361b">CORTEX_BASEPRI_DISABLED</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disabled value for BASEPRI register.  <a href="group___a_r_m_c_mx___c_o_r_e.html#ga5bd33ad3dad0ff1ad4f58ea08552361b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga37e19bcf244d98cfe630367d3a0a90ea">CORTEX_IS_VALID_PRIORITY</a>(n)&nbsp;&nbsp;&nbsp;(((n) &gt;= 0) &amp;&amp; ((n) &lt; CORTEX_PRIORITY_LEVELS))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Priority level verification macro.  <a href="group___a_r_m_c_mx___c_o_r_e.html#ga37e19bcf244d98cfe630367d3a0a90ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gabf50672d926743f012521dad719f3a0f">CORTEX_PRIORITY_MASK</a>(n)&nbsp;&nbsp;&nbsp;((n) &lt;&lt; (8 - CORTEX_PRIORITY_BITS))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Priority level to priority mask conversion macro.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gabf50672d926743f012521dad719f3a0f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga97779cef341b960218ab0ff4752a4cf5">CORTEX_ENABLE_WFI_IDLE</a>&nbsp;&nbsp;&nbsp;FALSE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables the use of the WFI instruction in the idle thread loop.  <a href="group___a_r_m_c_mx___c_o_r_e.html#ga97779cef341b960218ab0ff4752a4cf5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaf205755eb8c94f2c50b85ee40100aa9d">CORTEX_PRIORITY_SYSTICK</a>&nbsp;&nbsp;&nbsp;(CORTEX_PRIORITY_LEVELS &gt;&gt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SYSTICK handler priority.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gaf205755eb8c94f2c50b85ee40100aa9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaf253fe79030192f0c8d839088c728555">CORTEX_PRIORITY_SVCALL</a>&nbsp;&nbsp;&nbsp;(CORTEX_MAXIMUM_PRIORITY + 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SVCALL handler priority.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gaf253fe79030192f0c8d839088c728555"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga153be5a98b62f3bc563d9055ba836333">CORTEX_PRIORITY_PENDSV</a>&nbsp;&nbsp;&nbsp;CORTEX_MINIMUM_PRIORITY</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PENDSV handler priority.  <a href="group___a_r_m_c_mx___c_o_r_e.html#ga153be5a98b62f3bc563d9055ba836333"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadff1b4f77c5d8b62a2e3ab088f2da7ba">CORTEX_BASEPRI_KERNEL</a>&nbsp;&nbsp;&nbsp;CORTEX_PRIORITY_MASK(CORTEX_PRIORITY_SVCALL+1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">BASEPRI level within kernel lock.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gadff1b4f77c5d8b62a2e3ab088f2da7ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gad1deef93cc69779c3ed7443604f1a3b1">CORTEX_STACK_ALIGNMENT</a>&nbsp;&nbsp;&nbsp;64</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stack alignment enforcement.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gad1deef93cc69779c3ed7443604f1a3b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gab2fab66956f41a7c7a55e9cf15d7c5fb">CH_ARCHITECTURE_ARM</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Macro defining a generic ARM architecture.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gab2fab66956f41a7c7a55e9cf15d7c5fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaae693c844ec04fe29d626acf75996b59">CH_ARCHITECTURE_ARM_vxm</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Macro defining the specific ARM architecture.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gaae693c844ec04fe29d626acf75996b59"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaee128c531d64d5a635def6857fef3179">CH_ARCHITECTURE_NAME</a>&nbsp;&nbsp;&nbsp;&quot;ARMvx-M&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name of the implemented architecture.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gaee128c531d64d5a635def6857fef3179"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gad807bcd87b78f852f9cdf25022c0f11b">CH_CORE_VARIANT_NAME</a>&nbsp;&nbsp;&nbsp;&quot;Cortex-Mx&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name of the architecture variant (optional).  <a href="group___a_r_m_c_mx___c_o_r_e.html#gad807bcd87b78f852f9cdf25022c0f11b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a>(n)&nbsp;&nbsp;&nbsp;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enforces a correct alignment for a stack area size value.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Computes the thread working area global size.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gac8b681d521d3b6c25e7a0304674732c9">WORKING_AREA</a>(s, n)&nbsp;&nbsp;&nbsp;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[THD_WA_SIZE(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)];</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Static working area allocation.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gac8b681d521d3b6c25e7a0304674732c9"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t <a class="el" href="structstkalign__t.html">stkalign_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a> ((aligned(8)))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stack and memory alignment enforcement.  <a href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Generic ARM register.  <a href="group___a_r_m_c_mx___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>ARM Cortex-Mx port macros and structures. </p>

<p>Definition in file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Nov 28 2010 14:09:49 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.7.1</small></address>
</body>
</html>
