
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/perlbench_135B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2501133 heartbeat IPC: 3.99819 cumulative IPC: 3.99819 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2501134 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 16328981 heartbeat IPC: 0.723179 cumulative IPC: 0.723178 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 29144272 heartbeat IPC: 0.780318 cumulative IPC: 0.750662 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 40602002 heartbeat IPC: 0.872773 cumulative IPC: 0.787384 (Simulation time: 0 hr 2 min 57 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 53244605 heartbeat IPC: 0.790976 cumulative IPC: 0.788279 (Simulation time: 0 hr 3 min 45 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 64816284 heartbeat IPC: 0.864179 cumulative IPC: 0.802373 (Simulation time: 0 hr 4 min 32 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 77861434 heartbeat IPC: 0.766568 cumulative IPC: 0.796175 (Simulation time: 0 hr 5 min 18 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 88900227 heartbeat IPC: 0.905896 cumulative IPC: 0.810194 (Simulation time: 0 hr 6 min 1 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 99801109 heartbeat IPC: 0.917357 cumulative IPC: 0.8222 (Simulation time: 0 hr 6 min 42 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 113318318 heartbeat IPC: 0.739797 cumulative IPC: 0.812148 (Simulation time: 0 hr 7 min 30 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 126632240 heartbeat IPC: 0.751094 cumulative IPC: 0.8056 (Simulation time: 0 hr 8 min 16 sec) 
Finished CPU 0 instructions: 100000000 cycles: 124131108 cumulative IPC: 0.8056 (Simulation time: 0 hr 8 min 16 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8056 instructions: 100000000 cycles: 124131108
cpu0_DTLB TOTAL     ACCESS:   24834149  HIT:   24177401  MISS:     656748
cpu0_DTLB LOAD      ACCESS:   16163492  HIT:   15592051  MISS:     571441
cpu0_DTLB RFO       ACCESS:    8670657  HIT:    8585350  MISS:      85307
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.30829 cycles
cpu0_ITLB TOTAL     ACCESS:    8520337  HIT:    8442173  MISS:      78164
cpu0_ITLB LOAD      ACCESS:    8520337  HIT:    8442173  MISS:      78164
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11647 cycles
cpu0_L1I TOTAL     ACCESS:    9977292  HIT:    9296980  MISS:     680312
cpu0_L1I LOAD      ACCESS:    9977292  HIT:    9296980  MISS:     680312
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.1827 cycles
cpu0_STLB TOTAL     ACCESS:     734912  HIT:     726459  MISS:       8453
cpu0_STLB LOAD      ACCESS:     649605  HIT:     642241  MISS:       7364
cpu0_STLB RFO       ACCESS:      85307  HIT:      84218  MISS:       1089
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 24.5443 cycles
cpu0_L1D TOTAL     ACCESS:   32039050  HIT:   31086261  MISS:     952789
cpu0_L1D LOAD      ACCESS:   16947422  HIT:   16082975  MISS:     864447
cpu0_L1D RFO       ACCESS:   15083212  HIT:   14996432  MISS:      86780
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       8416  HIT:       6854  MISS:       1562
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.9794 cycles
cpu0_L2C TOTAL     ACCESS:    1889414  HIT:    1714333  MISS:     175081
cpu0_L2C LOAD      ACCESS:    1544745  HIT:    1392620  MISS:     152125
cpu0_L2C RFO       ACCESS:      86773  HIT:      64517  MISS:      22256
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     256334  HIT:     255864  MISS:        470
cpu0_L2C TRANSLATION ACCESS:       1562  HIT:       1332  MISS:        230
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 42.4247 cycles
LLC TOTAL     ACCESS:     226408  HIT:     199887  MISS:      26521
LLC LOAD      ACCESS:     152125  HIT:     131241  MISS:      20884
LLC RFO       ACCESS:      22256  HIT:      17229  MISS:       5027
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      51797  HIT:      51199  MISS:        598
LLC TRANSLATION ACCESS:        230  HIT:        218  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 141.808 cycles
Insertion Distribution: 
	LOAD 0 0 39709 1873 
	RFO 0 0 6437 568 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 598 
	 0 0 36 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5607  ROW_BUFFER_MISS:      20315
 DBUS AVG_CONGESTED_CYCLE:    3.83932
 WQ ROW_BUFFER_HIT:       1196  ROW_BUFFER_MISS:       3412  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.5426% MPKI: 12.0745 Average ROB Occupancy at Mispredict: 40.8913
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00217
BRANCH_INDIRECT: 0.80239
BRANCH_CONDITIONAL: 9.8183
BRANCH_DIRECT_CALL: 0.00216
BRANCH_INDIRECT_CALL: 1.42497
BRANCH_RETURN: 0.02455

