[{"commit":{"message":"remove unused code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"63905dff65d6667437655072c56c496427d6ba96"},{"commit":{"message":"Update integer_narrow_v and remove unused code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"ca5b4ae851d4126bab199ef5baae8cc2d3994828"},{"commit":{"message":"Merge branch 'master' into JDK-8306966"},"files":[],"sha":"1efba43d31d73d17bcdeca01fddee7ca8ba60fb1"},{"commit":{"message":"Merge remote-tracking branch 'upstream\/master' into JDK-8306966"},"files":[],"sha":"80beb6a19d761635af5af5317caefe29992c34a3"},{"commit":{"message":"rename rvv_vsetvli to vsetvli_helper"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"7efb9dfdff3d258724b29bccef82872b54613468"},{"commit":{"message":"Fix round mode and optimize widen\/narrow vcast"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"642b25a8e3115268aacddbbcde4bfecc3b0f8143"},{"commit":{"message":"Small refactoring of rvv_vsetvli"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"586bce1216027fed3e6e2f228594e80cd6a70b5d"},{"commit":{"message":"Fix VectorCastF2X"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"3554e7a3ffb879c7e5ef7547eb053e484d09d12b"},{"commit":{"message":"During the conversion, specify the number of vectors"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"94efa17285cc76686ef7ae693707db8f61b3828e"},{"commit":{"message":"Use zr register instead of x0"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"b2216ec9cafcf20093dc76a34a146ea8114f9ebe"},{"commit":{"message":"8306966: RISC-V: Support vector cast node for Vector API"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"f77bdd8fcdb02cd33cbce008d781e4bf3d705267"}]