/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  reg [15:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  reg [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire [15:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire [17:0] celloutsig_0_33z;
  wire [19:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  reg [14:0] celloutsig_0_39z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [10:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_70z;
  wire [9:0] celloutsig_0_71z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[56] | in_data[78]);
  assign celloutsig_0_15z = ~(celloutsig_0_4z | celloutsig_0_0z);
  assign celloutsig_0_2z = ~celloutsig_0_1z[1];
  assign celloutsig_0_8z = ~((celloutsig_0_0z | celloutsig_0_1z[1]) & celloutsig_0_5z);
  assign celloutsig_0_11z = ~((_00_ | celloutsig_0_1z[1]) & celloutsig_0_7z[3]);
  assign celloutsig_0_50z = celloutsig_0_34z[14] | ~(celloutsig_0_24z[2]);
  assign celloutsig_0_38z = celloutsig_0_21z ^ celloutsig_0_12z[1];
  assign celloutsig_0_26z = celloutsig_0_17z[1] ^ celloutsig_0_1z[4];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 16'h0000;
    else _02_ <= { celloutsig_0_24z[10:1], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_13z };
  reg [5:0] _12_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _12_ <= 6'h00;
    else _12_ <= { celloutsig_0_1z[2:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign { _01_[5:2], _00_, _01_[0] } = _12_;
  assign celloutsig_0_31z = celloutsig_0_20z[13:8] & in_data[59:54];
  assign celloutsig_0_70z = { celloutsig_0_63z, celloutsig_0_26z, celloutsig_0_56z } & celloutsig_0_29z[8:1];
  assign celloutsig_0_6z = { in_data[42:39], celloutsig_0_2z, _01_[5:2], _00_, _01_[0] } & { in_data[50:41], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_7z[2:0], celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_17z } & { celloutsig_0_6z[6:1], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_27z = { celloutsig_0_20z[13:6], celloutsig_0_2z, celloutsig_0_21z } & { celloutsig_0_1z[3:1], celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_21z = { celloutsig_0_16z, celloutsig_0_13z } == celloutsig_0_20z[5:2];
  assign celloutsig_0_18z = { celloutsig_0_14z[4:2], celloutsig_0_5z, celloutsig_0_11z } && { _01_[4], celloutsig_0_12z };
  assign celloutsig_0_46z = { celloutsig_0_20z[8:5], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_35z } || { celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_45z, celloutsig_0_35z };
  assign celloutsig_0_5z = { celloutsig_0_1z[1:0], _01_[5:2], _00_, _01_[0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } || in_data[93:76];
  assign celloutsig_0_19z = { in_data[48:34], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_4z } || { celloutsig_0_6z[9:0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_18z, _01_[5:2], _00_, _01_[0] };
  assign celloutsig_1_0z = in_data[167:161] < in_data[120:114];
  assign celloutsig_0_63z = celloutsig_0_31z[0] & ~(_01_[2]);
  assign celloutsig_1_7z = in_data[134:122] % { 1'h1, in_data[173:163], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_1z % { 1'h1, celloutsig_0_6z[8:5] };
  assign celloutsig_0_22z = { celloutsig_0_17z[0], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_14z } % { 1'h1, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_29z = { in_data[50:43], celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_12z } % { 1'h1, _02_[7:5], _01_[5:2], _00_, _01_[0], celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_1_19z = ~ celloutsig_1_7z[9:6];
  assign celloutsig_0_24z = ~ { in_data[75:65], celloutsig_0_8z };
  assign celloutsig_0_45z = in_data[44] & celloutsig_0_0z;
  assign celloutsig_0_13z = celloutsig_0_1z[3] & celloutsig_0_4z;
  assign celloutsig_1_18z = ~^ celloutsig_1_7z[12:2];
  assign celloutsig_0_33z = { celloutsig_0_27z[7:6], _02_ } >> { in_data[51:44], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_12z = { _01_[2], _00_, celloutsig_0_11z, celloutsig_0_0z } >> celloutsig_0_1z[4:1];
  assign celloutsig_0_14z = { in_data[15:11], celloutsig_0_13z } >> { celloutsig_0_9z[2:0], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_1z[3:0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_19z, _01_[5:2], _00_, _01_[0], celloutsig_0_2z } <<< { celloutsig_0_33z[12:7], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_26z };
  assign celloutsig_0_71z = { celloutsig_0_20z[13:6], celloutsig_0_46z, celloutsig_0_19z } <<< celloutsig_0_39z[12:3];
  assign celloutsig_0_9z = { _01_[5:2], celloutsig_0_4z } <<< { celloutsig_0_7z[2:0], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[30:27], celloutsig_0_0z } <<< in_data[68:64];
  assign celloutsig_0_16z = celloutsig_0_7z[4:2] <<< celloutsig_0_7z[3:1];
  assign celloutsig_0_56z = in_data[68:63] >>> { celloutsig_0_31z[2:0], celloutsig_0_50z, celloutsig_0_46z, celloutsig_0_38z };
  assign celloutsig_0_35z = ~((celloutsig_0_5z & celloutsig_0_13z) | celloutsig_0_5z);
  assign celloutsig_0_10z = ~((celloutsig_0_1z[3] & in_data[41]) | celloutsig_0_5z);
  always_latch
    if (clkin_data[0]) celloutsig_0_39z = 15'h0000;
    else if (clkin_data[32]) celloutsig_0_39z = { celloutsig_0_17z[1], celloutsig_0_6z, celloutsig_0_16z };
  always_latch
    if (clkin_data[0]) celloutsig_0_17z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_17z = { celloutsig_0_6z[10:9], celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_2z) | (celloutsig_0_2z & celloutsig_0_2z));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[99:96], out_data[39:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
