<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MTB Peripheral Driver Library (PDL): cy_stc_autanalog_dac_sta_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MTB Peripheral Driver Library (PDL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structcy__stc__autanalog__dac__sta__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">cy_stc_autanalog_dac_sta_t Struct Reference<div class="ingroups"><a class="el" href="group__group__autanalog.html">AUTONOMOUS ANALOG (Autonomous Analog Block)</a> &raquo; <a class="el" href="group__group__autanalog__dac.html">CT DAC  (Continuous Time Digital to Analog Converter)</a> &raquo; <a class="el" href="group__group__autanalog__dac__data__structures.html">Data Structures</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p >Defines the static configuration structure, see <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_static">Static Configuration</a>. </p>
<p >Used in <a class="el" href="structcy__stc__autanalog__dac__t.html">cy_stc_autanalog_dac_t</a> and <a class="el" href="group__group__autanalog__dac__functions__init.html#gad03f1f06b81374b82339b920bbe92423">Cy_AutAnalog_DAC_LoadStaticConfig</a>. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:afbd58859bea2f63b313ad0ae89132865"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__autanalog__dac__sta__t.html#afbd58859bea2f63b313ad0ae89132865">lpDivDac</a></td></tr>
<tr class="memdesc:afbd58859bea2f63b313ad0ae89132865"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Low Power clock divider, actual divide value is DIV_VAL + 1, valid range is 1..1024.  <a href="structcy__stc__autanalog__dac__sta__t.html#afbd58859bea2f63b313ad0ae89132865">More...</a><br /></td></tr>
<tr class="separator:afbd58859bea2f63b313ad0ae89132865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d2ca694dd5823b4da9f3ef9de019cc"><td class="memItemLeft" align="right" valign="top"><a id="a88d2ca694dd5823b4da9f3ef9de019cc" name="a88d2ca694dd5823b4da9f3ef9de019cc"></a>
<a class="el" href="group__group__autanalog__dac__enums.html#gadf18ff8fe6bc7017c4690f6690570b39">cy_en_autanalog_dac_topo_cfg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>topology</b></td></tr>
<tr class="memdesc:a88d2ca694dd5823b4da9f3ef9de019cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The DAC topology, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_topology">Topology</a> chapter. <br /></td></tr>
<tr class="separator:a88d2ca694dd5823b4da9f3ef9de019cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f56c8fcb5b8ff66f05d3af97a3f361"><td class="memItemLeft" align="right" valign="top"><a id="a01f56c8fcb5b8ff66f05d3af97a3f361" name="a01f56c8fcb5b8ff66f05d3af97a3f361"></a>
<a class="el" href="group__group__autanalog__dac__enums.html#gad9f770740f1eb74af3dd7610a8294df8">cy_en_autanalog_dac_vref_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>vrefSel</b></td></tr>
<tr class="memdesc:a01f56c8fcb5b8ff66f05d3af97a3f361"><td class="mdescLeft">&#160;</td><td class="mdescRight">The DAC source of the Vref, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_vref">Reference Voltage</a> chapter. <br /></td></tr>
<tr class="separator:a01f56c8fcb5b8ff66f05d3af97a3f361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01848fd1cfdba488216400d3cd81e0e4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a01848fd1cfdba488216400d3cd81e0e4">deGlitch</a></td></tr>
<tr class="memdesc:a01848fd1cfdba488216400d3cd81e0e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DAC de-glitch functionality, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_deglitch">De-glitch</a> chapter.  <a href="structcy__stc__autanalog__dac__sta__t.html#a01848fd1cfdba488216400d3cd81e0e4">More...</a><br /></td></tr>
<tr class="separator:a01848fd1cfdba488216400d3cd81e0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830f895bcbe36c73eb2d79d77e4583fa"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a830f895bcbe36c73eb2d79d77e4583fa">bottomSel</a></td></tr>
<tr class="memdesc:a830f895bcbe36c73eb2d79d77e4583fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">The selector for the connecting the bottom end of the R-2R resistors ladder, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_output">Output Drive Control</a> chapter.  <a href="structcy__stc__autanalog__dac__sta__t.html#a830f895bcbe36c73eb2d79d77e4583fa">More...</a><br /></td></tr>
<tr class="separator:a830f895bcbe36c73eb2d79d77e4583fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d5b1938f8cc390fd3d5d8db00a1acf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a60d5b1938f8cc390fd3d5d8db00a1acf">disabledMode</a></td></tr>
<tr class="memdesc:a60d5b1938f8cc390fd3d5d8db00a1acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">The selector for the DAC output value when the output is disabled, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_output">Output Drive Control</a> chapter.  <a href="structcy__stc__autanalog__dac__sta__t.html#a60d5b1938f8cc390fd3d5d8db00a1acf">More...</a><br /></td></tr>
<tr class="separator:a60d5b1938f8cc390fd3d5d8db00a1acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545afd20ee3b7821f797446d4c609ef1"><td class="memItemLeft" align="right" valign="top"><a id="a545afd20ee3b7821f797446d4c609ef1" name="a545afd20ee3b7821f797446d4c609ef1"></a>
<a class="el" href="group__group__autanalog__dac__enums.html#ga29714a504f21526e46b05f626615a598">cy_en_autanalog_dac_ref_buf_pwr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>refBuffPwr</b></td></tr>
<tr class="memdesc:a545afd20ee3b7821f797446d4c609ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The power mode of the reference voltage buffer, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_topology">Topology</a> chapter. <br /></td></tr>
<tr class="separator:a545afd20ee3b7821f797446d4c609ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32f15937ac71071f6ab7c1c09f325c26"><td class="memItemLeft" align="right" valign="top"><a id="a32f15937ac71071f6ab7c1c09f325c26" name="a32f15937ac71071f6ab7c1c09f325c26"></a>
<a class="el" href="group__group__autanalog__dac__enums.html#ga7fdaa97f66f2cbdcb6c0a9a1d96f3174">cy_en_autanalog_dac_out_buf_pwr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>outBuffPwr</b></td></tr>
<tr class="memdesc:a32f15937ac71071f6ab7c1c09f325c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">The power mode of the output voltage buffer, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_topology">Topology</a> chapter. <br /></td></tr>
<tr class="separator:a32f15937ac71071f6ab7c1c09f325c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ced588cf0e917bfc50c44dcb682159"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a47ced588cf0e917bfc50c44dcb682159">sign</a></td></tr>
<tr class="memdesc:a47ced588cf0e917bfc50c44dcb682159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data as a unsigned/signed value, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_sign">Signed/Unsigned Input</a> chapter.  <a href="structcy__stc__autanalog__dac__sta__t.html#a47ced588cf0e917bfc50c44dcb682159">More...</a><br /></td></tr>
<tr class="separator:a47ced588cf0e917bfc50c44dcb682159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3172252ab8f342dec92b6ba7e52ea63"><td class="memItemLeft" align="right" valign="top"><a id="ac3172252ab8f342dec92b6ba7e52ea63" name="ac3172252ab8f342dec92b6ba7e52ea63"></a>
<a class="el" href="group__group__autanalog__dac__enums.html#ga19e5862fddcb1a280cb4732f583ba932">cy_en_autanalog_dac_vref_mux_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>vrefMux</b></td></tr>
<tr class="memdesc:ac3172252ab8f342dec92b6ba7e52ea63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexed reference voltage, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_vref">Reference Voltage</a>. <br /></td></tr>
<tr class="separator:ac3172252ab8f342dec92b6ba7e52ea63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff41539bdf5608cffbe90b2a3d1caf97"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__autanalog__dac__sta__t.html#aff41539bdf5608cffbe90b2a3d1caf97">sampleTime</a></td></tr>
<tr class="memdesc:aff41539bdf5608cffbe90b2a3d1caf97"><td class="mdescLeft">&#160;</td><td class="mdescRight">The sample time selection for the <a class="el" href="structcy__stc__autanalog__dac__ch__t.html#a15db122e0243be449b6b54140c202222" title="Enables Sample and Hold functionality for the DAC, for more details, refer to Sample and Hold.">cy_stc_autanalog_dac_ch_t::sampleAndHold</a>.  <a href="structcy__stc__autanalog__dac__sta__t.html#aff41539bdf5608cffbe90b2a3d1caf97">More...</a><br /></td></tr>
<tr class="separator:aff41539bdf5608cffbe90b2a3d1caf97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8db1e5c64f687296f07d640611fda0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a3a8db1e5c64f687296f07d640611fda0">stepVal</a> [<a class="el" href="group__group__autanalog__dac__macros.html#ga451485174ed3939dd57032502128aacf">CY_AUTANALOG_DAC_STEP_VAL_NUM</a>]</td></tr>
<tr class="memdesc:a3a8db1e5c64f687296f07d640611fda0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The DAC step value.  <a href="structcy__stc__autanalog__dac__sta__t.html#a3a8db1e5c64f687296f07d640611fda0">More...</a><br /></td></tr>
<tr class="separator:a3a8db1e5c64f687296f07d640611fda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a034e09f6997d47de773f9cceda7531"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a7a034e09f6997d47de773f9cceda7531">deGlitchTime</a></td></tr>
<tr class="memdesc:a7a034e09f6997d47de773f9cceda7531"><td class="mdescLeft">&#160;</td><td class="mdescRight">The DAC de-glitch time, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_deglitch">De-glitch</a> Actual value is DEGLITCH_CNT + 1, range 1..256.  <a href="structcy__stc__autanalog__dac__sta__t.html#a7a034e09f6997d47de773f9cceda7531">More...</a><br /></td></tr>
<tr class="separator:a7a034e09f6997d47de773f9cceda7531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90ea06c520f06ef1a7662888d952368"><td class="memItemLeft" align="right" valign="top"><a id="aa90ea06c520f06ef1a7662888d952368" name="aa90ea06c520f06ef1a7662888d952368"></a>
<a class="el" href="structcy__stc__autanalog__dac__ch__t.html">cy_stc_autanalog_dac_ch_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>chCfg</b> [<a class="el" href="group__group__autanalog__dac__macros.html#ga847a60eba05e360f3acefed04551b852">CY_AUTANALOG_DAC_CH_CFG_NUM</a>]</td></tr>
<tr class="memdesc:aa90ea06c520f06ef1a7662888d952368"><td class="mdescLeft">&#160;</td><td class="mdescRight">The array of pointers to the configuration structures for the DAC channels, a NULL element means that the channel structure is not configured. <br /></td></tr>
<tr class="separator:aa90ea06c520f06ef1a7662888d952368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddf643f1ca5472e8002154f6b9c6a8b"><td class="memItemLeft" align="right" valign="top"><a id="a2ddf643f1ca5472e8002154f6b9c6a8b" name="a2ddf643f1ca5472e8002154f6b9c6a8b"></a>
<a class="el" href="structcy__stc__autanalog__dac__ch__limit__t.html">cy_stc_autanalog_dac_ch_limit_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>chLimitCfg</b> [<a class="el" href="group__group__autanalog__dac__macros.html#ga2dba3a42b54e96af13fa41b11dd43f17">CY_AUTANALOG_DAC_CH_RANGE_NUM</a>]</td></tr>
<tr class="memdesc:a2ddf643f1ca5472e8002154f6b9c6a8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The array of pointers to the configuration structures for the DAC output range detection, a NULL element means that the range detection is not configured. <br /></td></tr>
<tr class="separator:a2ddf643f1ca5472e8002154f6b9c6a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="afbd58859bea2f63b313ad0ae89132865" name="afbd58859bea2f63b313ad0ae89132865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbd58859bea2f63b313ad0ae89132865">&#9670;&nbsp;</a></span>lpDivDac</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_autanalog_dac_sta_t::lpDivDac</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The Low Power clock divider, actual divide value is DIV_VAL + 1, valid range is 1..1024. </p>
<p >For more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_clock">Clocking</a> chapter </p>

</div>
</div>
<a id="a01848fd1cfdba488216400d3cd81e0e4" name="a01848fd1cfdba488216400d3cd81e0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01848fd1cfdba488216400d3cd81e0e4">&#9670;&nbsp;</a></span>deGlitch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_autanalog_dac_sta_t::deGlitch</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the DAC de-glitch functionality, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_deglitch">De-glitch</a> chapter. </p>
<ul>
<li>FALSE - disabled;</li>
<li>TRUE - enabled; </li>
</ul>

</div>
</div>
<a id="a830f895bcbe36c73eb2d79d77e4583fa" name="a830f895bcbe36c73eb2d79d77e4583fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a830f895bcbe36c73eb2d79d77e4583fa">&#9670;&nbsp;</a></span>bottomSel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_autanalog_dac_sta_t::bottomSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The selector for the connecting the bottom end of the R-2R resistors ladder, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_output">Output Drive Control</a> chapter. </p>
<ul>
<li>FALSE - connect to Vssa;</li>
<li>TRUE - connect to Vref; </li>
</ul>

</div>
</div>
<a id="a60d5b1938f8cc390fd3d5d8db00a1acf" name="a60d5b1938f8cc390fd3d5d8db00a1acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d5b1938f8cc390fd3d5d8db00a1acf">&#9670;&nbsp;</a></span>disabledMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_autanalog_dac_sta_t::disabledMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The selector for the DAC output value when the output is disabled, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_output">Output Drive Control</a> chapter. </p>
<ul>
<li>FALSE - tri-state output;</li>
<li>TRUE - output Vssa or Vref, depends on the setting in the <a class="el" href="structcy__stc__autanalog__dac__sta__t.html#a830f895bcbe36c73eb2d79d77e4583fa" title="The selector for the connecting the bottom end of the R-2R resistors ladder, for more details,...">cy_stc_autanalog_dac_sta_t::bottomSel</a> field; </li>
</ul>

</div>
</div>
<a id="a47ced588cf0e917bfc50c44dcb682159" name="a47ced588cf0e917bfc50c44dcb682159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ced588cf0e917bfc50c44dcb682159">&#9670;&nbsp;</a></span>sign</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_autanalog_dac_sta_t::sign</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data as a unsigned/signed value, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_sign">Signed/Unsigned Input</a> chapter. </p>
<ul>
<li>FALSE - unsigned 12-bit number;</li>
<li>TRUE - virtual signed 12-bits number; </li>
</ul>

</div>
</div>
<a id="aff41539bdf5608cffbe90b2a3d1caf97" name="aff41539bdf5608cffbe90b2a3d1caf97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff41539bdf5608cffbe90b2a3d1caf97">&#9670;&nbsp;</a></span>sampleTime</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_autanalog_dac_sta_t::sampleTime</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The sample time selection for the <a class="el" href="structcy__stc__autanalog__dac__ch__t.html#a15db122e0243be449b6b54140c202222" title="Enables Sample and Hold functionality for the DAC, for more details, refer to Sample and Hold.">cy_stc_autanalog_dac_ch_t::sampleAndHold</a>. </p>
<p >Actual value is SAMPLE_TIME + 1, range 1..256 </p><dl class="section note"><dt>Note</dt><dd>The sample time is measured in terms of the number of clock cycles. </dd></dl>

</div>
</div>
<a id="a3a8db1e5c64f687296f07d640611fda0" name="a3a8db1e5c64f687296f07d640611fda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8db1e5c64f687296f07d640611fda0">&#9670;&nbsp;</a></span>stepVal</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_autanalog_dac_sta_t::stepVal[<a class="el" href="group__group__autanalog__dac__macros.html#ga451485174ed3939dd57032502128aacf">CY_AUTANALOG_DAC_STEP_VAL_NUM</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The DAC step value. </p>
<p >Actual step value is STEP_VAL + 1. for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_mode">Operating Mode</a> chapter </p>

</div>
</div>
<a id="a7a034e09f6997d47de773f9cceda7531" name="a7a034e09f6997d47de773f9cceda7531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a034e09f6997d47de773f9cceda7531">&#9670;&nbsp;</a></span>deGlitchTime</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_autanalog_dac_sta_t::deGlitchTime</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The DAC de-glitch time, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_deglitch">De-glitch</a> Actual value is DEGLITCH_CNT + 1, range 1..256. </p>
<dl class="section note"><dt>Note</dt><dd>The sample time is measured in terms of the number of clock cycles. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>MTB Peripheral Driver Library (PDL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
