/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  reg [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_2z[2]) & celloutsig_0_0z);
  assign celloutsig_1_12z = ~((celloutsig_1_5z | celloutsig_1_11z) & celloutsig_1_1z);
  assign celloutsig_1_1z = ~((in_data[168] | in_data[170]) & celloutsig_1_0z[0]);
  assign celloutsig_1_5z = celloutsig_1_4z | celloutsig_1_1z;
  assign celloutsig_1_11z = in_data[99] | celloutsig_1_5z;
  assign celloutsig_1_15z = celloutsig_1_12z | celloutsig_1_14z;
  assign celloutsig_1_17z = celloutsig_1_9z | celloutsig_1_15z;
  assign celloutsig_1_18z = celloutsig_1_10z[0] | celloutsig_1_13z;
  assign celloutsig_0_5z = celloutsig_0_3z | celloutsig_0_0z;
  assign celloutsig_0_8z = celloutsig_0_7z[15] | celloutsig_0_6z;
  assign celloutsig_0_9z = celloutsig_0_8z | celloutsig_0_2z[7];
  assign celloutsig_0_27z = celloutsig_0_3z | celloutsig_0_24z;
  assign celloutsig_0_11z = celloutsig_0_7z[10:1] & { celloutsig_0_2z[5:1], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[165:159] & in_data[162:156];
  assign celloutsig_0_0z = in_data[48:44] === in_data[47:43];
  assign celloutsig_1_14z = in_data[157:153] === celloutsig_1_0z[5:1];
  assign celloutsig_0_13z = { in_data[47:46], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z } === { celloutsig_0_7z[5:4], celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_14z[10:1], celloutsig_0_5z } === { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_26z = celloutsig_0_11z[7:1] === { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_1_2z = celloutsig_1_0z[1] & ~(in_data[177]);
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_7z } * in_data[157:154];
  assign celloutsig_0_7z = in_data[73:57] * { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_10z = ~ { celloutsig_0_4z[2], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_16z = ~ celloutsig_0_14z[10:8];
  assign celloutsig_1_4z = | { in_data[126:125], celloutsig_1_2z };
  assign celloutsig_1_9z = | { in_data[167:162], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = | { in_data[171:169], celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_18z };
  assign celloutsig_0_6z = in_data[67] & celloutsig_0_3z;
  assign celloutsig_0_20z = celloutsig_0_14z[3] & celloutsig_0_16z[1];
  assign celloutsig_1_8z = ~^ { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_1_7z = { in_data[173:172], celloutsig_1_4z } ~^ { celloutsig_1_0z[2], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_4z = celloutsig_0_2z[8:3] ~^ { celloutsig_0_2z[6:5], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[91:89] ^ in_data[26:24];
  assign celloutsig_0_14z = { celloutsig_0_7z[10:2], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_13z } ^ { celloutsig_0_4z[4], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } ^ { in_data[28:24], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_0z[3]) | celloutsig_1_4z);
  assign celloutsig_1_13z = ~((celloutsig_1_5z & celloutsig_1_11z) | celloutsig_1_5z);
  assign celloutsig_1_3z = ~((in_data[125] & celloutsig_1_1z) | celloutsig_1_0z[6]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_12z = { celloutsig_0_7z[11], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
