// Seed: 2708764629
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wor id_5;
  output reg id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
  wire id_11;
  initial begin : LABEL_0
    id_4 <= id_6;
  end
  assign id_5 = 1;
  parameter id_12 = 1;
  wire [-1 'b0 : 1] id_13;
endmodule
module module_1 #(
    parameter id_18 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_4,
      id_2,
      id_9,
      id_4,
      id_1,
      id_4,
      id_4,
      id_11
  );
  output wor id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout reg id_2;
  inout wire id_1;
  for (id_16 = -1; 1; id_2 = id_3) begin : LABEL_0
    assign id_14 = 1;
  end
  logic id_17;
  wire  _id_18;
  logic id_19;
  ;
  logic [-1 : id_18] id_20;
  wire id_21;
endmodule
