// Seed: 2110848766
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_6;
  wire  id_7;
  ;
  wire [-1 : -1] id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd68
) (
    id_1[id_2 :-1],
    _id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4
  );
  input wire id_3;
  input wire _id_2;
  input logic [7:0] id_1;
endmodule
