# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../regionizer.srcs/sources_1/ip/regionizer_clocks" \
"../../../../regionizer.srcs/sources_1/ip/infra_fifo/sim/infra_fifo.v" \
"../../../../regionizer.srcs/sources_1/ip/level1_fifo/sim/level1_fifo.v" \
"../../../../regionizer.srcs/sources_1/ip/regionizer_clocks/regionizer_clocks_clk_wiz.v" \
"../../../../regionizer.srcs/sources_1/ip/regionizer_clocks/regionizer_clocks.v" \

# compile glbl module
verilog work "glbl.v"

# Do not sort compile order
nosort
