set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow Model"} {arilogcal.svo arilogcal_v.sdo}}
	{{"Fast Model"} {arilogcal_fast.svo arilogcal_v_fast.sdo}}
}
