$date
	Fri May 23 12:22:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FixedPointMultiplier_tb $end
$var wire 32 ! p_out [31:0] $end
$var wire 1 " overflow $end
$var parameter 32 # SCALE_FACTOR $end
$var reg 32 $ a_in [31:0] $end
$var reg 32 % b_in [31:0] $end
$scope module uut $end
$var wire 32 & a_in [31:0] $end
$var wire 32 ' b_in [31:0] $end
$var wire 64 ( product_full [63:0] $end
$var wire 32 ) p_out [31:0] $end
$var wire 1 " overflow $end
$var parameter 32 * FRACT_BITS $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 *
b10000000000000000 #
$end
#0
$dumpvars
b1100000000000000000 )
b11000000000000000000000000000000000 (
b110000000000000000 '
b100000000000000000 &
b110000000000000000 %
b100000000000000000 $
1"
b1100000000000000000 !
$end
#10000
b0 !
b0 )
0"
b0 (
b0 $
b0 &
#20000
b11111111111110100000000000000000 !
b11111111111110100000000000000000 )
1"
b1111111111111111111111111111101000000000000000000000000000000000 (
b11111111111111100000000000000000 $
b11111111111111100000000000000000 &
#30000
