#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55b6d9702de0 .scope module, "tb_uart_rx" "tb_uart_rx" 2 3;
 .timescale -9 -12;
v0x55b6d9764060_0 .var "clk", 0 0;
v0x55b6d9764120_0 .var "count", 7 0;
v0x55b6d9764230_0 .net "data_byte", 7 0, v0x55b6d9763980_0;  1 drivers
v0x55b6d97642d0_0 .net "even_parity", 0 0, v0x55b6d9763a20_0;  1 drivers
v0x55b6d97643a0_0 .var "rst", 0 0;
v0x55b6d97644e0_0 .net "rx_active", 0 0, v0x55b6d9763bb0_0;  1 drivers
v0x55b6d9764580_0 .net "rx_done", 0 0, v0x55b6d9763c50_0;  1 drivers
v0x55b6d9764620_0 .var "serial_in", 0 0;
S_0x55b6d9702f70 .scope module, "uut" "uart_rx" 2 16, 3 1 0, S_0x55b6d9702de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "count";
    .port_info 3 /OUTPUT 8 "data_byte";
    .port_info 4 /INPUT 1 "serial_in";
    .port_info 5 /OUTPUT 1 "rx_active";
    .port_info 6 /OUTPUT 1 "rx_done";
    .port_info 7 /OUTPUT 1 "even_parity";
P_0x55b6d9743b70 .param/l "data" 1 3 15, C4<010>;
P_0x55b6d9743bb0 .param/l "ideal" 1 3 13, C4<000>;
P_0x55b6d9743bf0 .param/l "parity" 1 3 17, C4<100>;
P_0x55b6d9743c30 .param/l "start" 1 3 14, C4<001>;
P_0x55b6d9743c70 .param/l "stop" 1 3 16, C4<011>;
v0x55b6d97636f0_0 .var "bit_index", 4 0;
v0x55b6d97637f0_0 .net "clk", 0 0, v0x55b6d9764060_0;  1 drivers
v0x55b6d97638b0_0 .net "count", 7 0, v0x55b6d9764120_0;  1 drivers
v0x55b6d9763980_0 .var "data_byte", 7 0;
v0x55b6d9763a20_0 .var "even_parity", 0 0;
v0x55b6d9763b10_0 .net "rst", 0 0, v0x55b6d97643a0_0;  1 drivers
v0x55b6d9763bb0_0 .var "rx_active", 0 0;
v0x55b6d9763c50_0 .var "rx_done", 0 0;
v0x55b6d9763d10_0 .net "serial_in", 0 0, v0x55b6d9764620_0;  1 drivers
v0x55b6d9763dd0_0 .var "state", 2 0;
v0x55b6d9763eb0_0 .net "tx_enb", 0 0, v0x55b6d9763560_0;  1 drivers
S_0x55b6d9731990 .scope module, "baud_rate" "baud_generator" 3 10, 4 1 0, S_0x55b6d9702f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "count";
    .port_info 3 /OUTPUT 1 "tx_enb";
v0x55b6d972e680_0 .var "check", 7 0;
v0x55b6d972e720_0 .net "clk", 0 0, v0x55b6d9764060_0;  alias, 1 drivers
v0x55b6d97633e0_0 .net "count", 7 0, v0x55b6d9764120_0;  alias, 1 drivers
v0x55b6d97634a0_0 .net "rst", 0 0, v0x55b6d97643a0_0;  alias, 1 drivers
v0x55b6d9763560_0 .var "tx_enb", 0 0;
E_0x55b6d974a4f0 .event posedge, v0x55b6d97634a0_0, v0x55b6d972e720_0;
    .scope S_0x55b6d9731990;
T_0 ;
    %wait E_0x55b6d974a4f0;
    %load/vec4 v0x55b6d97634a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b6d972e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b6d9763560_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b6d972e680_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0x55b6d972e680_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55b6d972e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b6d9763560_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b6d9763560_0, 0;
    %load/vec4 v0x55b6d97633e0_0;
    %assign/vec4 v0x55b6d972e680_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b6d9702f70;
T_1 ;
    %wait E_0x55b6d974a4f0;
    %load/vec4 v0x55b6d9763b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55b6d97636f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b6d9763bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b6d9763c50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55b6d9763dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b6d9763bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b6d9763c50_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55b6d9763980_0, 0;
    %load/vec4 v0x55b6d9763d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
T_1.10 ;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b6d9763980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b6d9763bb0_0, 0;
    %load/vec4 v0x55b6d9763eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
T_1.12 ;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x55b6d9763d10_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55b6d97636f0_0;
    %assign/vec4/off/d v0x55b6d9763980_0, 4, 5;
    %load/vec4 v0x55b6d9763eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %load/vec4 v0x55b6d97636f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.15, 5;
    %load/vec4 v0x55b6d97636f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55b6d97636f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55b6d97636f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
T_1.16 ;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
T_1.14 ;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x55b6d9763d10_0;
    %assign/vec4 v0x55b6d9763a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b6d9763bb0_0, 0;
    %load/vec4 v0x55b6d9763eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
T_1.18 ;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b6d9763bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b6d9763c50_0, 0;
    %load/vec4 v0x55b6d9763eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55b6d9763dd0_0, 0;
T_1.20 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b6d9702de0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x55b6d9764060_0;
    %inv;
    %store/vec4 v0x55b6d9764060_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b6d9702de0;
T_3 ;
    %vpi_call 2 34 "$dumpfile", "resrx.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6d9764060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6d97643a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6d9764620_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x55b6d9764120_0, 0, 8;
    %vpi_call 2 42 "$display", "Applying reset..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6d97643a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6d97643a0_0, 0, 1;
    %vpi_call 2 48 "$display", "Simulating reception of data..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6d9764620_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6d9764620_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6d9764620_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6d9764620_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6d9764620_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6d9764620_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6d9764620_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6d9764620_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6d9764620_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b6d9764620_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b6d9764620_0, 0, 1;
    %delay 500000, 0;
    %delay 1000000, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_rx_tb.v";
    "uart_rx.v";
    "baud_generator.v";
