#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr 27 12:05:48 2025
# Process ID         : 59943
# Current directory  : /home/hkchu/xillybus/verilog/vivado/xillydemo.runs
# Command line       : vivado -mode batch -source impl_1/xillydemo.tcl
# Log file           : /home/hkchu/xillybus/verilog/vivado/xillydemo.runs/vivado.log
# Journal file       : /home/hkchu/xillybus/verilog/vivado/xillydemo.runs/vivado.jou
# Running On         : pikespeak
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i9-11900K @ 3.50GHz
# CPU Frequency      : 4700.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 67185 MB
# Swap memory        : 2147 MB
# Total Virtual      : 69332 MB
# Available Virtual  : 65166 MB
#-----------------------------------------------------------
source impl_1/xillydemo.tcl
# namespace eval ::optrace {
#   variable script "/home/hkchu/xillybus/verilog/vivado/xillydemo.runs/impl_1/xillydemo.tcl"
#   variable category "vivado_impl"
# }
# if {![info exists ::dispatch::connected]} {
#   namespace eval ::dispatch {
#     variable connected false
#     if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
#       set result "true"
#       if {[catch {
#         if {[lsearch -exact [package names] DispatchTcl] < 0} {
#           set result [load librdi_cd_clienttcl[info sharedlibextension]] 
#         }
#         if {$result eq "false"} {
#           puts "WARNING: Could not load dispatch client library"
#         }
#         set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
#         if { $connect_id eq "" } {
#           puts "WARNING: Could not initialize dispatch client"
#         } else {
#           puts "INFO: Dispatch client connection id - $connect_id"
#           set connected true
#         }
#       } catch_res]} {
#         puts "WARNING: failed to connect to dispatch server - $catch_res"
#       }
#     }
#   }
# }
# if {$::dispatch::connected} {
#   # Remove the dummy proc if it exists.
#   if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
#     rename ::OPTRACE ""
#   }
#   proc ::OPTRACE { task action {tags {} } } {
#     ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
#   }
#   # dispatch is generic. We specifically want to attach logging.
#   ::vitis_log::connect_client
# } else {
#   # Add dummy proc if it doesn't exist.
#   if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
#     proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
#         # Do nothing
#     }
#   }
# }
# proc start_step { step } {
#   set stopFile ".stop.rst"
#   if {[file isfile .stop.rst]} {
#     puts ""
#     puts "*** Halting run - EA reset detected ***"
#     puts ""
#     puts ""
#     return -code error
#   }
#   set beginFile ".$step.begin.rst"
#   set platform "$::tcl_platform(platform)"
#   set user "$::tcl_platform(user)"
#   set pid [pid]
#   set host ""
#   if { [string equal $platform unix] } {
#     if { [info exist ::env(HOSTNAME)] } {
#       set host $::env(HOSTNAME)
#     } elseif { [info exist ::env(HOST)] } {
#       set host $::env(HOST)
#     }
#   } else {
#     if { [info exist ::env(COMPUTERNAME)] } {
#       set host $::env(COMPUTERNAME)
#     }
#   }
#   set ch [open $beginFile w]
#   puts $ch "<?xml version=\"1.0\"?>"
#   puts $ch "<ProcessHandle Version=\"1\" Minor=\"0\">"
#   puts $ch "    <Process Command=\".planAhead.\" Owner=\"$user\" Host=\"$host\" Pid=\"$pid\">"
#   puts $ch "    </Process>"
#   puts $ch "</ProcessHandle>"
#   close $ch
# }
# proc end_step { step } {
#   set endFile ".$step.end.rst"
#   set ch [open $endFile w]
#   close $ch
# }
# proc step_failed { step } {
#   set endFile ".$step.error.rst"
#   set ch [open $endFile w]
#   close $ch
# OPTRACE "impl_1" END { }
# }
# set_msg_config  -id {Coretcl 2-1280}  -string {{pcie}}  -new_severity {INFO} 
# OPTRACE "impl_1" START { ROLLUP_1 }
# OPTRACE "Phase: Init Design" START { ROLLUP_AUTO }
# start_step init_design
# set ACTIVE_STEP init_design
Command: link_design -top xillydemo -part xcu50-fsvh2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/hkchu/xillybus/vivado-essentials/fifo_32x512/fifo_32x512.dcp' for cell 'fifo_32'
INFO: [Project 1-454] Reading design checkpoint '/home/hkchu/xillybus/vivado-essentials/fifo_8x2048/fifo_8x2048.dcp' for cell 'fifo_8'
INFO: [Project 1-454] Reading design checkpoint '/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0.dcp' for cell 'xillybus_ins/pcie'
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2844.711 ; gain = 0.000 ; free physical = 38985 ; free virtual = 60328
INFO: [Netlist 29-17] Analyzing 617 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/fifo_32x512/fifo_32x512.xdc] for cell 'fifo_32/U0'
Finished Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/fifo_32x512/fifo_32x512.xdc] for cell 'fifo_32/U0'
Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/fifo_8x2048/fifo_8x2048.xdc] for cell 'fifo_8/U0'
Finished Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/fifo_8x2048/fifo_8x2048.xdc] for cell 'fifo_8/U0'
Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/ip_0/synth/pcie4c_uscale_plus_0_gt.xdc] for cell 'xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4c_uscale_plus_0_gt_i/inst'
Finished Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/ip_0/synth/pcie4c_uscale_plus_0_gt.xdc] for cell 'xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4c_uscale_plus_0_gt_i/inst'
Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/source/ip_pcie4c_uscale_plus_impl_x1y0.xdc] for cell 'xillybus_ins/pcie/inst'
Finished Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/source/ip_pcie4c_uscale_plus_impl_x1y0.xdc] for cell 'xillybus_ins/pcie/inst'
Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/source/ip_pcie4c_uscale_plus_x1y0.xdc] for cell 'xillybus_ins/pcie/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/source/ip_pcie4c_uscale_plus_x1y0.xdc:228]
set_switching_activity: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 4729.586 ; gain = 1670.191 ; free physical = 37489 ; free virtual = 58832
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/source/ip_pcie4c_uscale_plus_x1y0.xdc:247]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/source/ip_pcie4c_uscale_plus_x1y0.xdc:248]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/source/ip_pcie4c_uscale_plus_x1y0.xdc:252]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/source/ip_pcie4c_uscale_plus_x1y0.xdc:253]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/source/ip_pcie4c_uscale_plus_x1y0.xdc:255]
Finished Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/source/ip_pcie4c_uscale_plus_x1y0.xdc] for cell 'xillybus_ins/pcie/inst'
Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/xillydemo.xdc]
CRITICAL WARNING: [Netlist 29-154] Cannot set property 'CONFIG_VOLTAGE' because incorrect value '0.85' specified. Expecting type 'enum' with possible values of '1.8,1.5'. [/home/hkchu/xillybus/vivado-essentials/xillydemo.xdc:3]
Resolution: Please check the value of the property and set to a correct value.
WARNING: [Vivado 12-4780] Cannot set the LOC property of cell 'xillybus_ins/pcieclk_ibuf' to a PACKAGE_PIN value 'AF9'. Site has multiple package pins bonded and can result in different placement. Assign the port object to a package pin location, or choose a more specific BEL site location value. [/home/hkchu/xillybus/vivado-essentials/xillydemo.xdc:9]
Finished Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/xillydemo.xdc]
Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_board.xdc] for cell 'xillybus_ins/pcie/inst'
Finished Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_board.xdc] for cell 'xillybus_ins/pcie/inst'
Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/synth/pcie4c_uscale_plus_0_late.xdc] for cell 'xillybus_ins/pcie/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/synth/pcie4c_uscale_plus_0_late.xdc:62]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/synth/pcie4c_uscale_plus_0_late.xdc:68]
Finished Parsing XDC File [/home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/synth/pcie4c_uscale_plus_0_late.xdc] for cell 'xillybus_ins/pcie/inst'
INFO: [Project 1-1714] 5 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 53 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4729.586 ; gain = 0.000 ; free physical = 37489 ; free virtual = 58833
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 167 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 28 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 73 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 37 instances

15 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 4729.586 ; gain = 3196.867 ; free physical = 37489 ; free virtual = 58833
# set rc [catch {
#   create_msg_db init_design.pb
#   set_param chipscope.maxJobs 4
#   set_param runs.launchOptions { -jobs 8  }
# OPTRACE "create in-memory project" START { }
#   create_project -in_memory -part xcu50-fsvh2104-2-e
#   set_property design_mode GateLvl [current_fileset]
#   set_param project.singleFileAddWarning.threshold 0
# OPTRACE "create in-memory project" END { }
# OPTRACE "set parameters" START { }
#   set_property webtalk.parent_dir /home/hkchu/xillybus/verilog/vivado/xillydemo.cache/wt [current_project]
#   set_property parent.project_path /home/hkchu/xillybus/verilog/vivado/xillydemo.xpr [current_project]
#   set_property ip_output_repo /home/hkchu/xillybus/verilog/vivado/xillydemo.cache/ip [current_project]
#   set_property ip_cache_permissions {read write} [current_project]
#   set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO XPM_MEMORY} [current_project]
# OPTRACE "set parameters" END { }
# OPTRACE "add files" START { }
#   add_files -quiet /home/hkchu/xillybus/verilog/vivado/xillydemo.runs/synth_1/xillydemo.dcp
#   read_ip -quiet /home/hkchu/xillybus/vivado-essentials/fifo_32x512/fifo_32x512.xci
#   read_ip -quiet /home/hkchu/xillybus/vivado-essentials/fifo_8x2048/fifo_8x2048.xci
#   read_ip -quiet /home/hkchu/xillybus/vivado-essentials/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0.xci
#   read_edif /home/hkchu/xillybus/core/xillybus_core.edf
# OPTRACE "read constraints: implementation" START { }
#   read_xdc /home/hkchu/xillybus/vivado-essentials/xillydemo.xdc
# OPTRACE "read constraints: implementation" END { }
# OPTRACE "read constraints: implementation_pre" START { }
# OPTRACE "read constraints: implementation_pre" END { }
# OPTRACE "add files" END { }
# OPTRACE "link_design" START { }
#   link_design -top xillydemo -part xcu50-fsvh2104-2-e 
# OPTRACE "link_design" END { }
# OPTRACE "gray box cells" START { }
# OPTRACE "gray box cells" END { }
# OPTRACE "init_design_reports" START { REPORT }
# OPTRACE "init_design_reports" END { }
# OPTRACE "init_design_write_hwdef" START { }
# OPTRACE "init_design_write_hwdef" END { }
#   close_msg_db -file init_design.pb
# } RESULT]
# if {$rc} {
#   step_failed init_design
#   return -code error $RESULT
# } else {
#   end_step init_design
#   unset ACTIVE_STEP 
# }
# OPTRACE "Phase: Init Design" END { }
# OPTRACE "Phase: Opt Design" START { ROLLUP_AUTO }
# start_step opt_design
# set ACTIVE_STEP opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4729.586 ; gain = 0.000 ; free physical = 37478 ; free virtual = 58821

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19019a915

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4729.586 ; gain = 0.000 ; free physical = 37467 ; free virtual = 58810

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 19019a915

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37225 ; free virtual = 58569

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19019a915

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37226 ; free virtual = 58569
Phase 1 Initialization | Checksum: 19019a915

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37226 ; free virtual = 58569

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19019a915

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37226 ; free virtual = 58569

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19019a915

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37222 ; free virtual = 58565
Phase 2 Timer Update And Timing Data Collection | Checksum: 19019a915

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37222 ; free virtual = 58565

Phase 3 Retarget
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[12]_i_2
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[12]_i_2
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[28] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[13]_i_3
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[24] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[13]_i_3
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[23] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tlast_reg_lower_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[28] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tlast_reg_lower_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[26] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[11]_i_2
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[25] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[11]_i_2
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[27] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[11]_i_2
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[24] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tlast_reg_upper_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[23] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tlast_reg_upper_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[28] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tlast_reg_upper_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[23] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_discontinue_reg_lower_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[28] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_discontinue_reg_lower_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[32] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_discontinue_reg_lower_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[32] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_discontinue_reg_upper_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[23] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_discontinue_reg_upper_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[28] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_discontinue_reg_upper_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/xillybus_core_ins/s_axis_rq_tready_w[0] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/xillybus_core_ins/packet_tx_axi_uplus_64_ins/Mmux_middle_valid_update_state[1]_MUX_492_o11
WARNING: [Opt 31-155] Driverless net xillybus_ins/xillybus_core_ins/s_axis_rq_tready_w[0] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/xillybus_core_ins/packet_tx_axi_uplus_64_ins/packet_ack1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[30] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[12]_i_3
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[31] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[12]_i_3
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[24] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[12]_i_3
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[28] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[12]_i_3
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[31] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[14]_i_2
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[30] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[14]_i_2
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[24] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[14]_i_2
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[28] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[14]_i_2
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[15]_i_4
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[15]_i_4
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[21] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[15]_i_4
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[28] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[15]_i_4
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[27] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[4]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[8] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[12]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[12]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[12]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[12] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[12]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[9] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[13]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[13]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[13]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[13] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[13]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[10] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[14]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[14]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[14]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[14] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[14]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[11] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[15]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[15]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[15]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[15] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[15]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[16] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[18]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[18]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[18]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[18] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[18]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[17] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[19]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[19]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[19]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[19] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[19]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[33] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[38]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[38]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[38]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[34] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[38]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[35] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[41]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[41]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[41]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[37] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[41]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[36] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[42]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[42]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[42]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[38] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[42]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[4]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[4]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[4]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[4] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[4]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[39] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[53]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[53]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[53]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[47] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[53]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[40] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[54]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[54]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[54]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[48] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[54]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[41] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[55]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[55]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[55]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[49] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[55]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[42] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[56]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[56]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[56]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[50] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[56]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[43] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[57]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[57]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[57]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[51] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[57]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[44] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[58]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[58]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[58]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[52] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[58]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[45] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[59]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[20] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[59]_i_1
WARNING: [Opt 31-155] Driverless net xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser[22] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tuser_reg[59]_i_1
INFO: [Common 17-14] Message 'Opt 31-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 65 inverter(s) to 16119 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[100]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[101]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[102]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[103]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[104]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[105]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[106]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[107]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[108]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[109]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[10]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[110]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[111]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[112]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[113]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[114]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[115]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[116]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[117]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[118]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[119]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[11]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[120]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[121]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[122]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[123]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[124]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[125]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[126]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[127]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[128]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[129]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[12]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[130]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[131]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[132]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[133]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[134]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[135]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[136]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[137]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[138]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[139]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[13]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[140]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[141]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[142]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[143]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[144]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[145]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[146]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[147]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[148]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[149]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[14]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[150]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[151]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[152]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[153]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[154]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[155]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[156]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[157]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[158]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[159]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[15]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[160]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[161]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[162]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[163]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[164]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[165]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[166]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[167]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[168]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[169]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[16]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[170]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[171]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[172]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[173]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[174]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[175]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[176]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[177]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[178]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[179]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[17]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[180]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[181]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[182]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[183]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[184]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[185]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[186]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[187]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[188]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[189]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tdata_reg_reg[18]
INFO: [Common 17-14] Message 'Opt 31-430' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 10a9abc87

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37218 ; free virtual = 58561
Retarget | Checksum: 10a9abc87
INFO: [Opt 31-389] Phase Retarget created 54 cells and removed 322 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 10f29c3a2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37218 ; free virtual = 58562
Constant propagation | Checksum: 10f29c3a2
INFO: [Opt 31-389] Phase Constant propagation created 506 cells and removed 3621 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37218 ; free virtual = 58562
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37219 ; free virtual = 58563
Phase 5 Sweep | Checksum: 1b32947d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37219 ; free virtual = 58563
Sweep | Checksum: 1b32947d2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14891 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1b32947d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37220 ; free virtual = 58564
BUFG optimization | Checksum: 1b32947d2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b32947d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37220 ; free virtual = 58564
Shift Register Optimization | Checksum: 1b32947d2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b32947d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37220 ; free virtual = 58564
Post Processing Netlist | Checksum: 1b32947d2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 168a5c2cf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37220 ; free virtual = 58564

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task
ERROR: [Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[12]_i_2.
Resolution: Please review the preceding OPT INFO messages that detail what has been trimmed in the design to determine if the removal of unused logic is causing this error. If opt_design is being specified directly, it will need to be rerun with opt_design -verbose to generate detailed INFO messages about trimming.

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37220 ; free virtual = 58564
Phase 9.2 Verifying Netlist Connectivity | Checksum: 168a5c2cf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37220 ; free virtual = 58564
Phase 9 Finalization | Checksum: 168a5c2cf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4830.469 ; gain = 0.000 ; free physical = 37220 ; free virtual = 58564
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 100 Warnings, 100 Critical Warnings and 2 Errors encountered.
opt_design failed
# set rc [catch {
#   create_msg_db opt_design.pb
# OPTRACE "read constraints: opt_design" START { }
# OPTRACE "read constraints: opt_design" END { }
# OPTRACE "opt_design" START { }
#   opt_design 
# OPTRACE "opt_design" END { }
# OPTRACE "read constraints: opt_design_post" START { }
# OPTRACE "read constraints: opt_design_post" END { }
# OPTRACE "opt_design reports" START { REPORT }
#   set_param project.isImplRun true
#   generate_parallel_reports -reports { "report_drc -file xillydemo_drc_opted.rpt -pb xillydemo_drc_opted.pb -rpx xillydemo_drc_opted.rpx"  }
#   set_param project.isImplRun false
# OPTRACE "opt_design reports" END { }
# OPTRACE "Opt Design: write_checkpoint" START { CHECKPOINT }
#   write_checkpoint -force xillydemo_opt.dcp
# OPTRACE "Opt Design: write_checkpoint" END { }
#   close_msg_db -file opt_design.pb
# } RESULT]
# if {$rc} {
#   step_failed opt_design
#   return -code error $RESULT
# } else {
#   end_step opt_design
#   unset ACTIVE_STEP 
# }
ERROR: [Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: xillybus_ins/pcie/inst/pcie4c_uscale_plus_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[12]_i_2.
Resolution: Please review the preceding OPT INFO messages that detail what has been trimmed in the design to determine if the removal of unused logic is causing this error. If opt_design is being specified directly, it will need to be rerun with opt_design -verbose to generate detailed INFO messages about trimming.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 12:06:48 2025...
