
<!DOCTYPE html>
<html lang="en-US">
<head>
   <meta charset="UTF-8">
   <meta http-equiv="X-UA-Compatible" content="IE=Edge">
   <meta name="viewport" content="width=device-width, initial-scale=1">
   <title>Power Aware High-Level Synthesis Flow for Mapping Large-Scale FPGA Designs | CE Projects - UoP</title>
  <link rel="shortcut icon" href="/assets/images/favicon.ico" type="image/x-icon">
  <link rel="stylesheet" href="/assets/css/app.css">
  <link rel="dns-prefetch" href="//fonts.gstatic.com">
  <link href="https://fonts.googleapis.com/css?family=Nunito" rel="stylesheet">
<title>Power Aware High-Level Synthesis Flow for Mapping Large-Scale FPGA Designs | CE Projects - UoP</title>
<meta name="generator" content="Jekyll v4.2.0" />
<meta property="og:title" content="Power Aware High-Level Synthesis Flow for Mapping Large-Scale FPGA Designs" />
<meta property="og:locale" content="en_US" />
<link rel="canonical" href="/4yp/e13/power-aware-high-level-synthesis" />
<meta property="og:url" content="/4yp/e13/power-aware-high-level-synthesis" />
<meta property="og:site_name" content="CE Projects - UoP" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="Power Aware High-Level Synthesis Flow for Mapping Large-Scale FPGA Designs" />
<script type="application/ld+json">
{"@type":"WebPage","url":"/4yp/e13/power-aware-high-level-synthesis","publisher":{"@type":"Organization","logo":{"@type":"ImageObject","url":"/assets/images/crest.png"}},"headline":"Power Aware High-Level Synthesis Flow for Mapping Large-Scale FPGA Designs","@context":"https://schema.org"}</script>
    <script async src="https://www.googletagmanager.com/gtag/js?id=G-YR7F4DDP6Q"></script>
    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());
        gtag('config', 'G-YR7F4DDP6Q', { 'anonymize_ip': true });
    </script>
    <script src="https://code.jquery.com/jquery-3.2.1.slim.min.js" crossorigin="anonymous"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/popper.js/1.12.9/umd/popper.min.js"></script>
    <script src="https://maxcdn.bootstrapcdn.com/bootstrap/4.0.0/js/bootstrap.min.js" crossorigin="anonymous"></script>
</head>
<body>
   <div id="app">
       <nav class="navbar navbar-expand-lg navbar-dark bg-dark fixed-top_">
   <div class="container">
        <a class="navbar-brand" href="/">Projects - Department of Computer Engineering, University of Peradeniya </a>
        <button class="navbar-toggler float-right" type="button" data-toggle="collapse" data-target="#navbarResponsive"
        aria-controls="navbarResponsive" aria-expanded="false" aria-label="Toggle navigation">
        <span class="navbar-toggler-icon"></span>
    </button>
   <div class="collapse navbar-collapse" id="navbarResponsive">
       <ul class="navbar-nav ml-auto">
           <li class="nav-item">
                <a class="nav-link" href="/">Home</a>
           </li>
           <li class="nav-item">
                <a class="nav-link" href="/about">About</a>
           </li>
           <li class="nav-item">
                <a class="nav-link" href="/docs">Documentation</a>
           </li>
           <li class="nav-item">
                <a class="nav-link" href="/contact">Contact</a>
           </li>
       </ul>
   </div>
</nav>
       <main class="py-2 p-1">
           <div class="container-fluid py-2 px-5">
               <div class="row">
                   <nav aria-label="breadcrumb" class="w-100 mt-2">
                       <ol class="breadcrumb">
                           <li class="breadcrumb-item"><a href="../../">Home</a></li>
                           <li class="breadcrumb-item"><a href="../">Final Year Projects</a></li>
                           <li class="breadcrumb-item"><a href="./">E13</a></li>
                           <li class="breadcrumb-item"><span>Power Aware High-Level Synthesis Flow for Mapping Large-Scale FPGA Designs</span></li>
                       </ol>
                   </nav>
               </div>
               <div class="container" style="min-height: 60vh;">
                   <div class="row">
                       <div class="container">
                           <h1 class="mt-2 title-case">Power Aware High-Level Synthesis Flow for Mapping Large-Scale FPGA Designs</h1>
                       </div>
                   </div>
                   <div class="row">
                       <div class="col-md-10">
                           <div class="">
                                <img class="img-fluid w-100" src="https://cepdnaclk.github.io/projects.ce.pdn.ac.lk/data/categories/4yp/cover_page.jpg" alt="" >
                           </div>
                           <p class="lead"></p>
                           <h3 class="pt-3">Team</h3>
                           <ul>
                               <li>Udaree Kanewala</li>
                               <li>Kesara Gamlath</li>
                               <li>Hasindu Ramanayake</li>
                               <li>Kalindu Herath</li>
                           </ul>
                           <h3 class="pt-3">Supervisors</h3>
                           <ul>
                               <li>Prof. Roshan G. Ragel</li>
                               <li>Dr. Isuru Nawinne</li>
                           </ul>
                           <h3 class="pt-3">Description</h3>
                           <div class="px-3">
                               <p>Present Field Programmable Gate Array (FPGA) manufacturers incorporate multi-millions of logic resources which enables hardware designers to design applications extend ing to enormous scales. However, handling such applications by existing FPGA Computer Aided Design (CAD) flow requires more improvement in terms of compilation time, performance and power efficiency considerations. However, the existing CAD flow requires the input design to be in Register Transfer Level (RTL). This limits the design productivity only to hardware experts in performing analysis for optimizations on large-scale designs. Optimizing larger RTL designs manually is increasingly difficult. High-Level Synthesis (HLS) is an approach capable of increasing the design productivity of hardware applications compared to commonly used Hardware Description Languages (HDLs) and is known to be a capable approach for performing optimizations at a higher level of abstraction. Our concern is to propose an approach that follows the HLS flow to cater the mapping of large scale applications to FPGA in a power efficient manner. From our experiments, it was possible to achieve an average reduction of 6.7% routing thermal power and 2.42% total power.</p>
                           </div>
                       </div>
                       <div class="col-md-1">
                            &nbsp;
                       </div>
                   </div>
               </div>
           </div>
       </main>
       <footer class="mt-5 pt-5 pb-2 bg-dark">
   <div class="container">
       <p class="m-2 text-center text-white">
            Department of Comuputer Engineering - University of Peradeniya
            <br>
            <span style="color: #9f9b9b">Last Update: 30-01-2021</span>
       </p>
   </div>
</footer>
   </div>
</body>
