// Seed: 1635166544
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input uwire id_2,
    output wand id_3,
    output tri0 id_4,
    output tri id_5,
    output tri0 id_6,
    output tri1 id_7,
    output tri id_8,
    output tri1 id_9,
    input supply1 id_10,
    input wand id_11,
    input tri1 id_12,
    input uwire id_13,
    input tri0 id_14,
    output tri1 id_15,
    output wor id_16,
    input tri id_17
);
  assign module_1.id_18 = 0;
  wor id_19 = id_17;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output wor id_2,
    output uwire id_3,
    input wire id_4,
    output tri1 id_5,
    output tri1 id_6,
    input uwire id_7,
    output wire id_8,
    output supply0 id_9,
    input supply1 id_10,
    input tri id_11,
    input tri id_12,
    input supply1 id_13,
    input tri0 id_14,
    input wor id_15,
    input tri1 id_16,
    input tri1 id_17,
    input tri id_18,
    input tri0 id_19,
    input supply0 id_20
);
  always @(1 or negedge 1) id_5 = 1;
  assign id_2 = 1 !=? id_16;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_7,
      id_8,
      id_3,
      id_3,
      id_6,
      id_8,
      id_3,
      id_2,
      id_12,
      id_12,
      id_13,
      id_4,
      id_0,
      id_2,
      id_9,
      id_7
  );
endmodule
