==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'seidel-2d.cpp' ... 
WARNING: [HLS 200-40] In file included from seidel-2d.cpp:1:
seidel-2d.cpp:1354:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2154 ; free virtual = 11000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2154 ; free virtual = 11000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2134 ; free virtual = 10980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_57_div9' into 'operator_int_57_div9' (seidel-2d.cpp:1306) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (seidel-2d.cpp:1343) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (seidel-2d.cpp:1374) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (seidel-2d.cpp:1376) automatically.
WARNING: [SYNCHK 200-23] seidel-2d.cpp:1297: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2125 ; free virtual = 10973
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (seidel-2d.cpp:1294) in function 'int_57_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (seidel-2d.cpp:1273) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (seidel-2d.cpp:1274) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (seidel-2d.cpp:1275) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (seidel-2d.cpp:1276) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (seidel-2d.cpp:1277) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (seidel-2d.cpp:1278) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (seidel-2d.cpp:1343) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (seidel-2d.cpp:1374) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (seidel-2d.cpp:1376) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seidel-2d.cpp:1331:36) to (seidel-2d.cpp:1356:7) in function 'operator_double_div9'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seidel-2d.cpp:1357:8) to (seidel-2d.cpp:1375:3) in function 'operator_double_div9'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'operator_double_div9' into 'kernel_seidel_2d_my_version' (seidel-2d.cpp:1444) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2100 ; free virtual = 10950
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2082 ; free virtual = 10933
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_seidel_2d_my_version' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.09 seconds; current allocated memory: 120.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 120.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_57_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 120.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 121.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_seidel_2d_my_version' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 122.014 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 122.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_seidel_2d_my_version_mux_646_1_1_1' to 'kernel_seidel_2d_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_seidel_2d_bkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 123.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_57_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_57_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 125.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_seidel_2d_my_version' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_seidel_2d_my_version/tsteps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_seidel_2d_my_version/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_seidel_2d_my_version/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_seidel_2d_my_version' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_seidel_2d_my_version_dadd_64ns_64ns_64_5_full_dsp_1' to 'kernel_seidel_2d_cud' due to the length limit 20
INFO: [SYN 201-210]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'seidel-2d.cpp' ... 
WARNING: [HLS 200-40] In file included from seidel-2d.cpp:1:
seidel-2d.cpp:1354:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2252 ; free virtual = 10960
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2252 ; free virtual = 10960
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2222 ; free virtual = 10934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_57_div9' into 'operator_int_57_div9' (seidel-2d.cpp:1306) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (seidel-2d.cpp:1343) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (seidel-2d.cpp:1374) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (seidel-2d.cpp:1376) automatically.
WARNING: [SYNCHK 200-23] seidel-2d.cpp:1297: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2214 ; free virtual = 10928
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (seidel-2d.cpp:1294) in function 'int_57_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (seidel-2d.cpp:1273) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (seidel-2d.cpp:1274) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (seidel-2d.cpp:1275) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (seidel-2d.cpp:1276) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (seidel-2d.cpp:1277) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (seidel-2d.cpp:1278) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (seidel-2d.cpp:1343) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (seidel-2d.cpp:1374) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (seidel-2d.cpp:1376) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seidel-2d.cpp:1331:36) to (seidel-2d.cpp:1356:7) in function 'operator_double_div9'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seidel-2d.cpp:1357:8) to (seidel-2d.cpp:1375:3) in function 'operator_double_div9'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'operator_double_div9' into 'kernel_seidel_2d_my_version' (seidel-2d.cpp:1427) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2182 ; free virtual = 10897
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2166 ; free virtual = 10881
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_seidel_2d_my_version' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.87 seconds; current allocated memory: 120.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 120.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_57_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 120.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 121.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_seidel_2d_my_version' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 121.975 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 122.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_seidel_2d_my_version_mux_646_1_1_1' to 'kernel_seidel_2d_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_seidel_2d_bkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 123.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_57_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_57_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 125.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_seidel_2d_my_version' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_seidel_2d_my_version/tsteps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_seidel_2d_my_version/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_seidel_2d_my_version/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_seidel_2d_my_version' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_seidel_2d_my_version_dadd_64ns_64ns_64_5_full_dsp_1' to 'kernel_seidel_2d_cud' due to the length limit 20
INFO: [SYN 201-210]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'seidel-2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2547 ; free virtual = 9101
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2547 ; free virtual = 9101
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2528 ; free virtual = 9083
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (seidel-2d.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (seidel-2d.cpp:239) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (seidel-2d.cpp:244) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2518 ; free virtual = 9074
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (seidel-2d.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (seidel-2d.cpp:239) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (seidel-2d.cpp:244) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seidel-2d.cpp:198:36) to (seidel-2d.cpp:245:3) in function 'operator_double_div9'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'operator_double_div9' into 'kernel_seidel_2d_optimized' (seidel-2d.cpp:295) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2486 ; free virtual = 9044
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2467 ; free virtual = 9025
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_seidel_2d_optimized' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.78 seconds; current allocated memory: 118.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 118.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_57_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 119.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 119.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_seidel_2d_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 120.375 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 120.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 121.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_57_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_57_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 122.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_seidel_2d_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_seidel_2d_optimized/tsteps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_seidel_2d_optimized/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_seidel_2d_optimized/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_seidel_2d_optimized' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_seidel_2d_optimized_dadd_64ns_64ns_64_5_full_dsp_1' to 'kernel_seidel_2d_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_seidel_2d_optimized_mul_mul_10ns_11ns_20_1_1' to 'kernel_seidel_2d_cud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_seidel_2d_optimized/tsteps' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_seidel_2d_optimized/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_seidel_2d_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_seidel_2d_cud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_seidel_2d_optimized'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 126.004 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_q1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2419 ; free virtual = 8995
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_seidel_2d_optimized.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_seidel_2d_optimized.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_seidel_2d_optimized.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj'.
INFO: [HLS 200-10] Adding design file 'seidel-2d.cpp' to the project
INFO: [HLS 200-10] Adding design file 'seidel-2d.h' to the project
INFO: [HLS 200-10] Adding design file 'polybench.h' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'seidel-2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 3107 ; free virtual = 10227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 3107 ; free virtual = 10227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 3087 ; free virtual = 10207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (seidel-2d.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (seidel-2d.cpp:239) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (seidel-2d.cpp:244) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 3092 ; free virtual = 10213
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div9' (seidel-2d.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div9' into 'operator_double_div9' (seidel-2d.cpp:239) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div9' (seidel-2d.cpp:244) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seidel-2d.cpp:198:36) to (seidel-2d.cpp:245:3) in function 'operator_double_div9'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'operator_double_div9' into 'kernel_seidel_2d_optimized' (seidel-2d.cpp:295) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 3062 ; free virtual = 10184
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 3042 ; free virtual = 10165
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_seidel_2d_optimized' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.4 seconds; current allocated memory: 118.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 118.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_57_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 119.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.53148ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret1', seidel-2d.cpp:83) to 'lut_div9_chunk' (3.53 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 119.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_seidel_2d_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', seidel-2d.cpp:235->seidel-2d.cpp:295) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 120.954 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 121.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 122.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_57_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_57_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 123.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_seidel_2d_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_seidel_2d_optimized/tsteps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_seidel_2d_optimized/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_seidel_2d_optimized/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_seidel_2d_optimized' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_seidel_2d_optimized_dadd_64ns_64ns_64_14_no_dsp_1' to 'kernel_seidel_2d_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_seidel_2d_optimized_lshr_52ns_11ns_52_7_1' to 'kernel_seidel_2d_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_seidel_2d_optimized_shl_57ns_11ns_57_7_1' to 'kernel_seidel_2d_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_seidel_2d_optimized_mul_mul_10ns_11ns_20_4_1' to 'kernel_seidel_2d_eOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_seidel_2d_optimized/tsteps' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_seidel_2d_optimized/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_seidel_2d_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_seidel_2d_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_seidel_2d_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_seidel_2d_eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_seidel_2d_optimized'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 128.020 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_seidel_2d_cud'
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_seidel_2d_dEe'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 3004 ; free virtual = 10138
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_seidel_2d_optimized.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_seidel_2d_optimized.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_seidel_2d_optimized.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj'.
INFO: [HLS 200-10] Adding design file 'seidel-2d.cpp' to the project
INFO: [HLS 200-10] Adding design file 'seidel-2d.h' to the project
INFO: [HLS 200-10] Adding design file 'polybench.h' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic'.
INFO: [HLS 200-10] Cleaning up the solution database.
