#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul 22 08:48:20 2019
# Process ID: 8303
# Current directory: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64
# Command line: vivado yolo_sys_fp_prj_2019_64.xpr
# Log file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/vivado.log
# Journal file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/vivado.jou
#-----------------------------------------------------------
start_gui
open_project yolo_sys_fp_prj_2019_64.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {9 3160 200} [get_bd_cells axi_dma]
set_property location {9 3160 190} [get_bd_cells axi_dma]
set_property location {9 3160 180} [get_bd_cells axi_dma]
startgroup
delete_bd_objs [get_bd_intf_nets yolo_acc_top_0_outStream]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M06_AXI] [get_bd_intf_nets axi_dma_M_AXI_MM2S] [get_bd_intf_nets axi_dma_M_AXI_S2MM] [get_bd_intf_nets axi_dma_M_AXIS_MM2S] [get_bd_intf_nets axis_switch_2_M00_AXIS] [get_bd_intf_nets ps7_0_axi_periph_M07_AXI] [get_bd_intf_nets axi_dma_1_M_AXI_MM2S] [get_bd_intf_nets axi_dma_1_M_AXIS_MM2S] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M] [get_bd_cells axi_dma] [get_bd_cells axi_dma_1]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_intf_nets ps7_0_axi_periph_M08_AXI] [get_bd_intf_nets ps7_0_axi_periph_M09_AXI] [get_bd_cells axi_mem_intercon_1] [get_bd_cells axi_mem_intercon] [get_bd_cells ps7_0_axi_periph]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets axis_switch_0_M00_AXIS]
delete_bd_objs [get_bd_intf_nets yolo_conv_top_0_outStream]
set_property location {6.5 2305 -30} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/yolo_conv_top_0/inStream" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_outStream "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
set_property -dict [list CONFIG.c_sg_length_width {26}] [get_bd_cells axi_dma]
endgroup
set_property location {6 2760 610} [get_bd_cells axi_dma]
set_property location {6 2760 600} [get_bd_cells axi_dma]
delete_bd_objs [get_bd_intf_nets axi_dma_M_AXIS_MM2S]
set_property location {4 1971 701} [get_bd_cells axis_switch_0]
set_property location {3 1920 710} [get_bd_cells axis_switch_0]
set_property location {4 2260 567} [get_bd_cells axis_switch_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma/M_AXIS_MM2S] [get_bd_intf_pins axis_switch_0/S00_AXIS]
set_property location {2 1653 736} [get_bd_cells yolo_conv_top_0]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M00_AXIS] [get_bd_intf_pins yolo_conv_top_0/inStream]
delete_bd_objs [get_bd_intf_nets yolo_conv_top_0_outStream]
connect_bd_intf_net [get_bd_intf_pins yolo_conv_top_0/outStream] [get_bd_intf_pins yolo_acc_top_0/inStream_a]
connect_bd_intf_net [get_bd_intf_pins yolo_acc_top_0/outStream] [get_bd_intf_pins axis_switch_1/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_2/M00_AXIS] [get_bd_intf_pins axi_dma/S_AXIS_S2MM]
set_property location {1 1600 410} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 400} [get_bd_cells yolo_acc_top_0]
set_property location {1 1715 224} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 210} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 200} [get_bd_cells yolo_acc_top_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/yolo_acc_top_0/inStream_b" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
set_property location {1 1600 190} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 180} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 170} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 160} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 150} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 140} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 130} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 120} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 110} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 100} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 90} [get_bd_cells yolo_acc_top_0]
set_property location {1 1600 80} [get_bd_cells yolo_acc_top_0]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.c_sg_length_width {26}] [get_bd_cells axi_dma_1]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_yolo_top_0/s_axi_CTRL_BUS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_yolo_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_max_pool_top_0/s_axi_CTRL_BUS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_max_pool_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_conv_top_0/s_axi_CTRL_BUS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_conv_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_acc_top_0/s_axi_CTRL_BUS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_acc_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_upsamp_top_0/s_axi_CTRL_BUS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_upsamp_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_0/S_AXI_CTRL} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axis_switch_0/S_AXI_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_switch_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_1/S_AXI_CTRL} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axis_switch_1/S_AXI_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_2/S_AXI_CTRL} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axis_switch_2/S_AXI_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_switch_2/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_1/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property location {7 2430 370} [get_bd_cells yolo_yolo_top_0]
undo
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {7 2350 260} [get_bd_cells yolo_yolo_top_0]
set_property location {7 2410 250} [get_bd_cells yolo_yolo_top_0]
set_property location {7 2440 240} [get_bd_cells yolo_yolo_top_0]
set_property location {7 2480 230} [get_bd_cells yolo_yolo_top_0]
set_property location {7 2480 220} [get_bd_cells yolo_yolo_top_0]
set_property location {10 3550 820} [get_bd_cells axi_mem_intercon_1]
set_property location {10 3550 810} [get_bd_cells axi_mem_intercon_1]
save_bd_design
