{ "Info" "0" "" "File Set 'Custom' contains:" { { "Info" "0" "" "Programming output files" {  } {  } 0 0 "Programming output files" 0 0 "0" 0 0 1670146356213 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1670146356213 ""} { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1670146356213 ""}  } {  } 0 0 "File Set 'Custom' contains:" 0 0 "Shell" 0 0 1670146356213 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1670146357221 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1670146357226 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "/home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/ " "Using common directory /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1670146357240 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1670146357775 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1670146357775 ""}
{ "Info" "0" "" "Generated archive '/home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/comp_arm.qar'" {  } {  } 0 0 "Generated archive '/home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/comp_arm.qar'" 0 0 "Shell" 0 0 1670146357775 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1670146357775 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1670146357775 ""}
{ "Info" "0" "" "Generated report 'comp_arm.archive.rpt'" {  } {  } 0 0 "Generated report 'comp_arm.archive.rpt'" 0 0 "Shell" 0 0 1670146357878 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA/21.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script /opt/intelFPGA/21.1/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1670146357916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 2 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "717 " "Peak virtual memory: 717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670146357916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  4 11:32:37 2022 " "Processing ended: Sun Dec  4 11:32:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670146357916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670146357916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670146357916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1670146357916 ""}
