

================================================================
== Vitis HLS Report for 'yolo_upsamp_top'
================================================================
* Date:           Tue Nov 19 23:17:49 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_upsamp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5416|     5416|  54.160 us|  54.160 us|  5417|  5417|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5  |     5414|     5414|         8|          1|          1|  5408|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_ch_idx = alloca i32 1"   --->   Operation 11 'alloca' 'input_ch_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%col_stride = alloca i32 1"   --->   Operation 12 'alloca' 'col_stride' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%col_idx = alloca i32 1"   --->   Operation 14 'alloca' 'col_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten33 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%row_stride = alloca i32 1"   --->   Operation 16 'alloca' 'row_stride' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten84 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_idx = alloca i32 1"   --->   Operation 18 'alloca' 'row_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten154 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%curr_input_dest_V = alloca i32 1"   --->   Operation 20 'alloca' 'curr_input_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%curr_input_id_V = alloca i32 1"   --->   Operation 21 'alloca' 'curr_input_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%curr_input_user_V = alloca i32 1"   --->   Operation 22 'alloca' 'curr_input_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%curr_input_strb_V = alloca i32 1"   --->   Operation 23 'alloca' 'curr_input_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%curr_input_keep_V = alloca i32 1"   --->   Operation 24 'alloca' 'curr_input_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [src/yolo_upsamp.cpp:3]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inStream_V_data_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_V_keep_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_V_strb_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %inStream_V_user_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_V_last_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %inStream_V_id_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inStream_V_dest_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outStream_V_data_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outStream_V_keep_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outStream_V_strb_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %outStream_V_user_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStream_V_last_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %outStream_V_id_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %outStream_V_dest_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%line_buff_group_0_val_V = alloca i64 1" [src/yolo_upsamp.cpp:9]   --->   Operation 43 'alloca' 'line_buff_group_0_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 44 'getelementptr' 'line_buff_group_0_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_1 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 26" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 45 'getelementptr' 'line_buff_group_0_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_2 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 39" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 46 'getelementptr' 'line_buff_group_0_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_3 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 52" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 47 'getelementptr' 'line_buff_group_0_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_4 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 65" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 48 'getelementptr' 'line_buff_group_0_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_5 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 78" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 49 'getelementptr' 'line_buff_group_0_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_6 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 91" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 50 'getelementptr' 'line_buff_group_0_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%line_buff_group_1_val_V = alloca i64 1" [src/yolo_upsamp.cpp:10]   --->   Operation 51 'alloca' 'line_buff_group_1_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 52 'getelementptr' 'line_buff_group_1_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_1 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 26" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 53 'getelementptr' 'line_buff_group_1_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_2 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 39" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 54 'getelementptr' 'line_buff_group_1_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_3 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 52" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 55 'getelementptr' 'line_buff_group_1_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_4 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 65" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 56 'getelementptr' 'line_buff_group_1_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_5 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 78" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 57 'getelementptr' 'line_buff_group_1_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_6 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 91" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 58 'getelementptr' 'line_buff_group_1_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%line_buff_group_2_val_V = alloca i64 1" [src/yolo_upsamp.cpp:11]   --->   Operation 59 'alloca' 'line_buff_group_2_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 60 'getelementptr' 'line_buff_group_2_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_1 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 26" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 61 'getelementptr' 'line_buff_group_2_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_2 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 39" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 62 'getelementptr' 'line_buff_group_2_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_3 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 52" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 63 'getelementptr' 'line_buff_group_2_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_4 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 65" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 64 'getelementptr' 'line_buff_group_2_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_5 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 78" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 65 'getelementptr' 'line_buff_group_2_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_6 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 91" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 66 'getelementptr' 'line_buff_group_2_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%line_buff_group_3_val_V = alloca i64 1" [src/yolo_upsamp.cpp:12]   --->   Operation 67 'alloca' 'line_buff_group_3_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 68 'getelementptr' 'line_buff_group_3_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_1 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 26" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 69 'getelementptr' 'line_buff_group_3_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_2 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 39" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 70 'getelementptr' 'line_buff_group_3_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_3 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 52" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 71 'getelementptr' 'line_buff_group_3_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_4 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 65" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 72 'getelementptr' 'line_buff_group_3_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_5 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 78" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 73 'getelementptr' 'line_buff_group_3_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_6 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 91" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 74 'getelementptr' 'line_buff_group_3_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 75 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 76 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 77 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 78 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 79 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 80 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 81 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 82 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 83 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 84 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 85 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 86 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 87 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 88 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 89 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 90 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 91 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 92 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 93 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 94 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 95 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 96 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 97 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 98 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 99 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 100 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 101 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 102 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 103 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 104 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 105 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 106 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln15 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_4" [src/yolo_upsamp.cpp:15]   --->   Operation 107 'specaxissidechannel' 'specaxissidechannel_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln15 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_5" [src/yolo_upsamp.cpp:15]   --->   Operation 108 'specaxissidechannel' 'specaxissidechannel_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln15 = store i13 0, i13 %indvar_flatten154" [src/yolo_upsamp.cpp:15]   --->   Operation 109 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln15 = store i4 0, i4 %row_idx" [src/yolo_upsamp.cpp:15]   --->   Operation 110 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln15 = store i10 0, i10 %indvar_flatten84" [src/yolo_upsamp.cpp:15]   --->   Operation 111 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln15 = store i2 0, i2 %row_stride" [src/yolo_upsamp.cpp:15]   --->   Operation 112 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln15 = store i9 0, i9 %indvar_flatten33" [src/yolo_upsamp.cpp:15]   --->   Operation 113 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln15 = store i4 0, i4 %col_idx" [src/yolo_upsamp.cpp:15]   --->   Operation 114 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln15 = store i6 0, i6 %indvar_flatten" [src/yolo_upsamp.cpp:15]   --->   Operation 115 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln15 = store i2 0, i2 %col_stride" [src/yolo_upsamp.cpp:15]   --->   Operation 116 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln15 = store i4 0, i4 %input_ch_idx" [src/yolo_upsamp.cpp:15]   --->   Operation 117 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body39" [src/yolo_upsamp.cpp:15]   --->   Operation 118 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%indvar_flatten33_load = load i9 %indvar_flatten33" [src/yolo_upsamp.cpp:19]   --->   Operation 119 'load' 'indvar_flatten33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%indvar_flatten84_load = load i10 %indvar_flatten84" [src/yolo_upsamp.cpp:17]   --->   Operation 120 'load' 'indvar_flatten84_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten154_load = load i13 %indvar_flatten154" [src/yolo_upsamp.cpp:15]   --->   Operation 121 'load' 'indvar_flatten154_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (2.09ns)   --->   "%icmp_ln15 = icmp_eq  i13 %indvar_flatten154_load, i13 5408" [src/yolo_upsamp.cpp:15]   --->   Operation 122 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (1.67ns)   --->   "%add_ln15 = add i13 %indvar_flatten154_load, i13 1" [src/yolo_upsamp.cpp:15]   --->   Operation 123 'add' 'add_ln15' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc118, void %for.end120" [src/yolo_upsamp.cpp:15]   --->   Operation 124 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.77ns)   --->   "%icmp_ln17 = icmp_eq  i10 %indvar_flatten84_load, i10 416" [src/yolo_upsamp.cpp:17]   --->   Operation 125 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.97ns)   --->   "%xor_ln14 = xor i1 %icmp_ln17, i1 1" [src/yolo_upsamp.cpp:14]   --->   Operation 126 'xor' 'xor_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (1.66ns)   --->   "%icmp_ln19 = icmp_eq  i9 %indvar_flatten33_load, i9 208" [src/yolo_upsamp.cpp:19]   --->   Operation 127 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln15)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.97ns)   --->   "%and_ln14_4 = and i1 %icmp_ln19, i1 %xor_ln14" [src/yolo_upsamp.cpp:14]   --->   Operation 128 'and' 'and_ln14_4' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln17 = or i1 %and_ln14_4, i1 %icmp_ln17" [src/yolo_upsamp.cpp:17]   --->   Operation 129 'or' 'or_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (1.82ns)   --->   "%add_ln19_1 = add i9 %indvar_flatten33_load, i9 1" [src/yolo_upsamp.cpp:19]   --->   Operation 130 'add' 'add_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.96ns)   --->   "%select_ln19_4 = select i1 %or_ln17, i9 1, i9 %add_ln19_1" [src/yolo_upsamp.cpp:19]   --->   Operation 131 'select' 'select_ln19_4' <Predicate = (!icmp_ln15)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (1.73ns)   --->   "%add_ln17_1 = add i10 %indvar_flatten84_load, i10 1" [src/yolo_upsamp.cpp:17]   --->   Operation 132 'add' 'add_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.68ns)   --->   "%select_ln17_5 = select i1 %icmp_ln17, i10 1, i10 %add_ln17_1" [src/yolo_upsamp.cpp:17]   --->   Operation 133 'select' 'select_ln17_5' <Predicate = (!icmp_ln15)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln23 = store i13 %add_ln15, i13 %indvar_flatten154" [src/yolo_upsamp.cpp:23]   --->   Operation 134 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_1 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln23 = store i10 %select_ln17_5, i10 %indvar_flatten84" [src/yolo_upsamp.cpp:23]   --->   Operation 135 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_1 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln23 = store i9 %select_ln19_4, i9 %indvar_flatten33" [src/yolo_upsamp.cpp:23]   --->   Operation 136 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/yolo_upsamp.cpp:21]   --->   Operation 137 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%col_idx_1 = load i4 %col_idx" [src/yolo_upsamp.cpp:17]   --->   Operation 138 'load' 'col_idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.30ns)   --->   "%cmp96_not = icmp_ne  i4 %col_idx_1, i4 12" [src/yolo_upsamp.cpp:17]   --->   Operation 139 'icmp' 'cmp96_not' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (1.42ns)   --->   "%icmp_ln21 = icmp_eq  i6 %indvar_flatten_load, i6 16" [src/yolo_upsamp.cpp:21]   --->   Operation 140 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln15)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (1.02ns)   --->   "%select_ln17 = select i1 %or_ln17, i4 0, i4 %col_idx_1" [src/yolo_upsamp.cpp:17]   --->   Operation 141 'select' 'select_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln17_3)   --->   "%xor_ln17 = xor i1 %icmp_ln19, i1 1" [src/yolo_upsamp.cpp:17]   --->   Operation 142 'xor' 'xor_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln17_3 = or i1 %icmp_ln17, i1 %xor_ln17" [src/yolo_upsamp.cpp:17]   --->   Operation 143 'or' 'or_ln17_3' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%and_ln14_3 = and i1 %xor_ln14, i1 %icmp_ln21" [src/yolo_upsamp.cpp:14]   --->   Operation 144 'and' 'and_ln14_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln17_1 = and i1 %and_ln14_3, i1 %or_ln17_3" [src/yolo_upsamp.cpp:17]   --->   Operation 145 'and' 'and_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (1.73ns)   --->   "%add_ln19 = add i4 %select_ln17, i4 1" [src/yolo_upsamp.cpp:19]   --->   Operation 146 'add' 'add_ln19' <Predicate = (!icmp_ln15)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%or_ln19 = or i1 %and_ln17_1, i1 %and_ln14_4" [src/yolo_upsamp.cpp:19]   --->   Operation 147 'or' 'or_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_2 = or i1 %or_ln19, i1 %icmp_ln17" [src/yolo_upsamp.cpp:19]   --->   Operation 148 'or' 'or_ln19_2' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (1.02ns)   --->   "%select_ln19_1 = select i1 %and_ln17_1, i4 %add_ln19, i4 %select_ln17" [src/yolo_upsamp.cpp:19]   --->   Operation 149 'select' 'select_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (1.82ns)   --->   "%add_ln21_1 = add i6 %indvar_flatten_load, i6 1" [src/yolo_upsamp.cpp:21]   --->   Operation 150 'add' 'add_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (1.18ns)   --->   "%select_ln21_4 = select i1 %or_ln19_2, i6 1, i6 %add_ln21_1" [src/yolo_upsamp.cpp:21]   --->   Operation 151 'select' 'select_ln21_4' <Predicate = (!icmp_ln15)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %select_ln19_1, i4 %col_idx" [src/yolo_upsamp.cpp:23]   --->   Operation 152 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_2 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln23 = store i6 %select_ln21_4, i6 %indvar_flatten" [src/yolo_upsamp.cpp:23]   --->   Operation 153 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.99>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%col_stride_1 = load i2 %col_stride" [src/yolo_upsamp.cpp:21]   --->   Operation 154 'load' 'col_stride_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%row_stride_1 = load i2 %row_stride" [src/yolo_upsamp.cpp:17]   --->   Operation 155 'load' 'row_stride_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%row_idx_1 = load i4 %row_idx" [src/yolo_upsamp.cpp:15]   --->   Operation 156 'load' 'row_idx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.30ns)   --->   "%cmp92_not = icmp_ne  i4 %row_idx_1, i4 12" [src/yolo_upsamp.cpp:15]   --->   Operation 157 'icmp' 'cmp92_not' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i2 %row_stride_1" [src/yolo_upsamp.cpp:17]   --->   Operation 158 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.95ns)   --->   "%cmp94_not = icmp_ne  i2 %row_stride_1, i2 1" [src/yolo_upsamp.cpp:17]   --->   Operation 159 'icmp' 'cmp94_not' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.97ns)   --->   "%tmp = or i1 %cmp92_not, i1 %cmp94_not" [src/yolo_upsamp.cpp:15]   --->   Operation 160 'or' 'tmp' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i2 %col_stride_1" [src/yolo_upsamp.cpp:21]   --->   Operation 161 'trunc' 'trunc_ln21' <Predicate = (!and_ln14_4 & !and_ln17_1)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.97ns)   --->   "%empty = or i1 %trunc_ln21, i1 %trunc_ln17" [src/yolo_upsamp.cpp:21]   --->   Operation 162 'or' 'empty' <Predicate = (!and_ln14_4 & !and_ln17_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.95ns)   --->   "%cmp98_not = icmp_ne  i2 %col_stride_1, i2 1" [src/yolo_upsamp.cpp:21]   --->   Operation 163 'icmp' 'cmp98_not' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node brmerge489)   --->   "%tmp1 = or i1 %cmp96_not, i1 %cmp98_not" [src/yolo_upsamp.cpp:17]   --->   Operation 164 'or' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.97ns) (out node of the LUT)   --->   "%brmerge489 = or i1 %tmp1, i1 %tmp" [src/yolo_upsamp.cpp:17]   --->   Operation 165 'or' 'brmerge489' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%input_ch_idx_load = load i4 %input_ch_idx" [src/yolo_upsamp.cpp:21]   --->   Operation 166 'load' 'input_ch_idx_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.73ns)   --->   "%row_idx_3 = add i4 %row_idx_1, i4 1" [src/yolo_upsamp.cpp:15]   --->   Operation 167 'add' 'row_idx_3' <Predicate = (!icmp_ln15)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %icmp_ln17, i2 0, i2 %row_stride_1" [src/yolo_upsamp.cpp:14]   --->   Operation 168 'select' 'select_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (1.30ns)   --->   "%cmp92_not_mid1 = icmp_ne  i4 %row_idx_3, i4 12" [src/yolo_upsamp.cpp:15]   --->   Operation 169 'icmp' 'cmp92_not_mid1' <Predicate = (!icmp_ln15 & icmp_ln17 & and_ln14_4)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln14_1 = select i1 %icmp_ln17, i1 %cmp92_not_mid1, i1 %cmp92_not" [src/yolo_upsamp.cpp:14]   --->   Operation 170 'select' 'select_ln14_1' <Predicate = (!icmp_ln15 & and_ln14_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_1)   --->   "%and_ln14 = and i1 %trunc_ln17, i1 %xor_ln14" [src/yolo_upsamp.cpp:14]   --->   Operation 171 'and' 'and_ln14' <Predicate = (!icmp_ln15 & !and_ln14_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node brmerge489_mid1)   --->   "%or_ln14 = or i1 %icmp_ln17, i1 %tmp" [src/yolo_upsamp.cpp:14]   --->   Operation 172 'or' 'or_ln14' <Predicate = (!icmp_ln15 & !and_ln14_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp1_mid1)   --->   "%or_ln14_1 = or i1 %icmp_ln17, i1 %cmp96_not" [src/yolo_upsamp.cpp:14]   --->   Operation 173 'or' 'or_ln14_1' <Predicate = (!icmp_ln15 & !and_ln17_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%and_ln14_1 = and i1 %empty, i1 %xor_ln14" [src/yolo_upsamp.cpp:14]   --->   Operation 174 'and' 'and_ln14_1' <Predicate = (!icmp_ln15 & !and_ln14_4 & !and_ln17_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%or_ln14_2 = or i1 %icmp_ln17, i1 %brmerge489" [src/yolo_upsamp.cpp:14]   --->   Operation 175 'or' 'or_ln14_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp_eq  i4 %input_ch_idx_load, i4 8" [src/yolo_upsamp.cpp:23]   --->   Operation 176 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%and_ln14_2 = and i1 %icmp_ln23, i1 %xor_ln14" [src/yolo_upsamp.cpp:14]   --->   Operation 177 'and' 'and_ln14_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (1.02ns)   --->   "%select_ln15 = select i1 %icmp_ln17, i4 %row_idx_3, i4 %row_idx_1" [src/yolo_upsamp.cpp:15]   --->   Operation 178 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (1.56ns)   --->   "%row_stride_3 = add i2 %select_ln14, i2 1" [src/yolo_upsamp.cpp:17]   --->   Operation 179 'add' 'row_stride_3' <Predicate = (!icmp_ln15)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i2 %row_stride_3" [src/yolo_upsamp.cpp:17]   --->   Operation 180 'trunc' 'trunc_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln17_1 = select i1 %and_ln14_4, i1 %trunc_ln17_1, i1 %and_ln14" [src/yolo_upsamp.cpp:17]   --->   Operation 181 'select' 'select_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.95ns)   --->   "%cmp94_not_mid1 = icmp_ne  i2 %select_ln14, i2 0" [src/yolo_upsamp.cpp:14]   --->   Operation 182 'icmp' 'cmp94_not_mid1' <Predicate = (!icmp_ln15 & and_ln14_4)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_mid1 = or i1 %select_ln14_1, i1 %cmp94_not_mid1" [src/yolo_upsamp.cpp:14]   --->   Operation 183 'or' 'tmp_mid1' <Predicate = (!icmp_ln15 & and_ln14_4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node brmerge489_mid1)   --->   "%select_ln17_2 = select i1 %and_ln14_4, i1 %tmp_mid1, i1 %or_ln14" [src/yolo_upsamp.cpp:17]   --->   Operation 184 'select' 'select_ln17_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp1_mid1)   --->   "%or_ln17_1 = or i1 %and_ln14_4, i1 %or_ln14_1" [src/yolo_upsamp.cpp:17]   --->   Operation 185 'or' 'or_ln17_1' <Predicate = (!icmp_ln15 & !and_ln17_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%select_ln17_3 = select i1 %and_ln14_4, i1 %trunc_ln17_1, i1 %and_ln14_1" [src/yolo_upsamp.cpp:17]   --->   Operation 186 'select' 'select_ln17_3' <Predicate = (!icmp_ln15 & !and_ln17_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%or_ln17_2 = or i1 %and_ln14_4, i1 %or_ln14_2" [src/yolo_upsamp.cpp:17]   --->   Operation 187 'or' 'or_ln17_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%and_ln17 = and i1 %and_ln14_2, i1 %or_ln17_3" [src/yolo_upsamp.cpp:17]   --->   Operation 188 'and' 'and_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.99ns)   --->   "%select_ln17_4 = select i1 %and_ln14_4, i2 %row_stride_3, i2 %select_ln14" [src/yolo_upsamp.cpp:17]   --->   Operation 189 'select' 'select_ln17_4' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.99ns)   --->   "%select_ln19 = select i1 %or_ln19_2, i2 0, i2 %col_stride_1" [src/yolo_upsamp.cpp:19]   --->   Operation 190 'select' 'select_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (1.30ns)   --->   "%cmp96_not_mid1 = icmp_ne  i4 %add_ln19, i4 12" [src/yolo_upsamp.cpp:19]   --->   Operation 191 'icmp' 'cmp96_not_mid1' <Predicate = (!icmp_ln15 & and_ln17_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp1_mid1)   --->   "%select_ln19_2 = select i1 %and_ln17_1, i1 %cmp96_not_mid1, i1 %or_ln17_1" [src/yolo_upsamp.cpp:19]   --->   Operation 192 'select' 'select_ln19_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln19_3 = select i1 %and_ln17_1, i1 %select_ln17_1, i1 %select_ln17_3" [src/yolo_upsamp.cpp:19]   --->   Operation 193 'select' 'select_ln19_3' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_1 = or i1 %and_ln17_1, i1 %or_ln17_2" [src/yolo_upsamp.cpp:19]   --->   Operation 194 'or' 'or_ln19_1' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%xor_ln19 = xor i1 %and_ln17_1, i1 1" [src/yolo_upsamp.cpp:19]   --->   Operation 195 'xor' 'xor_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %and_ln17, i1 %xor_ln19" [src/yolo_upsamp.cpp:19]   --->   Operation 196 'and' 'and_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (1.56ns)   --->   "%col_stride_3 = add i2 %select_ln19, i2 1" [src/yolo_upsamp.cpp:21]   --->   Operation 197 'add' 'col_stride_3' <Predicate = (!icmp_ln15)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %and_ln19, i1 %and_ln17_1" [src/yolo_upsamp.cpp:21]   --->   Operation 198 'or' 'or_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21_1 = or i1 %or_ln21, i1 %or_ln17" [src/yolo_upsamp.cpp:21]   --->   Operation 199 'or' 'or_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21_1, i4 0, i4 %input_ch_idx_load" [src/yolo_upsamp.cpp:21]   --->   Operation 200 'select' 'select_ln21' <Predicate = (!icmp_ln15)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%trunc_ln21_1 = trunc i2 %col_stride_3" [src/yolo_upsamp.cpp:21]   --->   Operation 201 'trunc' 'trunc_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%p_mid1 = or i1 %trunc_ln21_1, i1 %select_ln17_1" [src/yolo_upsamp.cpp:21]   --->   Operation 202 'or' 'p_mid1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln21_1 = select i1 %and_ln19, i1 %p_mid1, i1 %select_ln19_3" [src/yolo_upsamp.cpp:21]   --->   Operation 203 'select' 'select_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.95ns)   --->   "%cmp98_not_mid1 = icmp_ne  i2 %select_ln19, i2 0" [src/yolo_upsamp.cpp:19]   --->   Operation 204 'icmp' 'cmp98_not_mid1' <Predicate = (!icmp_ln15)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp1_mid1 = or i1 %select_ln19_2, i1 %cmp98_not_mid1" [src/yolo_upsamp.cpp:19]   --->   Operation 205 'or' 'tmp1_mid1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge489_mid1 = or i1 %tmp1_mid1, i1 %select_ln17_2" [src/yolo_upsamp.cpp:19]   --->   Operation 206 'or' 'brmerge489_mid1' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln21)   --->   "%select_ln21_2 = select i1 %and_ln19, i1 %brmerge489_mid1, i1 %or_ln19_1" [src/yolo_upsamp.cpp:21]   --->   Operation 207 'select' 'select_ln21_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln21 = xor i1 %select_ln21_2, i1 1" [src/yolo_upsamp.cpp:21]   --->   Operation 208 'xor' 'xor_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.99ns)   --->   "%select_ln21_3 = select i1 %and_ln19, i2 %col_stride_3, i2 %select_ln19" [src/yolo_upsamp.cpp:21]   --->   Operation 209 'select' 'select_ln21_3' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln908 = zext i4 %select_ln21" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 210 'zext' 'zext_ln908' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 211 [3/3] (1.05ns) (grouped into DSP with root node add_ln908)   --->   "%mul_ln908 = mul i7 %zext_ln908, i7 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 211 'mul' 'mul_ln908' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %select_ln21_1, void %if.then, void %if.else" [src/yolo_upsamp.cpp:26]   --->   Operation 212 'br' 'br_ln26' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (1.30ns)   --->   "%icmp_ln52 = icmp_eq  i4 %select_ln21, i4 7" [src/yolo_upsamp.cpp:52]   --->   Operation 213 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln15)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.97ns)   --->   "%curr_output_last_V = and i1 %icmp_ln52, i1 %xor_ln21" [src/yolo_upsamp.cpp:52]   --->   Operation 214 'and' 'curr_output_last_V' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %select_ln21, i4 1" [src/yolo_upsamp.cpp:23]   --->   Operation 215 'add' 'add_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %select_ln15, i4 %row_idx" [src/yolo_upsamp.cpp:23]   --->   Operation 216 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_3 : Operation 217 [1/1] (1.58ns)   --->   "%store_ln23 = store i2 %select_ln17_4, i2 %row_stride" [src/yolo_upsamp.cpp:23]   --->   Operation 217 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_3 : Operation 218 [1/1] (1.58ns)   --->   "%store_ln23 = store i2 %select_ln21_3, i2 %col_stride" [src/yolo_upsamp.cpp:23]   --->   Operation 218 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_3 : Operation 219 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %input_ch_idx" [src/yolo_upsamp.cpp:23]   --->   Operation 219 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 220 [2/3] (1.05ns) (grouped into DSP with root node add_ln908)   --->   "%mul_ln908 = mul i7 %zext_ln908, i7 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 220 'mul' 'mul_ln908' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%select_ln19_1_cast = zext i4 %select_ln19_1" [src/yolo_upsamp.cpp:19]   --->   Operation 221 'zext' 'select_ln19_1_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 222 [1/3] (0.00ns) (grouped into DSP with root node add_ln908)   --->   "%mul_ln908 = mul i7 %zext_ln908, i7 13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 222 'mul' 'mul_ln908' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 223 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln908 = add i7 %mul_ln908, i7 %select_ln19_1_cast" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 223 'add' 'add_ln908' <Predicate = (!icmp_ln15)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.35>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"   --->   Operation 224 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5408, i64 5408, i64 5408"   --->   Operation 225 'speclooptripcount' 'empty_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_2_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"   --->   Operation 226 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"   --->   Operation 227 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"   --->   Operation 228 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln908 = add i7 %mul_ln908, i7 %select_ln19_1_cast" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 229 'add' 'add_ln908' <Predicate = (!icmp_ln15)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln908_1 = zext i7 %add_ln908" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 230 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_7 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 %zext_ln908_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 231 'getelementptr' 'line_buff_group_0_val_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_7 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 %zext_ln908_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 232 'getelementptr' 'line_buff_group_1_val_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_7 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 %zext_ln908_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 233 'getelementptr' 'line_buff_group_2_val_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_7 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 %zext_ln908_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 234 'getelementptr' 'line_buff_group_3_val_V_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/yolo_upsamp.cpp:25]   --->   Operation 235 'specpipeline' 'specpipeline_ln25' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/yolo_upsamp.cpp:14]   --->   Operation 236 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%empty_13 = read i94 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V"   --->   Operation 237 'read' 'empty_13' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%p_0 = extractvalue i94 %empty_13"   --->   Operation 238 'extractvalue' 'p_0' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i94 %empty_13"   --->   Operation 239 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i94 %empty_13"   --->   Operation 240 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i94 %empty_13"   --->   Operation 241 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i94 %empty_13"   --->   Operation 242 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i94 %empty_13"   --->   Operation 243 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_0_V_1 = trunc i64 %p_0"   --->   Operation 244 'trunc' 'tmp_data_sub_data_0_V_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_0, i32 16, i32 31"   --->   Operation 245 'partselect' 'tmp_data_sub_data_1_V_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_0, i32 32, i32 47"   --->   Operation 246 'partselect' 'tmp_data_sub_data_2_V_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_3_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_0, i32 48, i32 63"   --->   Operation 247 'partselect' 'tmp_data_sub_data_3_V_1' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %tmp_data_sub_data_0_V_1, i7 %line_buff_group_0_val_V_addr_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 248 'store' 'store_ln908' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %tmp_data_sub_data_1_V_1, i7 %line_buff_group_1_val_V_addr_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 249 'store' 'store_ln908' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 250 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %tmp_data_sub_data_2_V_1, i7 %line_buff_group_2_val_V_addr_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 250 'store' 'store_ln908' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %tmp_data_sub_data_3_V_1, i7 %line_buff_group_3_val_V_addr_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 251 'store' 'store_ln908' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%store_ln41 = store i8 %tmp_keep_V, i8 %curr_input_keep_V" [src/yolo_upsamp.cpp:41]   --->   Operation 252 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln41 = store i8 %tmp_strb_V, i8 %curr_input_strb_V" [src/yolo_upsamp.cpp:41]   --->   Operation 253 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln41 = store i2 %tmp_user_V, i2 %curr_input_user_V" [src/yolo_upsamp.cpp:41]   --->   Operation 254 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln41 = store i5 %tmp_id_V, i5 %curr_input_id_V" [src/yolo_upsamp.cpp:41]   --->   Operation 255 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln41 = store i6 %tmp_dest_V, i6 %curr_input_dest_V" [src/yolo_upsamp.cpp:41]   --->   Operation 256 'store' 'store_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (1.58ns)   --->   "%br_ln41 = br void %if.end" [src/yolo_upsamp.cpp:41]   --->   Operation 257 'br' 'br_ln41' <Predicate = (!icmp_ln15 & !select_ln21_1)> <Delay = 1.58>
ST_6 : Operation 258 [2/2] (3.25ns)   --->   "%curr_output_data_sub_data_0_V_1 = load i7 %line_buff_group_0_val_V_addr_7" [src/yolo_upsamp.cpp:44]   --->   Operation 258 'load' 'curr_output_data_sub_data_0_V_1' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 259 [2/2] (3.25ns)   --->   "%curr_output_data_sub_data_1_V_1 = load i7 %line_buff_group_1_val_V_addr_7" [src/yolo_upsamp.cpp:45]   --->   Operation 259 'load' 'curr_output_data_sub_data_1_V_1' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 260 [2/2] (3.25ns)   --->   "%curr_output_data_sub_data_2_V_1 = load i7 %line_buff_group_2_val_V_addr_7" [src/yolo_upsamp.cpp:46]   --->   Operation 260 'load' 'curr_output_data_sub_data_2_V_1' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_6 : Operation 261 [2/2] (3.25ns)   --->   "%curr_output_data_sub_data_3_V_1 = load i7 %line_buff_group_3_val_V_addr_7" [src/yolo_upsamp.cpp:47]   --->   Operation 261 'load' 'curr_output_data_sub_data_3_V_1' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>

State 7 <SV = 6> <Delay = 4.84>
ST_7 : Operation 262 [1/2] (3.25ns)   --->   "%curr_output_data_sub_data_0_V_1 = load i7 %line_buff_group_0_val_V_addr_7" [src/yolo_upsamp.cpp:44]   --->   Operation 262 'load' 'curr_output_data_sub_data_0_V_1' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_7 : Operation 263 [1/2] (3.25ns)   --->   "%curr_output_data_sub_data_1_V_1 = load i7 %line_buff_group_1_val_V_addr_7" [src/yolo_upsamp.cpp:45]   --->   Operation 263 'load' 'curr_output_data_sub_data_1_V_1' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_7 : Operation 264 [1/2] (3.25ns)   --->   "%curr_output_data_sub_data_2_V_1 = load i7 %line_buff_group_2_val_V_addr_7" [src/yolo_upsamp.cpp:46]   --->   Operation 264 'load' 'curr_output_data_sub_data_2_V_1' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_7 : Operation 265 [1/2] (3.25ns)   --->   "%curr_output_data_sub_data_3_V_1 = load i7 %line_buff_group_3_val_V_addr_7" [src/yolo_upsamp.cpp:47]   --->   Operation 265 'load' 'curr_output_data_sub_data_3_V_1' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_7 : Operation 266 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 266 'br' 'br_ln0' <Predicate = (!icmp_ln15 & select_ln21_1)> <Delay = 1.58>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_0_V = phi i16 %tmp_data_sub_data_0_V_1, void %if.then, i16 %curr_output_data_sub_data_0_V_1, void %if.else"   --->   Operation 267 'phi' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_1_V = phi i16 %tmp_data_sub_data_1_V_1, void %if.then, i16 %curr_output_data_sub_data_1_V_1, void %if.else"   --->   Operation 268 'phi' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_2_V = phi i16 %tmp_data_sub_data_2_V_1, void %if.then, i16 %curr_output_data_sub_data_2_V_1, void %if.else"   --->   Operation 269 'phi' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V = phi i16 %tmp_data_sub_data_3_V_1, void %if.then, i16 %curr_output_data_sub_data_3_V_1, void %if.else"   --->   Operation 270 'phi' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%curr_input_dest_V_3 = load i6 %curr_input_dest_V"   --->   Operation 271 'load' 'curr_input_dest_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%curr_input_id_V_3 = load i5 %curr_input_id_V"   --->   Operation 272 'load' 'curr_input_id_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%curr_input_user_V_3 = load i2 %curr_input_user_V"   --->   Operation 273 'load' 'curr_input_user_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%curr_input_strb_V_3 = load i8 %curr_input_strb_V"   --->   Operation 274 'load' 'curr_input_strb_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%curr_input_keep_V_3 = load i8 %curr_input_keep_V"   --->   Operation 275 'load' 'curr_input_keep_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%or_ln258_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V, i16 %curr_output_data_sub_data_2_V, i16 %curr_output_data_sub_data_1_V, i16 %curr_output_data_sub_data_0_V"   --->   Operation 276 'bitconcatenate' 'or_ln258_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %or_ln258_2, i8 %curr_input_keep_V_3, i8 %curr_input_strb_V_3, i2 %curr_input_user_V_3, i1 %curr_output_last_V, i5 %curr_input_id_V_3, i6 %curr_input_dest_V_3"   --->   Operation 277 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [src/yolo_upsamp.cpp:67]   --->   Operation 280 'ret' 'ret_ln67' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 278 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %or_ln258_2, i8 %curr_input_keep_V_3, i8 %curr_input_strb_V_3, i2 %curr_input_user_V_3, i1 %curr_output_last_V, i5 %curr_input_id_V_3, i6 %curr_input_dest_V_3"   --->   Operation 278 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body39" [src/yolo_upsamp.cpp:23]   --->   Operation 279 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_ch_idx                    (alloca             ) [ 011100000]
col_stride                      (alloca             ) [ 011100000]
indvar_flatten                  (alloca             ) [ 011000000]
col_idx                         (alloca             ) [ 011000000]
indvar_flatten33                (alloca             ) [ 010000000]
row_stride                      (alloca             ) [ 011100000]
indvar_flatten84                (alloca             ) [ 010000000]
row_idx                         (alloca             ) [ 011100000]
indvar_flatten154               (alloca             ) [ 010000000]
curr_input_dest_V               (alloca             ) [ 011111110]
curr_input_id_V                 (alloca             ) [ 011111110]
curr_input_user_V               (alloca             ) [ 011111110]
curr_input_strb_V               (alloca             ) [ 011111110]
curr_input_keep_V               (alloca             ) [ 011111110]
spectopmodule_ln3               (spectopmodule      ) [ 000000000]
specinterface_ln0               (specinterface      ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specinterface_ln0               (specinterface      ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specbitsmap_ln0                 (specbitsmap        ) [ 000000000]
specinterface_ln0               (specinterface      ) [ 000000000]
line_buff_group_0_val_V         (alloca             ) [ 011111100]
line_buff_group_0_val_V_addr    (getelementptr      ) [ 000000000]
line_buff_group_0_val_V_addr_1  (getelementptr      ) [ 000000000]
line_buff_group_0_val_V_addr_2  (getelementptr      ) [ 000000000]
line_buff_group_0_val_V_addr_3  (getelementptr      ) [ 000000000]
line_buff_group_0_val_V_addr_4  (getelementptr      ) [ 000000000]
line_buff_group_0_val_V_addr_5  (getelementptr      ) [ 000000000]
line_buff_group_0_val_V_addr_6  (getelementptr      ) [ 000000000]
line_buff_group_1_val_V         (alloca             ) [ 011111100]
line_buff_group_1_val_V_addr    (getelementptr      ) [ 000000000]
line_buff_group_1_val_V_addr_1  (getelementptr      ) [ 000000000]
line_buff_group_1_val_V_addr_2  (getelementptr      ) [ 000000000]
line_buff_group_1_val_V_addr_3  (getelementptr      ) [ 000000000]
line_buff_group_1_val_V_addr_4  (getelementptr      ) [ 000000000]
line_buff_group_1_val_V_addr_5  (getelementptr      ) [ 000000000]
line_buff_group_1_val_V_addr_6  (getelementptr      ) [ 000000000]
line_buff_group_2_val_V         (alloca             ) [ 011111100]
line_buff_group_2_val_V_addr    (getelementptr      ) [ 000000000]
line_buff_group_2_val_V_addr_1  (getelementptr      ) [ 000000000]
line_buff_group_2_val_V_addr_2  (getelementptr      ) [ 000000000]
line_buff_group_2_val_V_addr_3  (getelementptr      ) [ 000000000]
line_buff_group_2_val_V_addr_4  (getelementptr      ) [ 000000000]
line_buff_group_2_val_V_addr_5  (getelementptr      ) [ 000000000]
line_buff_group_2_val_V_addr_6  (getelementptr      ) [ 000000000]
line_buff_group_3_val_V         (alloca             ) [ 011111100]
line_buff_group_3_val_V_addr    (getelementptr      ) [ 000000000]
line_buff_group_3_val_V_addr_1  (getelementptr      ) [ 000000000]
line_buff_group_3_val_V_addr_2  (getelementptr      ) [ 000000000]
line_buff_group_3_val_V_addr_3  (getelementptr      ) [ 000000000]
line_buff_group_3_val_V_addr_4  (getelementptr      ) [ 000000000]
line_buff_group_3_val_V_addr_5  (getelementptr      ) [ 000000000]
line_buff_group_3_val_V_addr_6  (getelementptr      ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specmemcore_ln731               (specmemcore        ) [ 000000000]
specaxissidechannel_ln15        (specaxissidechannel) [ 000000000]
specaxissidechannel_ln15        (specaxissidechannel) [ 000000000]
store_ln15                      (store              ) [ 000000000]
store_ln15                      (store              ) [ 000000000]
store_ln15                      (store              ) [ 000000000]
store_ln15                      (store              ) [ 000000000]
store_ln15                      (store              ) [ 000000000]
store_ln15                      (store              ) [ 000000000]
store_ln15                      (store              ) [ 000000000]
store_ln15                      (store              ) [ 000000000]
store_ln15                      (store              ) [ 000000000]
br_ln15                         (br                 ) [ 000000000]
indvar_flatten33_load           (load               ) [ 000000000]
indvar_flatten84_load           (load               ) [ 000000000]
indvar_flatten154_load          (load               ) [ 000000000]
icmp_ln15                       (icmp               ) [ 011111111]
add_ln15                        (add                ) [ 000000000]
br_ln15                         (br                 ) [ 000000000]
icmp_ln17                       (icmp               ) [ 011100000]
xor_ln14                        (xor                ) [ 011100000]
icmp_ln19                       (icmp               ) [ 011000000]
and_ln14_4                      (and                ) [ 011100000]
or_ln17                         (or                 ) [ 011100000]
add_ln19_1                      (add                ) [ 000000000]
select_ln19_4                   (select             ) [ 000000000]
add_ln17_1                      (add                ) [ 000000000]
select_ln17_5                   (select             ) [ 000000000]
store_ln23                      (store              ) [ 000000000]
store_ln23                      (store              ) [ 000000000]
store_ln23                      (store              ) [ 000000000]
indvar_flatten_load             (load               ) [ 000000000]
col_idx_1                       (load               ) [ 000000000]
cmp96_not                       (icmp               ) [ 010100000]
icmp_ln21                       (icmp               ) [ 000000000]
select_ln17                     (select             ) [ 000000000]
xor_ln17                        (xor                ) [ 000000000]
or_ln17_3                       (or                 ) [ 010100000]
and_ln14_3                      (and                ) [ 000000000]
and_ln17_1                      (and                ) [ 010100000]
add_ln19                        (add                ) [ 010100000]
or_ln19                         (or                 ) [ 000000000]
or_ln19_2                       (or                 ) [ 010100000]
select_ln19_1                   (select             ) [ 010111000]
add_ln21_1                      (add                ) [ 000000000]
select_ln21_4                   (select             ) [ 000000000]
store_ln23                      (store              ) [ 000000000]
store_ln23                      (store              ) [ 000000000]
col_stride_1                    (load               ) [ 000000000]
row_stride_1                    (load               ) [ 000000000]
row_idx_1                       (load               ) [ 000000000]
cmp92_not                       (icmp               ) [ 000000000]
trunc_ln17                      (trunc              ) [ 000000000]
cmp94_not                       (icmp               ) [ 000000000]
tmp                             (or                 ) [ 000000000]
trunc_ln21                      (trunc              ) [ 000000000]
empty                           (or                 ) [ 000000000]
cmp98_not                       (icmp               ) [ 000000000]
tmp1                            (or                 ) [ 000000000]
brmerge489                      (or                 ) [ 000000000]
input_ch_idx_load               (load               ) [ 000000000]
row_idx_3                       (add                ) [ 000000000]
select_ln14                     (select             ) [ 000000000]
cmp92_not_mid1                  (icmp               ) [ 000000000]
select_ln14_1                   (select             ) [ 000000000]
and_ln14                        (and                ) [ 000000000]
or_ln14                         (or                 ) [ 000000000]
or_ln14_1                       (or                 ) [ 000000000]
and_ln14_1                      (and                ) [ 000000000]
or_ln14_2                       (or                 ) [ 000000000]
icmp_ln23                       (icmp               ) [ 000000000]
and_ln14_2                      (and                ) [ 000000000]
select_ln15                     (select             ) [ 000000000]
row_stride_3                    (add                ) [ 000000000]
trunc_ln17_1                    (trunc              ) [ 000000000]
select_ln17_1                   (select             ) [ 000000000]
cmp94_not_mid1                  (icmp               ) [ 000000000]
tmp_mid1                        (or                 ) [ 000000000]
select_ln17_2                   (select             ) [ 000000000]
or_ln17_1                       (or                 ) [ 000000000]
select_ln17_3                   (select             ) [ 000000000]
or_ln17_2                       (or                 ) [ 000000000]
and_ln17                        (and                ) [ 000000000]
select_ln17_4                   (select             ) [ 000000000]
select_ln19                     (select             ) [ 000000000]
cmp96_not_mid1                  (icmp               ) [ 000000000]
select_ln19_2                   (select             ) [ 000000000]
select_ln19_3                   (select             ) [ 000000000]
or_ln19_1                       (or                 ) [ 000000000]
xor_ln19                        (xor                ) [ 000000000]
and_ln19                        (and                ) [ 000000000]
col_stride_3                    (add                ) [ 000000000]
or_ln21                         (or                 ) [ 000000000]
or_ln21_1                       (or                 ) [ 000000000]
select_ln21                     (select             ) [ 000000000]
trunc_ln21_1                    (trunc              ) [ 000000000]
p_mid1                          (or                 ) [ 000000000]
select_ln21_1                   (select             ) [ 010011111]
cmp98_not_mid1                  (icmp               ) [ 000000000]
tmp1_mid1                       (or                 ) [ 000000000]
brmerge489_mid1                 (or                 ) [ 000000000]
select_ln21_2                   (select             ) [ 000000000]
xor_ln21                        (xor                ) [ 000000000]
select_ln21_3                   (select             ) [ 000000000]
zext_ln908                      (zext               ) [ 010011000]
br_ln26                         (br                 ) [ 000000000]
icmp_ln52                       (icmp               ) [ 000000000]
curr_output_last_V              (and                ) [ 010011111]
add_ln23                        (add                ) [ 000000000]
store_ln23                      (store              ) [ 000000000]
store_ln23                      (store              ) [ 000000000]
store_ln23                      (store              ) [ 000000000]
store_ln23                      (store              ) [ 000000000]
select_ln19_1_cast              (zext               ) [ 010000100]
mul_ln908                       (mul                ) [ 010000100]
specloopname_ln0                (specloopname       ) [ 000000000]
empty_14                        (speclooptripcount  ) [ 000000000]
specloopname_ln0                (specloopname       ) [ 000000000]
specloopname_ln0                (specloopname       ) [ 000000000]
specloopname_ln0                (specloopname       ) [ 000000000]
add_ln908                       (add                ) [ 000000000]
zext_ln908_1                    (zext               ) [ 000000000]
line_buff_group_0_val_V_addr_7  (getelementptr      ) [ 010000010]
line_buff_group_1_val_V_addr_7  (getelementptr      ) [ 010000010]
line_buff_group_2_val_V_addr_7  (getelementptr      ) [ 010000010]
line_buff_group_3_val_V_addr_7  (getelementptr      ) [ 010000010]
specpipeline_ln25               (specpipeline       ) [ 000000000]
specloopname_ln14               (specloopname       ) [ 000000000]
empty_13                        (read               ) [ 000000000]
p_0                             (extractvalue       ) [ 000000000]
tmp_keep_V                      (extractvalue       ) [ 000000000]
tmp_strb_V                      (extractvalue       ) [ 000000000]
tmp_user_V                      (extractvalue       ) [ 000000000]
tmp_id_V                        (extractvalue       ) [ 000000000]
tmp_dest_V                      (extractvalue       ) [ 000000000]
tmp_data_sub_data_0_V_1         (trunc              ) [ 010000110]
tmp_data_sub_data_1_V_1         (partselect         ) [ 010000110]
tmp_data_sub_data_2_V_1         (partselect         ) [ 010000110]
tmp_data_sub_data_3_V_1         (partselect         ) [ 010000110]
store_ln908                     (store              ) [ 000000000]
store_ln908                     (store              ) [ 000000000]
store_ln908                     (store              ) [ 000000000]
store_ln908                     (store              ) [ 000000000]
store_ln41                      (store              ) [ 000000000]
store_ln41                      (store              ) [ 000000000]
store_ln41                      (store              ) [ 000000000]
store_ln41                      (store              ) [ 000000000]
store_ln41                      (store              ) [ 000000000]
br_ln41                         (br                 ) [ 010000110]
curr_output_data_sub_data_0_V_1 (load               ) [ 000000000]
curr_output_data_sub_data_1_V_1 (load               ) [ 000000000]
curr_output_data_sub_data_2_V_1 (load               ) [ 000000000]
curr_output_data_sub_data_3_V_1 (load               ) [ 000000000]
br_ln0                          (br                 ) [ 000000000]
curr_output_data_sub_data_0_V   (phi                ) [ 010000010]
curr_output_data_sub_data_1_V   (phi                ) [ 010000010]
curr_output_data_sub_data_2_V   (phi                ) [ 010000010]
curr_output_data_sub_data_3_V   (phi                ) [ 010000010]
curr_input_dest_V_3             (load               ) [ 010000001]
curr_input_id_V_3               (load               ) [ 010000001]
curr_input_user_V_3             (load               ) [ 010000001]
curr_input_strb_V_3             (load               ) [ 010000001]
curr_input_keep_V_3             (load               ) [ 010000001]
or_ln258_2                      (bitconcatenate     ) [ 010000001]
write_ln258                     (write              ) [ 000000000]
br_ln23                         (br                 ) [ 000000000]
ret_ln67                        (ret                ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_17_2_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_21_4_VITIS_LOOP_23_5_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="input_ch_idx_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_ch_idx/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="col_stride_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_stride/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="col_idx_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_idx/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten33_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten33/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="row_stride_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_stride/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="indvar_flatten84_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten84/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="row_idx_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_idx/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten154_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten154/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="curr_input_dest_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="curr_input_dest_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="curr_input_id_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="curr_input_id_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="curr_input_user_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="curr_input_user_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="curr_input_strb_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="curr_input_strb_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="curr_input_keep_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="curr_input_keep_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="line_buff_group_0_val_V_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_0_val_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="line_buff_group_1_val_V_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_1_val_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="line_buff_group_2_val_V_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_2_val_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="line_buff_group_3_val_V_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_3_val_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_13_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="94" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="0" index="3" bw="8" slack="0"/>
<pin id="241" dir="0" index="4" bw="2" slack="0"/>
<pin id="242" dir="0" index="5" bw="1" slack="0"/>
<pin id="243" dir="0" index="6" bw="5" slack="0"/>
<pin id="244" dir="0" index="7" bw="6" slack="0"/>
<pin id="245" dir="1" index="8" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_13/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="8" slack="0"/>
<pin id="258" dir="0" index="3" bw="8" slack="0"/>
<pin id="259" dir="0" index="4" bw="2" slack="0"/>
<pin id="260" dir="0" index="5" bw="1" slack="0"/>
<pin id="261" dir="0" index="6" bw="5" slack="0"/>
<pin id="262" dir="0" index="7" bw="6" slack="0"/>
<pin id="263" dir="0" index="8" bw="64" slack="0"/>
<pin id="264" dir="0" index="9" bw="8" slack="0"/>
<pin id="265" dir="0" index="10" bw="8" slack="0"/>
<pin id="266" dir="0" index="11" bw="2" slack="0"/>
<pin id="267" dir="0" index="12" bw="1" slack="4"/>
<pin id="268" dir="0" index="13" bw="5" slack="0"/>
<pin id="269" dir="0" index="14" bw="6" slack="0"/>
<pin id="270" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="line_buff_group_0_val_V_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="line_buff_group_0_val_V_addr_1_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_1/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="line_buff_group_0_val_V_addr_2_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_2/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="line_buff_group_0_val_V_addr_3_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_3/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="line_buff_group_0_val_V_addr_4_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_4/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="line_buff_group_0_val_V_addr_5_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="8" slack="0"/>
<pin id="323" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_5/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="line_buff_group_0_val_V_addr_6_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="8" slack="0"/>
<pin id="331" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_6/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="line_buff_group_1_val_V_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="line_buff_group_1_val_V_addr_1_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_1/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="line_buff_group_1_val_V_addr_2_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="7" slack="0"/>
<pin id="355" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_2/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="line_buff_group_1_val_V_addr_3_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_3/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="line_buff_group_1_val_V_addr_4_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_4/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="line_buff_group_1_val_V_addr_5_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_5/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="line_buff_group_1_val_V_addr_6_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="8" slack="0"/>
<pin id="387" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_6/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="line_buff_group_2_val_V_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="5" slack="0"/>
<pin id="395" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="line_buff_group_2_val_V_addr_1_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_1/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="line_buff_group_2_val_V_addr_2_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="7" slack="0"/>
<pin id="411" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_2/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="line_buff_group_2_val_V_addr_3_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="7" slack="0"/>
<pin id="419" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_3/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="line_buff_group_2_val_V_addr_4_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="8" slack="0"/>
<pin id="427" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_4/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="line_buff_group_2_val_V_addr_5_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="8" slack="0"/>
<pin id="435" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_5/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="line_buff_group_2_val_V_addr_6_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="8" slack="0"/>
<pin id="443" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_6/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="line_buff_group_3_val_V_addr_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="line_buff_group_3_val_V_addr_1_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="6" slack="0"/>
<pin id="459" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_1/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="line_buff_group_3_val_V_addr_2_gep_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="7" slack="0"/>
<pin id="467" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_2/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="line_buff_group_3_val_V_addr_3_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="7" slack="0"/>
<pin id="475" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_3/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="line_buff_group_3_val_V_addr_4_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="8" slack="0"/>
<pin id="483" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_4/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="line_buff_group_3_val_V_addr_5_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="8" slack="0"/>
<pin id="491" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_5/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="line_buff_group_3_val_V_addr_6_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="8" slack="0"/>
<pin id="499" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_6/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="line_buff_group_0_val_V_addr_7_gep_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="7" slack="0"/>
<pin id="507" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_7/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="line_buff_group_1_val_V_addr_7_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="7" slack="0"/>
<pin id="513" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_7/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="line_buff_group_2_val_V_addr_7_gep_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="0" index="2" bw="7" slack="0"/>
<pin id="519" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_7/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="line_buff_group_3_val_V_addr_7_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="7" slack="0"/>
<pin id="525" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_7/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_access_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="0" slack="0"/>
<pin id="532" dir="0" index="4" bw="7" slack="0"/>
<pin id="533" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="534" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="3" bw="16" slack="0"/>
<pin id="535" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln908/6 curr_output_data_sub_data_0_V_1/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_access_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="0" slack="0"/>
<pin id="542" dir="0" index="4" bw="7" slack="0"/>
<pin id="543" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="544" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="3" bw="16" slack="0"/>
<pin id="545" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln908/6 curr_output_data_sub_data_1_V_1/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_access_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="0"/>
<pin id="549" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="0" slack="0"/>
<pin id="552" dir="0" index="4" bw="7" slack="0"/>
<pin id="553" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="554" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="3" bw="16" slack="0"/>
<pin id="555" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln908/6 curr_output_data_sub_data_2_V_1/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_access_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="560" dir="0" index="2" bw="0" slack="0"/>
<pin id="562" dir="0" index="4" bw="7" slack="0"/>
<pin id="563" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="564" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="561" dir="1" index="3" bw="16" slack="0"/>
<pin id="565" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln908/6 curr_output_data_sub_data_3_V_1/6 "/>
</bind>
</comp>

<comp id="571" class="1005" name="curr_output_data_sub_data_0_V_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="573" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_0_V (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="curr_output_data_sub_data_0_V_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="1"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="16" slack="0"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_0_V/7 "/>
</bind>
</comp>

<comp id="581" class="1005" name="curr_output_data_sub_data_1_V_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="583" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_1_V (phireg) "/>
</bind>
</comp>

<comp id="584" class="1004" name="curr_output_data_sub_data_1_V_phi_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="1"/>
<pin id="586" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="587" dir="0" index="2" bw="16" slack="0"/>
<pin id="588" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_1_V/7 "/>
</bind>
</comp>

<comp id="591" class="1005" name="curr_output_data_sub_data_2_V_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="593" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_2_V (phireg) "/>
</bind>
</comp>

<comp id="594" class="1004" name="curr_output_data_sub_data_2_V_phi_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="1"/>
<pin id="596" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="2" bw="16" slack="0"/>
<pin id="598" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="599" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_2_V/7 "/>
</bind>
</comp>

<comp id="601" class="1005" name="curr_output_data_sub_data_3_V_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="603" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_3_V (phireg) "/>
</bind>
</comp>

<comp id="604" class="1004" name="curr_output_data_sub_data_3_V_phi_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="1"/>
<pin id="606" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="16" slack="0"/>
<pin id="608" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_output_data_sub_data_3_V/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln15_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="13" slack="0"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln15_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="4" slack="0"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln15_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="10" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln15_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="2" slack="0"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="store_ln15_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="9" slack="0"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln15_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="4" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln15_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="6" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln15_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="2" slack="0"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln15_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="4" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="indvar_flatten33_load_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="0"/>
<pin id="658" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten33_load/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="indvar_flatten84_load_load_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten84_load/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="indvar_flatten154_load_load_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="13" slack="0"/>
<pin id="664" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten154_load/1 "/>
</bind>
</comp>

<comp id="665" class="1004" name="icmp_ln15_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="13" slack="0"/>
<pin id="667" dir="0" index="1" bw="13" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln15_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="13" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln17_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="10" slack="0"/>
<pin id="679" dir="0" index="1" bw="10" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="683" class="1004" name="xor_ln14_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="icmp_ln19_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="9" slack="0"/>
<pin id="691" dir="0" index="1" bw="9" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="and_ln14_4_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_4/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="or_ln17_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln19_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="9" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/1 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln19_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="0" index="2" bw="9" slack="0"/>
<pin id="717" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_4/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln17_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln17_5_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="0" index="2" bw="10" slack="0"/>
<pin id="731" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_5/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="store_ln23_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="13" slack="0"/>
<pin id="737" dir="0" index="1" bw="13" slack="0"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="store_ln23_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="0"/>
<pin id="742" dir="0" index="1" bw="10" slack="0"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="745" class="1004" name="store_ln23_store_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="9" slack="0"/>
<pin id="747" dir="0" index="1" bw="9" slack="0"/>
<pin id="748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="indvar_flatten_load_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="6" slack="1"/>
<pin id="752" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="col_idx_1_load_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="4" slack="1"/>
<pin id="755" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_idx_1/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="cmp96_not_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="0"/>
<pin id="758" dir="0" index="1" bw="3" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp96_not/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln21_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="6" slack="0"/>
<pin id="764" dir="0" index="1" bw="6" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln17_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="0" index="2" bw="4" slack="0"/>
<pin id="772" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="xor_ln17_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="or_ln17_3_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_3/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="and_ln14_3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_3/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="and_ln17_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17_1/2 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln19_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="or_ln19_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="1"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/2 "/>
</bind>
</comp>

<comp id="807" class="1004" name="or_ln19_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="1"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_2/2 "/>
</bind>
</comp>

<comp id="812" class="1004" name="select_ln19_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="4" slack="0"/>
<pin id="815" dir="0" index="2" bw="4" slack="0"/>
<pin id="816" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/2 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln21_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="6" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="select_ln21_4_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="0" index="2" bw="6" slack="0"/>
<pin id="830" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_4/2 "/>
</bind>
</comp>

<comp id="834" class="1004" name="store_ln23_store_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="4" slack="0"/>
<pin id="836" dir="0" index="1" bw="4" slack="1"/>
<pin id="837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="store_ln23_store_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="6" slack="0"/>
<pin id="841" dir="0" index="1" bw="6" slack="1"/>
<pin id="842" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="844" class="1004" name="col_stride_1_load_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="2" slack="2"/>
<pin id="846" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_stride_1/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="row_stride_1_load_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="2"/>
<pin id="849" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_stride_1/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="row_idx_1_load_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="4" slack="2"/>
<pin id="852" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_idx_1/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="cmp92_not_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="0"/>
<pin id="855" dir="0" index="1" bw="3" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp92_not/3 "/>
</bind>
</comp>

<comp id="859" class="1004" name="trunc_ln17_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="2" slack="0"/>
<pin id="861" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/3 "/>
</bind>
</comp>

<comp id="863" class="1004" name="cmp94_not_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="2" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp94_not/3 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="875" class="1004" name="trunc_ln21_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="2" slack="0"/>
<pin id="877" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/3 "/>
</bind>
</comp>

<comp id="879" class="1004" name="empty_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="885" class="1004" name="cmp98_not_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp98_not/3 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="896" class="1004" name="brmerge489_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge489/3 "/>
</bind>
</comp>

<comp id="902" class="1004" name="input_ch_idx_load_load_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="4" slack="2"/>
<pin id="904" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_ch_idx_load/3 "/>
</bind>
</comp>

<comp id="905" class="1004" name="row_idx_3_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="4" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_idx_3/3 "/>
</bind>
</comp>

<comp id="911" class="1004" name="select_ln14_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="2"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="0" index="2" bw="2" slack="0"/>
<pin id="915" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/3 "/>
</bind>
</comp>

<comp id="918" class="1004" name="cmp92_not_mid1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="0"/>
<pin id="920" dir="0" index="1" bw="3" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp92_not_mid1/3 "/>
</bind>
</comp>

<comp id="924" class="1004" name="select_ln14_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="2"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="0" index="2" bw="1" slack="0"/>
<pin id="928" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/3 "/>
</bind>
</comp>

<comp id="931" class="1004" name="and_ln14_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="2"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14/3 "/>
</bind>
</comp>

<comp id="936" class="1004" name="or_ln14_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="2"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/3 "/>
</bind>
</comp>

<comp id="941" class="1004" name="or_ln14_1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="2"/>
<pin id="943" dir="0" index="1" bw="1" slack="1"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_1/3 "/>
</bind>
</comp>

<comp id="945" class="1004" name="and_ln14_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="2"/>
<pin id="948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_1/3 "/>
</bind>
</comp>

<comp id="950" class="1004" name="or_ln14_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="2"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_2/3 "/>
</bind>
</comp>

<comp id="955" class="1004" name="icmp_ln23_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="4" slack="0"/>
<pin id="957" dir="0" index="1" bw="4" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="961" class="1004" name="and_ln14_2_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="2"/>
<pin id="964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_2/3 "/>
</bind>
</comp>

<comp id="966" class="1004" name="select_ln15_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="2"/>
<pin id="968" dir="0" index="1" bw="4" slack="0"/>
<pin id="969" dir="0" index="2" bw="4" slack="0"/>
<pin id="970" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/3 "/>
</bind>
</comp>

<comp id="973" class="1004" name="row_stride_3_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="2" slack="0"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_stride_3/3 "/>
</bind>
</comp>

<comp id="979" class="1004" name="trunc_ln17_1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="2" slack="0"/>
<pin id="981" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_1/3 "/>
</bind>
</comp>

<comp id="983" class="1004" name="select_ln17_1_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="2"/>
<pin id="985" dir="0" index="1" bw="1" slack="0"/>
<pin id="986" dir="0" index="2" bw="1" slack="0"/>
<pin id="987" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/3 "/>
</bind>
</comp>

<comp id="990" class="1004" name="cmp94_not_mid1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="2" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp94_not_mid1/3 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_mid1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_mid1/3 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="select_ln17_2_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="2"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_2/3 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="or_ln17_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="2"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_1/3 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="select_ln17_3_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="2"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="0" index="2" bw="1" slack="0"/>
<pin id="1018" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_3/3 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="or_ln17_2_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="2"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_2/3 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="and_ln17_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="1"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/3 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="select_ln17_4_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="2"/>
<pin id="1033" dir="0" index="1" bw="2" slack="0"/>
<pin id="1034" dir="0" index="2" bw="2" slack="0"/>
<pin id="1035" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_4/3 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="select_ln19_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="0" index="2" bw="2" slack="0"/>
<pin id="1042" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/3 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="cmp96_not_mid1_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="4" slack="1"/>
<pin id="1047" dir="0" index="1" bw="3" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp96_not_mid1/3 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="select_ln19_2_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="1"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="0" index="2" bw="1" slack="0"/>
<pin id="1054" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_2/3 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="select_ln19_3_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="1"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="0" index="2" bw="1" slack="0"/>
<pin id="1061" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_3/3 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="or_ln19_1_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="1"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/3 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="xor_ln19_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="1"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/3 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="and_ln19_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/3 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="col_stride_3_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="2" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_stride_3/3 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="or_ln21_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="1"/>
<pin id="1089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/3 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="or_ln21_1_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="2"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_1/3 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="select_ln21_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="0" index="2" bw="4" slack="0"/>
<pin id="1100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="trunc_ln21_1_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="2" slack="0"/>
<pin id="1106" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_1/3 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="p_mid1_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="1" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid1/3 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="select_ln21_1_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117" dir="0" index="2" bw="1" slack="0"/>
<pin id="1118" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/3 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="cmp98_not_mid1_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="2" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp98_not_mid1/3 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp1_mid1_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1_mid1/3 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="brmerge489_mid1_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge489_mid1/3 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="select_ln21_2_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="0" index="2" bw="1" slack="0"/>
<pin id="1144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_2/3 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="xor_ln21_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="0"/>
<pin id="1150" dir="0" index="1" bw="1" slack="0"/>
<pin id="1151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/3 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="select_ln21_3_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="2" slack="0"/>
<pin id="1157" dir="0" index="2" bw="2" slack="0"/>
<pin id="1158" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_3/3 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="zext_ln908_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="4" slack="0"/>
<pin id="1164" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/3 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="icmp_ln52_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="4" slack="0"/>
<pin id="1168" dir="0" index="1" bw="4" slack="0"/>
<pin id="1169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/3 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="curr_output_last_V_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="curr_output_last_V/3 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="add_ln23_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="4" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="store_ln23_store_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="4" slack="0"/>
<pin id="1186" dir="0" index="1" bw="4" slack="2"/>
<pin id="1187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="store_ln23_store_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="2" slack="0"/>
<pin id="1191" dir="0" index="1" bw="2" slack="2"/>
<pin id="1192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="store_ln23_store_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="2" slack="0"/>
<pin id="1196" dir="0" index="1" bw="2" slack="2"/>
<pin id="1197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="store_ln23_store_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="4" slack="0"/>
<pin id="1201" dir="0" index="1" bw="4" slack="2"/>
<pin id="1202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="select_ln19_1_cast_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="4" slack="3"/>
<pin id="1206" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln19_1_cast/5 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="zext_ln908_1_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="7" slack="0"/>
<pin id="1209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/6 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="p_0_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="94" slack="0"/>
<pin id="1216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_0/6 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="tmp_keep_V_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="94" slack="0"/>
<pin id="1220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/6 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="tmp_strb_V_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="94" slack="0"/>
<pin id="1224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/6 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="tmp_user_V_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="94" slack="0"/>
<pin id="1228" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/6 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_id_V_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="94" slack="0"/>
<pin id="1232" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/6 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="tmp_dest_V_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="94" slack="0"/>
<pin id="1236" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/6 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="tmp_data_sub_data_0_V_1_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="64" slack="0"/>
<pin id="1240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_sub_data_0_V_1/6 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="tmp_data_sub_data_1_V_1_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="16" slack="0"/>
<pin id="1245" dir="0" index="1" bw="64" slack="0"/>
<pin id="1246" dir="0" index="2" bw="6" slack="0"/>
<pin id="1247" dir="0" index="3" bw="6" slack="0"/>
<pin id="1248" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_1_V_1/6 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="tmp_data_sub_data_2_V_1_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="16" slack="0"/>
<pin id="1256" dir="0" index="1" bw="64" slack="0"/>
<pin id="1257" dir="0" index="2" bw="7" slack="0"/>
<pin id="1258" dir="0" index="3" bw="7" slack="0"/>
<pin id="1259" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_2_V_1/6 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="tmp_data_sub_data_3_V_1_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="16" slack="0"/>
<pin id="1267" dir="0" index="1" bw="64" slack="0"/>
<pin id="1268" dir="0" index="2" bw="7" slack="0"/>
<pin id="1269" dir="0" index="3" bw="7" slack="0"/>
<pin id="1270" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_3_V_1/6 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="store_ln41_store_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="8" slack="0"/>
<pin id="1278" dir="0" index="1" bw="8" slack="5"/>
<pin id="1279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/6 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="store_ln41_store_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="0"/>
<pin id="1283" dir="0" index="1" bw="8" slack="5"/>
<pin id="1284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/6 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="store_ln41_store_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="2" slack="0"/>
<pin id="1288" dir="0" index="1" bw="2" slack="5"/>
<pin id="1289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/6 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="store_ln41_store_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="5" slack="0"/>
<pin id="1293" dir="0" index="1" bw="5" slack="5"/>
<pin id="1294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/6 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="store_ln41_store_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="6" slack="0"/>
<pin id="1298" dir="0" index="1" bw="6" slack="5"/>
<pin id="1299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/6 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="curr_input_dest_V_3_load_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="6" slack="6"/>
<pin id="1303" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_input_dest_V_3/7 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="curr_input_id_V_3_load_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="5" slack="6"/>
<pin id="1307" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_input_id_V_3/7 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="curr_input_user_V_3_load_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="2" slack="6"/>
<pin id="1311" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_input_user_V_3/7 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="curr_input_strb_V_3_load_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="8" slack="6"/>
<pin id="1315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_input_strb_V_3/7 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="curr_input_keep_V_3_load_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="8" slack="6"/>
<pin id="1319" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_input_keep_V_3/7 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="or_ln258_2_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="64" slack="0"/>
<pin id="1323" dir="0" index="1" bw="16" slack="0"/>
<pin id="1324" dir="0" index="2" bw="16" slack="0"/>
<pin id="1325" dir="0" index="3" bw="16" slack="0"/>
<pin id="1326" dir="0" index="4" bw="16" slack="0"/>
<pin id="1327" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln258_2/7 "/>
</bind>
</comp>

<comp id="1334" class="1007" name="grp_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="4" slack="0"/>
<pin id="1336" dir="0" index="1" bw="4" slack="0"/>
<pin id="1337" dir="0" index="2" bw="4" slack="0"/>
<pin id="1338" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln908/3 add_ln908/5 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="input_ch_idx_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="4" slack="0"/>
<pin id="1345" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="input_ch_idx "/>
</bind>
</comp>

<comp id="1350" class="1005" name="col_stride_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="2" slack="0"/>
<pin id="1352" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col_stride "/>
</bind>
</comp>

<comp id="1357" class="1005" name="indvar_flatten_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="6" slack="0"/>
<pin id="1359" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1364" class="1005" name="col_idx_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="4" slack="0"/>
<pin id="1366" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col_idx "/>
</bind>
</comp>

<comp id="1371" class="1005" name="indvar_flatten33_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="9" slack="0"/>
<pin id="1373" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten33 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="row_stride_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="2" slack="0"/>
<pin id="1380" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_stride "/>
</bind>
</comp>

<comp id="1385" class="1005" name="indvar_flatten84_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="10" slack="0"/>
<pin id="1387" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten84 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="row_idx_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="4" slack="0"/>
<pin id="1394" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row_idx "/>
</bind>
</comp>

<comp id="1399" class="1005" name="indvar_flatten154_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="13" slack="0"/>
<pin id="1401" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten154 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="curr_input_dest_V_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="6" slack="5"/>
<pin id="1408" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="curr_input_dest_V "/>
</bind>
</comp>

<comp id="1412" class="1005" name="curr_input_id_V_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="5" slack="5"/>
<pin id="1414" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="curr_input_id_V "/>
</bind>
</comp>

<comp id="1418" class="1005" name="curr_input_user_V_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="2" slack="5"/>
<pin id="1420" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="curr_input_user_V "/>
</bind>
</comp>

<comp id="1424" class="1005" name="curr_input_strb_V_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="8" slack="5"/>
<pin id="1426" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="curr_input_strb_V "/>
</bind>
</comp>

<comp id="1430" class="1005" name="curr_input_keep_V_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="8" slack="5"/>
<pin id="1432" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="curr_input_keep_V "/>
</bind>
</comp>

<comp id="1436" class="1005" name="icmp_ln15_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="1"/>
<pin id="1438" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="icmp_ln17_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="1"/>
<pin id="1442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="xor_ln14_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="1" slack="1"/>
<pin id="1454" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln14 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="icmp_ln19_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="1" slack="1"/>
<pin id="1462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="and_ln14_4_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="1"/>
<pin id="1467" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln14_4 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="or_ln17_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="1"/>
<pin id="1478" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="cmp96_not_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="1"/>
<pin id="1484" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp96_not "/>
</bind>
</comp>

<comp id="1488" class="1005" name="or_ln17_3_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="1"/>
<pin id="1490" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17_3 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="and_ln17_1_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="1" slack="1"/>
<pin id="1495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln17_1 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="add_ln19_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="4" slack="1"/>
<pin id="1504" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="or_ln19_2_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="1" slack="1"/>
<pin id="1509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln19_2 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="select_ln19_1_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="4" slack="3"/>
<pin id="1514" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="select_ln19_1 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="select_ln21_1_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="3"/>
<pin id="1519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln21_1 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="zext_ln908_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="7" slack="1"/>
<pin id="1523" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln908 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="curr_output_last_V_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="1" slack="4"/>
<pin id="1528" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="curr_output_last_V "/>
</bind>
</comp>

<comp id="1531" class="1005" name="select_ln19_1_cast_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="7" slack="1"/>
<pin id="1533" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19_1_cast "/>
</bind>
</comp>

<comp id="1536" class="1005" name="line_buff_group_0_val_V_addr_7_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="7" slack="1"/>
<pin id="1538" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_group_0_val_V_addr_7 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="line_buff_group_1_val_V_addr_7_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="7" slack="1"/>
<pin id="1543" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_group_1_val_V_addr_7 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="line_buff_group_2_val_V_addr_7_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="7" slack="1"/>
<pin id="1548" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_group_2_val_V_addr_7 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="line_buff_group_3_val_V_addr_7_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="7" slack="1"/>
<pin id="1553" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_buff_group_3_val_V_addr_7 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="tmp_data_sub_data_0_V_1_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="16" slack="1"/>
<pin id="1558" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_0_V_1 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="tmp_data_sub_data_1_V_1_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="16" slack="1"/>
<pin id="1563" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_1_V_1 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="tmp_data_sub_data_2_V_1_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="16" slack="1"/>
<pin id="1568" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_2_V_1 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="tmp_data_sub_data_3_V_1_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="16" slack="1"/>
<pin id="1573" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_3_V_1 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="curr_input_dest_V_3_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="6" slack="1"/>
<pin id="1578" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_dest_V_3 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="curr_input_id_V_3_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="5" slack="1"/>
<pin id="1583" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_id_V_3 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="curr_input_user_V_3_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="2" slack="1"/>
<pin id="1588" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_user_V_3 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="curr_input_strb_V_3_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="8" slack="1"/>
<pin id="1593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_strb_V_3 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="curr_input_keep_V_3_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="8" slack="1"/>
<pin id="1598" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="curr_input_keep_V_3 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="or_ln258_2_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="64" slack="1"/>
<pin id="1603" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln258_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="246"><net_src comp="144" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="2" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="6" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="236" pin=5"/></net>

<net id="252"><net_src comp="10" pin="0"/><net_sink comp="236" pin=6"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="236" pin=7"/></net>

<net id="271"><net_src comp="162" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="272"><net_src comp="14" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="274"><net_src comp="18" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="254" pin=5"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="254" pin=6"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="254" pin=7"/></net>

<net id="284"><net_src comp="220" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="220" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="220" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="220" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="54" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="220" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="64" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="220" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="54" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="220" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="340"><net_src comp="224" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="56" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="224" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="224" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="60" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="224" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="224" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="54" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="224" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="224" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="54" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="68" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="228" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="54" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="56" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="404"><net_src comp="228" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="58" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="412"><net_src comp="228" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="54" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="60" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="228" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="62" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="428"><net_src comp="228" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="436"><net_src comp="228" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="66" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="228" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="68" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="452"><net_src comp="232" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="54" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="232" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="54" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="58" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="468"><net_src comp="232" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="54" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="60" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="232" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="62" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="484"><net_src comp="232" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="54" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="64" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="492"><net_src comp="232" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="54" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="66" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="232" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="54" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="68" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="54" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="54" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="54" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="536"><net_src comp="503" pin="3"/><net_sink comp="527" pin=2"/></net>

<net id="546"><net_src comp="509" pin="3"/><net_sink comp="537" pin=2"/></net>

<net id="556"><net_src comp="515" pin="3"/><net_sink comp="547" pin=2"/></net>

<net id="566"><net_src comp="521" pin="3"/><net_sink comp="557" pin=2"/></net>

<net id="567"><net_src comp="503" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="568"><net_src comp="509" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="569"><net_src comp="515" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="570"><net_src comp="521" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="580"><net_src comp="527" pin="3"/><net_sink comp="574" pin=2"/></net>

<net id="590"><net_src comp="537" pin="3"/><net_sink comp="584" pin=2"/></net>

<net id="600"><net_src comp="547" pin="3"/><net_sink comp="594" pin=2"/></net>

<net id="610"><net_src comp="557" pin="3"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="84" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="86" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="88" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="90" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="92" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="86" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="94" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="90" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="86" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="669"><net_src comp="662" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="96" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="662" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="98" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="659" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="100" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="102" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="656" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="104" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="683" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="677" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="656" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="106" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="701" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="106" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="707" pin="2"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="659" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="108" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="677" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="108" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="721" pin="2"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="671" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="727" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="713" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="760"><net_src comp="753" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="110" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="750" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="112" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="86" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="774"><net_src comp="753" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="779"><net_src comp="102" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="775" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="762" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="794"><net_src comp="785" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="780" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="768" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="114" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="790" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="811"><net_src comp="802" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="817"><net_src comp="790" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="796" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="819"><net_src comp="768" pin="3"/><net_sink comp="812" pin=2"/></net>

<net id="824"><net_src comp="750" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="116" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="831"><net_src comp="807" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="116" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="820" pin="2"/><net_sink comp="826" pin=2"/></net>

<net id="838"><net_src comp="812" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="843"><net_src comp="826" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="857"><net_src comp="850" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="110" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="862"><net_src comp="847" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="847" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="118" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="853" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="863" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="844" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="875" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="859" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="844" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="118" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="885" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="900"><net_src comp="891" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="869" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="909"><net_src comp="850" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="114" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="916"><net_src comp="90" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="917"><net_src comp="847" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="922"><net_src comp="905" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="110" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="929"><net_src comp="918" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="930"><net_src comp="853" pin="2"/><net_sink comp="924" pin=2"/></net>

<net id="935"><net_src comp="859" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="869" pin="2"/><net_sink comp="936" pin=1"/></net>

<net id="949"><net_src comp="879" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="896" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="902" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="120" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="955" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="971"><net_src comp="905" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="972"><net_src comp="850" pin="1"/><net_sink comp="966" pin=2"/></net>

<net id="977"><net_src comp="911" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="118" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="982"><net_src comp="973" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="988"><net_src comp="979" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="989"><net_src comp="931" pin="2"/><net_sink comp="983" pin=2"/></net>

<net id="994"><net_src comp="911" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="90" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="924" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="990" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1007"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1008"><net_src comp="936" pin="2"/><net_sink comp="1002" pin=2"/></net>

<net id="1013"><net_src comp="941" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="979" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1020"><net_src comp="945" pin="2"/><net_sink comp="1014" pin=2"/></net>

<net id="1025"><net_src comp="950" pin="2"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="961" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1036"><net_src comp="973" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1037"><net_src comp="911" pin="3"/><net_sink comp="1031" pin=2"/></net>

<net id="1043"><net_src comp="90" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1044"><net_src comp="844" pin="1"/><net_sink comp="1038" pin=2"/></net>

<net id="1049"><net_src comp="110" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="1045" pin="2"/><net_sink comp="1050" pin=1"/></net>

<net id="1056"><net_src comp="1009" pin="2"/><net_sink comp="1050" pin=2"/></net>

<net id="1062"><net_src comp="983" pin="3"/><net_sink comp="1057" pin=1"/></net>

<net id="1063"><net_src comp="1014" pin="3"/><net_sink comp="1057" pin=2"/></net>

<net id="1068"><net_src comp="1021" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1073"><net_src comp="102" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1078"><net_src comp="1026" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1069" pin="2"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="1038" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="118" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="1074" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1095"><net_src comp="1086" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1101"><net_src comp="1091" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="86" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="902" pin="1"/><net_sink comp="1096" pin=2"/></net>

<net id="1107"><net_src comp="1080" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1112"><net_src comp="1104" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="983" pin="3"/><net_sink comp="1108" pin=1"/></net>

<net id="1119"><net_src comp="1074" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="1108" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1121"><net_src comp="1057" pin="3"/><net_sink comp="1114" pin=2"/></net>

<net id="1126"><net_src comp="1038" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="90" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="1050" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1122" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="1002" pin="3"/><net_sink comp="1134" pin=1"/></net>

<net id="1145"><net_src comp="1074" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1146"><net_src comp="1134" pin="2"/><net_sink comp="1140" pin=1"/></net>

<net id="1147"><net_src comp="1064" pin="2"/><net_sink comp="1140" pin=2"/></net>

<net id="1152"><net_src comp="1140" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="102" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1159"><net_src comp="1074" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="1080" pin="2"/><net_sink comp="1154" pin=1"/></net>

<net id="1161"><net_src comp="1038" pin="3"/><net_sink comp="1154" pin=2"/></net>

<net id="1165"><net_src comp="1096" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1170"><net_src comp="1096" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="124" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1176"><net_src comp="1166" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="1148" pin="2"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="1096" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="114" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="966" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1193"><net_src comp="1031" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1198"><net_src comp="1154" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1203"><net_src comp="1178" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1210"><net_src comp="1207" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1212"><net_src comp="1207" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="1213"><net_src comp="1207" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="1217"><net_src comp="236" pin="8"/><net_sink comp="1214" pin=0"/></net>

<net id="1221"><net_src comp="236" pin="8"/><net_sink comp="1218" pin=0"/></net>

<net id="1225"><net_src comp="236" pin="8"/><net_sink comp="1222" pin=0"/></net>

<net id="1229"><net_src comp="236" pin="8"/><net_sink comp="1226" pin=0"/></net>

<net id="1233"><net_src comp="236" pin="8"/><net_sink comp="1230" pin=0"/></net>

<net id="1237"><net_src comp="236" pin="8"/><net_sink comp="1234" pin=0"/></net>

<net id="1241"><net_src comp="1214" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="527" pin=4"/></net>

<net id="1249"><net_src comp="146" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="1214" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1251"><net_src comp="148" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1252"><net_src comp="150" pin="0"/><net_sink comp="1243" pin=3"/></net>

<net id="1253"><net_src comp="1243" pin="4"/><net_sink comp="537" pin=4"/></net>

<net id="1260"><net_src comp="146" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1261"><net_src comp="1214" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1262"><net_src comp="152" pin="0"/><net_sink comp="1254" pin=2"/></net>

<net id="1263"><net_src comp="154" pin="0"/><net_sink comp="1254" pin=3"/></net>

<net id="1264"><net_src comp="1254" pin="4"/><net_sink comp="547" pin=4"/></net>

<net id="1271"><net_src comp="146" pin="0"/><net_sink comp="1265" pin=0"/></net>

<net id="1272"><net_src comp="1214" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1273"><net_src comp="156" pin="0"/><net_sink comp="1265" pin=2"/></net>

<net id="1274"><net_src comp="158" pin="0"/><net_sink comp="1265" pin=3"/></net>

<net id="1275"><net_src comp="1265" pin="4"/><net_sink comp="557" pin=4"/></net>

<net id="1280"><net_src comp="1218" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1285"><net_src comp="1222" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1290"><net_src comp="1226" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1295"><net_src comp="1230" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1300"><net_src comp="1234" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1304"><net_src comp="1301" pin="1"/><net_sink comp="254" pin=14"/></net>

<net id="1308"><net_src comp="1305" pin="1"/><net_sink comp="254" pin=13"/></net>

<net id="1312"><net_src comp="1309" pin="1"/><net_sink comp="254" pin=11"/></net>

<net id="1316"><net_src comp="1313" pin="1"/><net_sink comp="254" pin=10"/></net>

<net id="1320"><net_src comp="1317" pin="1"/><net_sink comp="254" pin=9"/></net>

<net id="1328"><net_src comp="160" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1329"><net_src comp="604" pin="4"/><net_sink comp="1321" pin=1"/></net>

<net id="1330"><net_src comp="594" pin="4"/><net_sink comp="1321" pin=2"/></net>

<net id="1331"><net_src comp="584" pin="4"/><net_sink comp="1321" pin=3"/></net>

<net id="1332"><net_src comp="574" pin="4"/><net_sink comp="1321" pin=4"/></net>

<net id="1333"><net_src comp="1321" pin="5"/><net_sink comp="254" pin=8"/></net>

<net id="1339"><net_src comp="1162" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1340"><net_src comp="122" pin="0"/><net_sink comp="1334" pin=1"/></net>

<net id="1341"><net_src comp="1204" pin="1"/><net_sink comp="1334" pin=2"/></net>

<net id="1342"><net_src comp="1334" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1346"><net_src comp="164" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1349"><net_src comp="1343" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1353"><net_src comp="168" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1356"><net_src comp="1350" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1360"><net_src comp="172" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1363"><net_src comp="1357" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1367"><net_src comp="176" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1370"><net_src comp="1364" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1374"><net_src comp="180" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1377"><net_src comp="1371" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1381"><net_src comp="184" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1384"><net_src comp="1378" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1388"><net_src comp="188" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1391"><net_src comp="1385" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1395"><net_src comp="192" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1398"><net_src comp="1392" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1402"><net_src comp="196" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1405"><net_src comp="1399" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1409"><net_src comp="200" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1415"><net_src comp="204" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1421"><net_src comp="208" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1427"><net_src comp="212" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1433"><net_src comp="216" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1435"><net_src comp="1430" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1439"><net_src comp="665" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1443"><net_src comp="677" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1446"><net_src comp="1440" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1447"><net_src comp="1440" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1448"><net_src comp="1440" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1449"><net_src comp="1440" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1450"><net_src comp="1440" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1451"><net_src comp="1440" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1455"><net_src comp="683" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1457"><net_src comp="1452" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1458"><net_src comp="1452" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1459"><net_src comp="1452" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1463"><net_src comp="689" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1468"><net_src comp="695" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1471"><net_src comp="1465" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1472"><net_src comp="1465" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1473"><net_src comp="1465" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1474"><net_src comp="1465" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1475"><net_src comp="1465" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1479"><net_src comp="701" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1485"><net_src comp="756" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1487"><net_src comp="1482" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1491"><net_src comp="780" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1496"><net_src comp="790" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1498"><net_src comp="1493" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1499"><net_src comp="1493" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1500"><net_src comp="1493" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1501"><net_src comp="1493" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1505"><net_src comp="796" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1510"><net_src comp="807" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1515"><net_src comp="812" pin="3"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1520"><net_src comp="1114" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1524"><net_src comp="1162" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1529"><net_src comp="1172" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="254" pin=12"/></net>

<net id="1534"><net_src comp="1204" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1539"><net_src comp="503" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1544"><net_src comp="509" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1549"><net_src comp="515" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1554"><net_src comp="521" pin="3"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1559"><net_src comp="1238" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1564"><net_src comp="1243" pin="4"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1569"><net_src comp="1254" pin="4"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1574"><net_src comp="1265" pin="4"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1579"><net_src comp="1301" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="254" pin=14"/></net>

<net id="1584"><net_src comp="1305" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="254" pin=13"/></net>

<net id="1589"><net_src comp="1309" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="254" pin=11"/></net>

<net id="1594"><net_src comp="1313" pin="1"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="254" pin=10"/></net>

<net id="1599"><net_src comp="1317" pin="1"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="254" pin=9"/></net>

<net id="1604"><net_src comp="1321" pin="5"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="254" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {8 }
	Port: outStream_V_keep_V | {8 }
	Port: outStream_V_strb_V | {8 }
	Port: outStream_V_user_V | {8 }
	Port: outStream_V_last_V | {8 }
	Port: outStream_V_id_V | {8 }
	Port: outStream_V_dest_V | {8 }
 - Input state : 
	Port: yolo_upsamp_top : inStream_V_data_V | {6 }
	Port: yolo_upsamp_top : inStream_V_keep_V | {6 }
	Port: yolo_upsamp_top : inStream_V_strb_V | {6 }
	Port: yolo_upsamp_top : inStream_V_user_V | {6 }
	Port: yolo_upsamp_top : inStream_V_last_V | {6 }
	Port: yolo_upsamp_top : inStream_V_id_V | {6 }
	Port: yolo_upsamp_top : inStream_V_dest_V | {6 }
  - Chain level:
	State 1
		line_buff_group_0_val_V_addr : 1
		line_buff_group_0_val_V_addr_1 : 1
		line_buff_group_0_val_V_addr_2 : 1
		line_buff_group_0_val_V_addr_3 : 1
		line_buff_group_0_val_V_addr_4 : 1
		line_buff_group_0_val_V_addr_5 : 1
		line_buff_group_0_val_V_addr_6 : 1
		line_buff_group_1_val_V_addr : 1
		line_buff_group_1_val_V_addr_1 : 1
		line_buff_group_1_val_V_addr_2 : 1
		line_buff_group_1_val_V_addr_3 : 1
		line_buff_group_1_val_V_addr_4 : 1
		line_buff_group_1_val_V_addr_5 : 1
		line_buff_group_1_val_V_addr_6 : 1
		line_buff_group_2_val_V_addr : 1
		line_buff_group_2_val_V_addr_1 : 1
		line_buff_group_2_val_V_addr_2 : 1
		line_buff_group_2_val_V_addr_3 : 1
		line_buff_group_2_val_V_addr_4 : 1
		line_buff_group_2_val_V_addr_5 : 1
		line_buff_group_2_val_V_addr_6 : 1
		line_buff_group_3_val_V_addr : 1
		line_buff_group_3_val_V_addr_1 : 1
		line_buff_group_3_val_V_addr_2 : 1
		line_buff_group_3_val_V_addr_3 : 1
		line_buff_group_3_val_V_addr_4 : 1
		line_buff_group_3_val_V_addr_5 : 1
		line_buff_group_3_val_V_addr_6 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 1
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 1
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 1
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		specmemcore_ln731 : 2
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		indvar_flatten33_load : 1
		indvar_flatten84_load : 1
		indvar_flatten154_load : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		icmp_ln17 : 2
		xor_ln14 : 3
		icmp_ln19 : 2
		and_ln14_4 : 3
		or_ln17 : 3
		add_ln19_1 : 2
		select_ln19_4 : 3
		add_ln17_1 : 2
		select_ln17_5 : 3
		store_ln23 : 3
		store_ln23 : 4
		store_ln23 : 4
	State 2
		cmp96_not : 1
		icmp_ln21 : 1
		select_ln17 : 1
		and_ln14_3 : 2
		and_ln17_1 : 2
		add_ln19 : 2
		or_ln19 : 2
		or_ln19_2 : 2
		select_ln19_1 : 2
		add_ln21_1 : 1
		select_ln21_4 : 2
		store_ln23 : 3
		store_ln23 : 3
	State 3
		cmp92_not : 1
		trunc_ln17 : 1
		cmp94_not : 1
		tmp : 2
		trunc_ln21 : 1
		empty : 2
		cmp98_not : 1
		tmp1 : 2
		brmerge489 : 2
		row_idx_3 : 1
		select_ln14 : 1
		cmp92_not_mid1 : 2
		select_ln14_1 : 3
		and_ln14 : 2
		or_ln14 : 2
		and_ln14_1 : 2
		or_ln14_2 : 2
		icmp_ln23 : 1
		and_ln14_2 : 2
		select_ln15 : 2
		row_stride_3 : 2
		trunc_ln17_1 : 3
		select_ln17_1 : 4
		cmp94_not_mid1 : 2
		tmp_mid1 : 4
		select_ln17_2 : 4
		select_ln17_3 : 4
		or_ln17_2 : 2
		and_ln17 : 2
		select_ln17_4 : 3
		select_ln19 : 1
		select_ln19_3 : 5
		or_ln19_1 : 2
		and_ln19 : 2
		col_stride_3 : 2
		or_ln21 : 2
		or_ln21_1 : 2
		select_ln21 : 2
		trunc_ln21_1 : 3
		p_mid1 : 5
		select_ln21_1 : 6
		cmp98_not_mid1 : 2
		tmp1_mid1 : 1
		brmerge489_mid1 : 5
		select_ln21_2 : 5
		xor_ln21 : 6
		select_ln21_3 : 2
		zext_ln908 : 3
		mul_ln908 : 4
		br_ln26 : 7
		icmp_ln52 : 3
		curr_output_last_V : 4
		add_ln23 : 3
		store_ln23 : 3
		store_ln23 : 4
		store_ln23 : 3
		store_ln23 : 4
	State 4
	State 5
		add_ln908 : 1
	State 6
		zext_ln908_1 : 1
		line_buff_group_0_val_V_addr_7 : 2
		line_buff_group_1_val_V_addr_7 : 2
		line_buff_group_2_val_V_addr_7 : 2
		line_buff_group_3_val_V_addr_7 : 2
		tmp_data_sub_data_0_V_1 : 1
		tmp_data_sub_data_1_V_1 : 1
		tmp_data_sub_data_2_V_1 : 1
		tmp_data_sub_data_3_V_1 : 1
		store_ln908 : 2
		store_ln908 : 2
		store_ln908 : 2
		store_ln908 : 2
		store_ln41 : 1
		store_ln41 : 1
		store_ln41 : 1
		store_ln41 : 1
		store_ln41 : 1
		curr_output_data_sub_data_0_V_1 : 3
		curr_output_data_sub_data_1_V_1 : 3
		curr_output_data_sub_data_2_V_1 : 3
		curr_output_data_sub_data_3_V_1 : 3
	State 7
		curr_output_data_sub_data_0_V : 1
		curr_output_data_sub_data_1_V : 1
		curr_output_data_sub_data_2_V : 1
		curr_output_data_sub_data_3_V : 1
		or_ln258_2 : 2
		write_ln258 : 3
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         icmp_ln15_fu_665        |    0    |    0    |    12   |
|          |         icmp_ln17_fu_677        |    0    |    0    |    11   |
|          |         icmp_ln19_fu_689        |    0    |    0    |    11   |
|          |         cmp96_not_fu_756        |    0    |    0    |    9    |
|          |         icmp_ln21_fu_762        |    0    |    0    |    10   |
|          |         cmp92_not_fu_853        |    0    |    0    |    9    |
|   icmp   |         cmp94_not_fu_863        |    0    |    0    |    8    |
|          |         cmp98_not_fu_885        |    0    |    0    |    8    |
|          |      cmp92_not_mid1_fu_918      |    0    |    0    |    9    |
|          |         icmp_ln23_fu_955        |    0    |    0    |    9    |
|          |      cmp94_not_mid1_fu_990      |    0    |    0    |    8    |
|          |      cmp96_not_mid1_fu_1045     |    0    |    0    |    9    |
|          |      cmp98_not_mid1_fu_1122     |    0    |    0    |    8    |
|          |        icmp_ln52_fu_1166        |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln15_fu_671         |    0    |    0    |    14   |
|          |        add_ln19_1_fu_707        |    0    |    0    |    14   |
|          |        add_ln17_1_fu_721        |    0    |    0    |    13   |
|          |         add_ln19_fu_796         |    0    |    0    |    13   |
|    add   |        add_ln21_1_fu_820        |    0    |    0    |    14   |
|          |         row_idx_3_fu_905        |    0    |    0    |    13   |
|          |       row_stride_3_fu_973       |    0    |    0    |    10   |
|          |       col_stride_3_fu_1080      |    0    |    0    |    10   |
|          |         add_ln23_fu_1178        |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln19_4_fu_713      |    0    |    0    |    9    |
|          |       select_ln17_5_fu_727      |    0    |    0    |    10   |
|          |        select_ln17_fu_768       |    0    |    0    |    4    |
|          |       select_ln19_1_fu_812      |    0    |    0    |    4    |
|          |       select_ln21_4_fu_826      |    0    |    0    |    6    |
|          |        select_ln14_fu_911       |    0    |    0    |    2    |
|          |       select_ln14_1_fu_924      |    0    |    0    |    2    |
|          |        select_ln15_fu_966       |    0    |    0    |    4    |
|          |       select_ln17_1_fu_983      |    0    |    0    |    2    |
|  select  |      select_ln17_2_fu_1002      |    0    |    0    |    2    |
|          |      select_ln17_3_fu_1014      |    0    |    0    |    2    |
|          |      select_ln17_4_fu_1031      |    0    |    0    |    2    |
|          |       select_ln19_fu_1038       |    0    |    0    |    2    |
|          |      select_ln19_2_fu_1050      |    0    |    0    |    2    |
|          |      select_ln19_3_fu_1057      |    0    |    0    |    2    |
|          |       select_ln21_fu_1096       |    0    |    0    |    4    |
|          |      select_ln21_1_fu_1114      |    0    |    0    |    2    |
|          |      select_ln21_2_fu_1140      |    0    |    0    |    2    |
|          |      select_ln21_3_fu_1154      |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |          or_ln17_fu_701         |    0    |    0    |    2    |
|          |         or_ln17_3_fu_780        |    0    |    0    |    2    |
|          |          or_ln19_fu_802         |    0    |    0    |    2    |
|          |         or_ln19_2_fu_807        |    0    |    0    |    2    |
|          |            tmp_fu_869           |    0    |    0    |    2    |
|          |           empty_fu_879          |    0    |    0    |    2    |
|          |           tmp1_fu_891           |    0    |    0    |    2    |
|          |        brmerge489_fu_896        |    0    |    0    |    2    |
|          |          or_ln14_fu_936         |    0    |    0    |    2    |
|    or    |         or_ln14_1_fu_941        |    0    |    0    |    2    |
|          |         or_ln14_2_fu_950        |    0    |    0    |    2    |
|          |         tmp_mid1_fu_996         |    0    |    0    |    2    |
|          |        or_ln17_1_fu_1009        |    0    |    0    |    2    |
|          |        or_ln17_2_fu_1021        |    0    |    0    |    2    |
|          |        or_ln19_1_fu_1064        |    0    |    0    |    2    |
|          |         or_ln21_fu_1086         |    0    |    0    |    2    |
|          |        or_ln21_1_fu_1091        |    0    |    0    |    2    |
|          |          p_mid1_fu_1108         |    0    |    0    |    2    |
|          |        tmp1_mid1_fu_1128        |    0    |    0    |    2    |
|          |     brmerge489_mid1_fu_1134     |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |        and_ln14_4_fu_695        |    0    |    0    |    2    |
|          |        and_ln14_3_fu_785        |    0    |    0    |    2    |
|          |        and_ln17_1_fu_790        |    0    |    0    |    2    |
|          |         and_ln14_fu_931         |    0    |    0    |    2    |
|    and   |        and_ln14_1_fu_945        |    0    |    0    |    2    |
|          |        and_ln14_2_fu_961        |    0    |    0    |    2    |
|          |         and_ln17_fu_1026        |    0    |    0    |    2    |
|          |         and_ln19_fu_1074        |    0    |    0    |    2    |
|          |    curr_output_last_V_fu_1172   |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |         xor_ln14_fu_683         |    0    |    0    |    2    |
|    xor   |         xor_ln17_fu_775         |    0    |    0    |    2    |
|          |         xor_ln19_fu_1069        |    0    |    0    |    2    |
|          |         xor_ln21_fu_1148        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_1334           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   read   |       empty_13_read_fu_236      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_254        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        trunc_ln17_fu_859        |    0    |    0    |    0    |
|          |        trunc_ln21_fu_875        |    0    |    0    |    0    |
|   trunc  |       trunc_ln17_1_fu_979       |    0    |    0    |    0    |
|          |       trunc_ln21_1_fu_1104      |    0    |    0    |    0    |
|          | tmp_data_sub_data_0_V_1_fu_1238 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        zext_ln908_fu_1162       |    0    |    0    |    0    |
|   zext   |    select_ln19_1_cast_fu_1204   |    0    |    0    |    0    |
|          |       zext_ln908_1_fu_1207      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           p_0_fu_1214           |    0    |    0    |    0    |
|          |        tmp_keep_V_fu_1218       |    0    |    0    |    0    |
|extractvalue|        tmp_strb_V_fu_1222       |    0    |    0    |    0    |
|          |        tmp_user_V_fu_1226       |    0    |    0    |    0    |
|          |         tmp_id_V_fu_1230        |    0    |    0    |    0    |
|          |        tmp_dest_V_fu_1234       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          | tmp_data_sub_data_1_V_1_fu_1243 |    0    |    0    |    0    |
|partselect| tmp_data_sub_data_2_V_1_fu_1254 |    0    |    0    |    0    |
|          | tmp_data_sub_data_3_V_1_fu_1265 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|        or_ln258_2_fu_1321       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    1    |    0    |   375   |
|----------|---------------------------------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
|line_buff_group_0_val_V|    1   |    0   |    0   |
|line_buff_group_1_val_V|    1   |    0   |    0   |
|line_buff_group_2_val_V|    1   |    0   |    0   |
|line_buff_group_3_val_V|    1   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |    4   |    0   |    0   |
+-----------------------+--------+--------+--------+

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|           add_ln19_reg_1502           |    4   |
|          and_ln14_4_reg_1465          |    1   |
|          and_ln17_1_reg_1493          |    1   |
|           cmp96_not_reg_1482          |    1   |
|            col_idx_reg_1364           |    4   |
|          col_stride_reg_1350          |    2   |
|      curr_input_dest_V_3_reg_1576     |    6   |
|       curr_input_dest_V_reg_1406      |    6   |
|       curr_input_id_V_3_reg_1581      |    5   |
|        curr_input_id_V_reg_1412       |    5   |
|      curr_input_keep_V_3_reg_1596     |    8   |
|       curr_input_keep_V_reg_1430      |    8   |
|      curr_input_strb_V_3_reg_1591     |    8   |
|       curr_input_strb_V_reg_1424      |    8   |
|      curr_input_user_V_3_reg_1586     |    2   |
|       curr_input_user_V_reg_1418      |    2   |
| curr_output_data_sub_data_0_V_reg_571 |   16   |
| curr_output_data_sub_data_1_V_reg_581 |   16   |
| curr_output_data_sub_data_2_V_reg_591 |   16   |
| curr_output_data_sub_data_3_V_reg_601 |   16   |
|      curr_output_last_V_reg_1526      |    1   |
|           icmp_ln15_reg_1436          |    1   |
|           icmp_ln17_reg_1440          |    1   |
|           icmp_ln19_reg_1460          |    1   |
|       indvar_flatten154_reg_1399      |   13   |
|       indvar_flatten33_reg_1371       |    9   |
|       indvar_flatten84_reg_1385       |   10   |
|        indvar_flatten_reg_1357        |    6   |
|         input_ch_idx_reg_1343         |    4   |
|line_buff_group_0_val_V_addr_7_reg_1536|    7   |
|line_buff_group_1_val_V_addr_7_reg_1541|    7   |
|line_buff_group_2_val_V_addr_7_reg_1546|    7   |
|line_buff_group_3_val_V_addr_7_reg_1551|    7   |
|           or_ln17_3_reg_1488          |    1   |
|            or_ln17_reg_1476           |    1   |
|           or_ln19_2_reg_1507          |    1   |
|          or_ln258_2_reg_1601          |   64   |
|            row_idx_reg_1392           |    4   |
|          row_stride_reg_1378          |    2   |
|      select_ln19_1_cast_reg_1531      |    7   |
|         select_ln19_1_reg_1512        |    4   |
|         select_ln21_1_reg_1517        |    1   |
|    tmp_data_sub_data_0_V_1_reg_1556   |   16   |
|    tmp_data_sub_data_1_V_1_reg_1561   |   16   |
|    tmp_data_sub_data_2_V_1_reg_1566   |   16   |
|    tmp_data_sub_data_3_V_1_reg_1571   |   16   |
|           xor_ln14_reg_1452           |    1   |
|          zext_ln908_reg_1521          |    7   |
+---------------------------------------+--------+
|                 Total                 |   366  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_254 |  p8  |   2  |  64  |   128  ||    9    |
|  grp_write_fu_254 |  p9  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_254 |  p10 |   2  |   8  |   16   ||    9    |
|  grp_write_fu_254 |  p11 |   2  |   2  |    4   ||    9    |
|  grp_write_fu_254 |  p13 |   2  |   5  |   10   ||    9    |
|  grp_write_fu_254 |  p14 |   2  |   6  |   12   ||    9    |
| grp_access_fu_527 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_537 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_547 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_557 |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_1334    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_1334    |  p1  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   258  ||  19.056 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   375  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   108  |
|  Register |    -   |    -   |    -   |   366  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   19   |   366  |   483  |
+-----------+--------+--------+--------+--------+--------+
