{
  "Top": "example",
  "RtlTop": "example",
  "RtlPrefix": "",
  "RtlSubPrefix": "example_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flgc2104",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "A",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "B": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "B",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_dataflow -override_user_fifo_depth=40",
      "config_export -vivado_clock=2"
    ],
    "DirectiveTcl": [
      "set_directive_top -name example \"example\"",
      "set_directive_top example -name example"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "example"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2",
    "Uncertainty": "0.54",
    "IsCombinational": "0",
    "II": "31",
    "Latency": "36"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "example",
    "Version": "1.0",
    "DisplayName": "Example",
    "Revision": "2112724879",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_example_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/example.cpp"],
    "Vhdl": [
      "impl\/vhdl\/example_fifo_w32_d40_S.vhd",
      "impl\/vhdl\/example_fifo_w32_d40_S_x.vhd",
      "impl\/vhdl\/example_fifo_w32_d40_S_x0.vhd",
      "impl\/vhdl\/example_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/example_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/example_proc_1.vhd",
      "impl\/vhdl\/example_proc_1_1.vhd",
      "impl\/vhdl\/example_proc_1_1_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/example_proc_1_1_Pipeline_VITIS_LOOP_46_2.vhd",
      "impl\/vhdl\/example_proc_1_2.vhd",
      "impl\/vhdl\/example_proc_1_2_Pipeline_VITIS_LOOP_55_1.vhd",
      "impl\/vhdl\/example_proc_1_2_Pipeline_VITIS_LOOP_59_2.vhd",
      "impl\/vhdl\/example_proc_2.vhd",
      "impl\/vhdl\/example_proc_2_1.vhd",
      "impl\/vhdl\/example_proc_2_1_Pipeline_VITIS_LOOP_76_1.vhd",
      "impl\/vhdl\/example_proc_2_1_Pipeline_VITIS_LOOP_80_2.vhd",
      "impl\/vhdl\/example_proc_2_2.vhd",
      "impl\/vhdl\/example_start_for_proc_1_2_U0.vhd",
      "impl\/vhdl\/example_start_for_proc_2_2_U0.vhd",
      "impl\/vhdl\/example_start_for_proc_2_U0.vhd",
      "impl\/vhdl\/example.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/example_fifo_w32_d40_S.v",
      "impl\/verilog\/example_fifo_w32_d40_S_x.v",
      "impl\/verilog\/example_fifo_w32_d40_S_x0.v",
      "impl\/verilog\/example_flow_control_loop_pipe.v",
      "impl\/verilog\/example_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/example_proc_1.v",
      "impl\/verilog\/example_proc_1_1.v",
      "impl\/verilog\/example_proc_1_1_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/example_proc_1_1_Pipeline_VITIS_LOOP_46_2.v",
      "impl\/verilog\/example_proc_1_2.v",
      "impl\/verilog\/example_proc_1_2_Pipeline_VITIS_LOOP_55_1.v",
      "impl\/verilog\/example_proc_1_2_Pipeline_VITIS_LOOP_59_2.v",
      "impl\/verilog\/example_proc_2.v",
      "impl\/verilog\/example_proc_2_1.v",
      "impl\/verilog\/example_proc_2_1_Pipeline_VITIS_LOOP_76_1.v",
      "impl\/verilog\/example_proc_2_1_Pipeline_VITIS_LOOP_80_2.v",
      "impl\/verilog\/example_proc_2_2.v",
      "impl\/verilog\/example_start_for_proc_1_2_U0.v",
      "impl\/verilog\/example_start_for_proc_2_2_U0.v",
      "impl\/verilog\/example_start_for_proc_2_U0.v",
      "impl\/verilog\/example.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/example.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "A": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "A_",
      "portMap": {
        "A_dout": "RD_DATA",
        "A_empty_n": "EMPTY_N",
        "A_read": "RD_EN"
      },
      "ports": [
        "A_dout",
        "A_empty_n",
        "A_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "B": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "B_",
      "portMap": {
        "B_din": "WR_DATA",
        "B_full_n": "FULL_N",
        "B_write": "WR_EN"
      },
      "ports": [
        "B_din",
        "B_full_n",
        "B_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "A_dout": {
      "dir": "in",
      "width": "32"
    },
    "A_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "A_read": {
      "dir": "out",
      "width": "1"
    },
    "B_din": {
      "dir": "out",
      "width": "32"
    },
    "B_full_n": {
      "dir": "in",
      "width": "1"
    },
    "B_write": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "example",
      "Instances": [
        {
          "ModuleName": "proc_1",
          "InstanceName": "proc_1_U0",
          "Instances": [
            {
              "ModuleName": "proc_1_1",
              "InstanceName": "proc_1_1_U0",
              "Instances": [
                {
                  "ModuleName": "proc_1_1_Pipeline_VITIS_LOOP_42_1",
                  "InstanceName": "grp_proc_1_1_Pipeline_VITIS_LOOP_42_1_fu_28"
                },
                {
                  "ModuleName": "proc_1_1_Pipeline_VITIS_LOOP_46_2",
                  "InstanceName": "grp_proc_1_1_Pipeline_VITIS_LOOP_46_2_fu_37"
                }
              ]
            },
            {
              "ModuleName": "proc_1_2",
              "InstanceName": "proc_1_2_U0",
              "Instances": [
                {
                  "ModuleName": "proc_1_2_Pipeline_VITIS_LOOP_55_1",
                  "InstanceName": "grp_proc_1_2_Pipeline_VITIS_LOOP_55_1_fu_30"
                },
                {
                  "ModuleName": "proc_1_2_Pipeline_VITIS_LOOP_59_2",
                  "InstanceName": "grp_proc_1_2_Pipeline_VITIS_LOOP_59_2_fu_41"
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "proc_2",
          "InstanceName": "proc_2_U0",
          "Instances": [
            {
              "ModuleName": "proc_2_1",
              "InstanceName": "proc_2_1_U0",
              "Instances": [
                {
                  "ModuleName": "proc_2_1_Pipeline_VITIS_LOOP_76_1",
                  "InstanceName": "grp_proc_2_1_Pipeline_VITIS_LOOP_76_1_fu_30"
                },
                {
                  "ModuleName": "proc_2_1_Pipeline_VITIS_LOOP_80_2",
                  "InstanceName": "grp_proc_2_1_Pipeline_VITIS_LOOP_80_2_fu_41"
                }
              ]
            },
            {
              "ModuleName": "proc_2_2",
              "InstanceName": "proc_2_2_U0"
            }
          ]
        }
      ]
    },
    "Info": {
      "proc_1_1_Pipeline_VITIS_LOOP_42_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_1_1_Pipeline_VITIS_LOOP_46_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_1_2_Pipeline_VITIS_LOOP_55_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_1_2_Pipeline_VITIS_LOOP_59_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_1_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_2_1_Pipeline_VITIS_LOOP_76_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_2_1_Pipeline_VITIS_LOOP_80_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_2_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "example": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "proc_1_1_Pipeline_VITIS_LOOP_42_1": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.460"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_42_1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "39",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "81",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "proc_1_1_Pipeline_VITIS_LOOP_46_2": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.095"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_46_2",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "70",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "proc_1_1": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "28",
          "LatencyWorst": "28",
          "PipelineII": "28",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.460"
        },
        "Area": {
          "FF": "55",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "229",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "proc_1_2_Pipeline_VITIS_LOOP_55_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.095"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_55_1",
            "TripCount": "10",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "141",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "129",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "proc_1_2_Pipeline_VITIS_LOOP_59_2": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.095"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_59_2",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "70",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "proc_1_2": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "30",
          "LatencyWorst": "30",
          "PipelineII": "30",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.095"
        },
        "Area": {
          "FF": "156",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "277",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "proc_1": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "31",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.460"
        },
        "Area": {
          "FF": "230",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "683",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "proc_2_1_Pipeline_VITIS_LOOP_76_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.095"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_76_1",
            "TripCount": "10",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "141",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "129",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "proc_2_1_Pipeline_VITIS_LOOP_80_2": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.095"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_80_2",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "70",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "proc_2_1": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "30",
          "LatencyWorst": "30",
          "PipelineII": "30",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.095"
        },
        "Area": {
          "FF": "157",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "286",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "proc_2_2": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.095"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_88_1",
            "TripCount": "10",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "107",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "131",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "proc_2": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "30",
          "LatencyWorst": "30",
          "PipelineII": "31",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.095"
        },
        "Area": {
          "FF": "282",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "585",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "example": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "36",
          "PipelineII": "31",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "2.00",
          "Uncertainty": "0.54",
          "Estimate": "1.460"
        },
        "Area": {
          "FF": "530",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1436",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-14 11:19:21 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
