Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:32:25 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_utilization -file postRoute.utilization.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : xcku035
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                | 1465 |     0 |    203128 |  0.72 |
|   LUT as Logic          | 1465 |     0 |    203128 |  0.72 |
|   LUT as Memory         |    0 |     0 |    112800 |  0.00 |
| CLB Registers           | 2546 |     0 |    406256 |  0.62 |
|   Register as Flip Flop | 1486 |     0 |    406256 |  0.36 |
|   Register as Latch     | 1060 |     0 |    406256 |  0.26 |
| CARRY8                  |   31 |     0 |     30300 |  0.10 |
| F7 Muxes                |    6 |     0 |    121200 | <0.01 |
| F8 Muxes                |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                |    0 |     0 |     30300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 1060  |          Yes |           - |        Reset |
| 6     |          Yes |         Set |            - |
| 1480  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------------------------+-----------+-------+-----------+-------+
|                          Site Type                          |    Used   | Fixed | Available | Util% |
+-------------------------------------------------------------+-----------+-------+-----------+-------+
| CLB                                                         |       813 |     0 |     30300 |  2.68 |
|   CLBL                                                      |       377 |     0 |           |       |
|   CLBM                                                      |       436 |     0 |           |       |
| LUT as Logic                                                |      1465 |     0 |    203128 |  0.72 |
|   using O5 output only                                      |         6 |       |           |       |
|   using O6 output only                                      |      1285 |       |           |       |
|   using O5 and O6                                           |       174 |       |           |       |
| LUT as Memory                                               |         0 |     0 |    112800 |  0.00 |
|   LUT as Distributed RAM                                    |         0 |     0 |           |       |
|   LUT as Shift Register                                     |         0 |     0 |           |       |
| LUT Flip Flop Pairs                                         |      2583 |     0 |    203128 |  1.27 |
|   fully used LUT-FF pairs                                   |       646 |       |           |       |
|   LUT-FF pairs with unused LUT                              |      1124 |       |           |       |
|   LUT-FF pairs with unused Flip Flop                        |       813 |       |           |       |
| Unique Control Sets                                         |        91 |       |           |       |
| Minimum number of registers lost to control set restriction | 174(Lost) |       |           |       |
+-------------------------------------------------------------+-----------+-------+-----------+-------+


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |       540 |  0.18 |
|   RAMB36/FIFO*    |    1 |     0 |       540 |  0.18 |
|     RAMB36E2 only |    1 |       |           |       |
|   RAMB18          |    0 |     0 |      1080 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1700 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+--------+
|     Site Type    | Used | Fixed | Available |  Util% |
+------------------+------+-------+-----------+--------+
| Bonded IOB       |  467 |     0 |       520 |  89.80 |
| HPIOB            |  363 |     0 |       416 |  87.25 |
|   INPUT          |  204 |       |           |        |
|   OUTPUT         |  159 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HRIO             |  104 |     0 |       104 | 100.00 |
|   INPUT          |   70 |       |           |        |
|   OUTPUT         |   34 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |   0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |   0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |   0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |   0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |   0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |   0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |   0.00 |
| RIU_OR           |    0 |     0 |        40 |   0.00 |
+------------------+------+-------+-----------+--------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   13 |     0 |       240 |  5.41 |
|   BUFGCE             |   13 |     0 |           |       |
| BUFG_GT_SYNC         |    0 |     0 |        55 |  0.00 |
| BUFG_GT              |    0 |     0 |       120 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |         5 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| BSCANE2   |    0 |     0 |         4 |  0.00 |
| EFUSE_USR |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1480 |            Register |
| LDCE     | 1060 |            Register |
| LUT6     |  499 |                 CLB |
| LUT4     |  404 |                 CLB |
| LUT3     |  284 |                 CLB |
| INBUF    |  274 |                 I/O |
| IBUFCTRL |  274 |              Others |
| LUT2     |  247 |                 CLB |
| OBUF     |  192 |                 I/O |
| LUT5     |  142 |                 CLB |
| LUT1     |   63 |                 CLB |
| CARRY8   |   31 |                 CLB |
| BUFGCE   |   13 |               Clock |
| MUXF7    |    6 |                 CLB |
| FDSE     |    6 |            Register |
| RAMB36E2 |    1 |           Block Ram |
| OBUFT    |    1 |                 I/O |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


