// Seed: 337473641
module module_0 (
    id_1
);
  inout tri id_1;
  assign id_1 = -1'h0 - id_1;
endmodule
module module_1 (
    input tri  id_0
    , id_4,
    input tri1 id_1,
    input wand id_2
);
  wire id_5;
  module_0 modCall_1 (id_4);
endmodule
module module_2 #(
    parameter id_6 = 32'd29,
    parameter id_7 = 32'd7
) (
    input tri id_0,
    output uwire id_1,
    input tri0 id_2,
    output logic id_3,
    input supply0 id_4,
    input logic id_5,
    input tri1 _id_6,
    input tri0 _id_7,
    output uwire id_8,
    output uwire id_9
);
  tri1 [id_7 : id_6] id_11;
  assign id_3.id_5 = id_0;
  wire id_12;
  parameter id_13 = &1;
  parameter id_14 = 1;
  assign id_1 = -1;
  initial begin : LABEL_0
    $unsigned(14);
    ;
    id_3 <= -1;
  end
  module_0 modCall_1 (id_11);
  assign id_11 = 1'h0;
  assign id_11 = -1'b0;
  assign id_1  = -1 ? -1'b0 : -1;
  assign id_1  = id_6;
endmodule
