INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/new/BusDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusDriver
INFO: [VRFC 10-311] analyzing module Mux2to1Block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/srcs/ISDU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISDU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/srcs/Instantiateram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instantiateram
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/srcs/Instantiateram.sv:150]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/srcs/Instantiateram.sv:222]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/srcs/Instantiateram.sv:240]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/srcs/Instantiateram.sv:258]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/srcs/Mem2IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem2IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/new/PCBlock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCBlock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/new/Reg_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/design_source/hex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/srcs/memory_contents.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_parser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/srcs/slc3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/srcs/slc3_testtop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3_testtop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/srcs/synchronizers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-311] analyzing module sync_r0
INFO: [VRFC 10-311] analyzing module sync_r1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sources_1/imports/srcs/test_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elliot Rubin/Desktop/School/ECE385/Lab5/ece385-lab5/week1/lab5_real/lab5_real.srcs/sim_1/new/SLC3_testbench_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLC3_testbench_top
