---
tags: 計算機組織
aliase: 
created: 2023-02-27 08:55
modified: 星期一 27日 二月 2023 08:55:42
---

# 02-1 電腦語言
***
## The MIPS Instruction Set
MIPS（Microprocessor without Interlocked Pipeline Stages)，是一種採取精簡指令集（RISC）的指令集架構（ISA）
- Typical of many modern ISAs

## Arithmetic Operations
- Add and subtract, three operands
	- Two sources and one destination
- Design Principle 1: Simplicity favours regularity
	- Regularity makes implementation simpler
	- Simplicity enables higher performance at lower cost

>[!question]+
>為什麼提供這種形式的operation: add src, a, b ？為什麼不能是三個數的加法？為什麼不用設計一個陣列類型的加法？

>[!success]+
>如果提供這麼多形式會讓instruction format複雜化，根據設計原則1:簡單通常化，所以只提供最基本的型態
## Register Operator
- Arithmetic instructions use register operands
- MIPS has 32 $\times$ 32-bit register file
	- Use for frequently accessed data
	- Numbered 0 to 31
	- 32-bit data called a "word"
- Assembler names
	- $t0, $t1, ..., $t9 for temporary(暫時) value
	- $s0, $s1, ..., $s7 for saved varibles
- Design Principle 2: Smaller is faster
	- c.f. main memory: millions of locations
>[!question]+
>為什麼data operation時的source都是從rigister來的而不是memory？

>[!success]+
>因為比較快，符合Design Principle 2

## Memory Operands
- Main memory used for composite data
	- Arrays, structures, dynamic data
- To apply arithmetic operations
	- Load value from memory into register
	- Store result from register to memory
- Memory is byte addressed
	- Each address identifier to memory
- Words are aligned in memory 內存對齊
	- Address must be a multiple of 4
- MIPS is Big Endian
	- Most-significant byte at least address of a word
	- c.f. Little Endian: least-significant byte at least address
	- Access <mark style="background: #FFB86CA6;">0x2a4d77fe</mark>, what's difference between them?

>[!col]+
>![[CO_Adress]]
>Big Endian
>
>Big Endian
>[0] = 2a
>[1] = 4d
>[2] = 77
>[3] = fe
>
>Little Endian
>[0] = fe (Lsb)
>[1] = 77
>[2] = 4d
>[3] = 2a (Msb)

***
## Arithmetic Example
C code: 
```c
f = (g+h) - (i+j)
```
Compiled MIPS code:
```python

add t0, g, h # temp t0 = g+h
add t1, i, j # temp t1 = i+j
sub f, t0, t1 # f = t0-t1
```

## Register Operand Example
C code:
```c
f = (g+h) - (i+j)
```
Compiled MIPS code:
```python
add $t0, $s1, $s2
add $t1, $s3, $s4 
sub $s0, $t0, $t1 
```
## Memory Operands
C code:
```c
A[12] = h + A[8]
```
- h in $s2, base address of A in $s3
- 
Compiled MIPS code:
- index 8 requires offset of 32
	- 4 bytes per word
```python
lw $t0, 32(\$s3) # load word
add $t0, $s2, $t0
sw $t0, 48(\$s3)
```
>32、48: offset $s3: base register

## Registers vs. Memory
- Register are faster to access than memory
- Operating on memory data require loads and stores
	- More instructions to be excuted
- Compiler must use registers for variables as much as possible
	- Only spill to memory for less frequently used variables
	- Register optimization is important
> 少用memory多用register

## Immediate Operands
- Constant data specified in an instruction 
- No subtract immediate instruction
	- Just use a negative constant 
	>addi $s2, $s1, -1
- Design Principle 3: Make the common case fast
	- Small constants are common
	- Immediate operand avoids a load instruction

## The Constant Zero
- MIPS register 0 ($zero) is the constant 0
	- Cannot be overwritten
- Useful for common operations
	- E.g., move between registers
	> add $t2, $s1, $zero

***
![[Bit arithmetic#補數]]
***
## Representing Instructions
- Instrucctions are encoded in binary
	- Called machine code
- MIPS instructions
	- Encoded as 32-bit instruction words
	- Small number of formats encoding operation code(opcode), register numbers, ...
	- Regularity!
- Register numbers
	- $t0 - $t7 are reg's 8-15
	- $t8 - $t9 are reg's 24-25
	- $s0 - $s7 are reg's 16-23

## MIPS R-format instruction
![[MIPS_R_format|800]]
- instruction fields
	- op: operation code (opcode)
	- rs: first source register number
	- rt: second source register number
	- rd: destination source register number
	- shamt: shift amount (00000 for now)
	- funct: function code (extends opcode)
>R-format: R-> register
>其他的instruction format都是由R-format演變而成的

>[!question]+
>當初為什麼要allocate 32個register?如果allocate 34個？

>[!success]+
>32這個數字是權衡之後的結果，設計者認為32個register對於CPU architecture與系統是最好的
>
>34個暫存器讓rs、rt、rd必須各分配6-bit(0~63)，比原來多了3bit，一個指令(word)為32bit，暫存器多的3bit必須從其他地方扣除

- 扣除op、func會讓instruction set(指令種類數目)變少，可能會影響CPU效率
- 增加op、func會讓instruction set(指令種類數目)太臃腫，偏離了simple、regular 這個design principle
- 扣除shamt會讓shift量變少
>所以op 6-bit、func 6-bit已經包含基本需要的指令了，如果增加太多bit，這樣會太複雜

## R-format Example
![[R_format_Example|800]]

***
## MIPS I-format Instructions
![[MIPS_I_format|800]]

- immediate arithmetic and load/store instructions
	- rt:destiination(e.g., lw) or source (e.g., sw) register number
	- Constant: -2<sup>15</sup> to 2<sup>15</sup> -1
	- Address: offset added to base address in rs
- Design Principle 4:Good design demands good compromises
	- Different formats complicate decoding, but allow 32 bit instructions uniformly
	- keep format as similiar as possible

## Stored Program computers
- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operated on programs
	- e.g., compiler, linker, ...
- Binary compatibility allows compiled programs to work on different computers
	- Standardized ISAs

![[Stored Program Computers|1000]]

## Logical Operations
- instructions for bitwise manipulation

| Operation   | C        | Java         | MIPS      |
|:------------|:---------|:-------------|:----------|
| Shift left  | &lt;&lt; | &lt;&lt;     | sll       |
| Shift right | &gt;&gt; | &gt;&gt;&gt; | srl       |
| Bitwise AND | &amp;    | &amp;        | and, andi |
| Bitwise OR  | \|       | \|           | or, ori   |
| Bitwise NOT | ~        | ~            | nor       |  
- Useful for extracting and inserting groups of bits in a word

## Shift Operation
![[MIPS_R_format|800]]

- shamt: how many position to shift
- shift logic
	- sll by i bits multiplies by 2<sup>i</sup>
	- srl by i bits divide by 2<sup>i</sup> (unsigned)

## AND Operatoins
- Useful to mask bits in a word
	- select some bits, clear other to 0
- and $t0, $t1, $t2

\$t2: 0011
\$t1: 1111
\$t0: 0011

## NOT Operations
- Useful to invery bits in word
	- Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
	- a NOR b == NOT (a OR b)
nor $t0, $t1, $zero
>Register0: always read as zero

\$t1: 1111
\$t0: 0000

## Conditional Operations
- Branch to labeled instruction if a condition is true
	- Otherwise, continue sequentially
- beq rs, rt, L1
	- if(rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
	- if(rs != rt) branch to instruction labeled L1;
- j L1
	- unconditional jump to instruction labeled L1;

## Compiling If Statements
C code:
```c
if(i == j) f = g+h;
else f = g-h;
```
- f,g, ... in $s0, $s1, ...

Compiled MIPS code:
```python
	bne $s3, $s4, Else
	add $s0, $s1, $s2
	j Exit
Else: sub $s0, $s1, $s2
Exit: ...
```
>Assembler calculates address

## Compiling Loop Statements
C code:
```c
while(save[i] == k) i+=1'
```
- i in $s3, k in $s5, address of save in $s6

Compiled MIPS code:
```python
Loop: sll $t1, $s3, 2
	  add $t1, $t1, $s6
	  lw  $t0, 0(\$t1)
	  bne $t0, $s5, Exit
	  addi $s3, $s3, 1
	  j Loop
Exit: ...
```

## Basic Blocks
- A basic block is a sequence of instructions with
	- No embedded branches (except at end): branch
	- No branch target (except at beginning): label
- A compiler identifier basic blocks for optimization
>register spilling
- An advanced processor can accelerate execution of basic blocks

## More conditional Operations
- Set result to 1 if condition is true
	- Otherwise, set to 0
- slt rd, rs, rt
	- if (rs<rt) rd=1;else rd=0;
- slti rt, rs, constant
	- if(rs<constant) rt=1; else rt=0;
- Use in combination with beq, bne
	- slt $t0, $s1, $s2 # if(\$s1 < $s2)
	- bne $t0, $zero, L # branch to L

## Branch instruction Design
- Why not blt, bge, etc?
- Hardware for <, ≥, ... slower than =, ≠
	- Combining with branch invloves more work per instruction, requiring a slower clock
	- All instructions penalized
- beq and bne are the common case
- This is a good design compromise

## Signed vs. Unsigned
- Signed comparison: sltm slti
- Unsigned comparison: sltu, sltui
- Example
	- $s0 = 1111 1111 1111 1111 1111 1111 1111 1111
	- $s1 = 0000 0000 0000 0000 0000 0000 0000 0001
	- slt $t0, $s0, $s1 # signed
		- -1 < +1 => $t0 = 1
	- sltu $t0, $s0, $s1 # unsigned
		- +4,294,967,295 > +1 => $t0 = 0

## Procedure Calling
- Steps required
1. Place parameters in registers
2. Transfers control to procudure
3. Acquire storage for procedure
4. Perform procedure's operations
5. Place result in register for caller
6. Return to place of call

## Register Usage
- $a0 - $a3: arguments (reg's 4-7)
- $v0, $v1: result values (reg's 2 and 3)
- $t0 - $t9: temporaries 
	- can be overwritten
	- caller maintain
- $s0 - $s7: saved
	- Must be saved/restored by callee
- $gp: global pointer for static data (reg 28)
- $sp: stack pointer(reg 29)
- $fp: frame pointer(reg 30)
- $ra: return address (reg 31)